<?xml version="1.0"?>
<aep_glitch_detect>
	<aep name="mbc_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q$in$glitch">
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[1].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[2].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[3].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[4].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[5].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[6].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[7].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[8].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[9].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[10].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[11].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[12].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[13].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[14].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[15].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[16].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[17].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[18].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[19].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[20].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[21].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[22].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[23].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[24].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[25].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[26].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[27].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[28].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[29].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[30].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[31].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[32].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[33].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[34].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[35].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[36].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[37].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[38].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[39].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[40].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[41].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[42].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[43].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[44].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[45].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[46].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[47].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[48].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[49].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[50].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[51].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[52].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[53].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[54].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[55].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[56].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[57].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[58].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[59].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[60].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[61].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[62].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[63].prll_regstr_.q" in="1" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[64].prll_regstr_.q" in="1" />
	</aep>
	<aep name="mbc_bs_ntrfs.prll_cntrl.arb_cntr.count$in$glitch">
		<ff name="mbc_bs_ntrfs.prll_cntrl.arb_cntr.count" in="1" />
		<ff name="spi_bs_ntrfs.prll_cntrl.arb_cntr.count" in="1" />
		<ff name="uart_bs_ntrfs.prll_cntrl.arb_cntr.count" in="1" />
	</aep>
	<aep name="spi_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q$in$glitch">
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[1].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[2].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[3].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[4].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[5].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[6].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[7].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[8].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[9].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[10].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[11].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[12].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[13].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[14].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[15].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[16].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[17].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[18].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[19].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[20].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[21].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[22].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[23].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[24].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[25].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[26].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[27].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[28].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[29].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[30].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[31].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[32].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[33].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[34].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[35].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[36].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[37].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[38].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[39].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[40].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[41].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[42].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[43].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[44].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[45].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[46].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[47].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[48].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[49].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[50].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[51].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[52].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[53].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[54].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[55].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[56].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[57].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[58].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[59].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[60].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[61].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[62].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[63].prll_regstr_.q" in="1" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[64].prll_regstr_.q" in="1" />
	</aep>
	<aep name="uart_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q$in$glitch">
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[1].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[2].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[3].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[4].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[5].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[6].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[7].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[8].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[9].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[10].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[11].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[12].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[13].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[14].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[15].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[16].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[17].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[18].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[19].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[20].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[21].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[22].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[23].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[24].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[25].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[26].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[27].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[28].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[29].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[30].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[31].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[32].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[33].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[34].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[35].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[36].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[37].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[38].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[39].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[40].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[41].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[42].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[43].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[44].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[45].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[46].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[47].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[48].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[49].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[50].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[51].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[52].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[53].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[54].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[55].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[56].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[57].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[58].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[59].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[60].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[61].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[62].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[63].prll_regstr_.q" in="1" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[64].prll_regstr_.q" in="1" />
	</aep>
	<aep name="mbc_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q$clk$glitch">
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[1].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[2].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[3].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[4].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[5].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[6].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[7].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[8].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[9].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[10].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[11].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[12].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[13].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[14].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[15].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[16].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[17].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[18].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[19].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[20].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[21].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[22].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[23].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[24].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[25].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[26].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[27].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[28].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[29].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[30].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[31].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[32].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[33].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[34].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[35].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[36].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[37].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[38].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[39].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[40].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[41].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[42].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[43].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[44].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[45].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[46].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[47].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[48].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[49].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[50].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[51].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[52].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[53].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[54].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[55].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[56].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[57].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[58].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[59].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[60].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[61].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[62].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[63].prll_regstr_.q" in="0" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[64].prll_regstr_.q" in="0" />
	</aep>
	<aep name="mbc_bs_ntrfs.prll_cntrl.arb_cntr.count$clk$glitch">
		<ff name="mbc_bs_ntrfs.prll_cntrl.arb_cntr.count" in="0" />
		<ff name="spi_bs_ntrfs.prll_cntrl.arb_cntr.count" in="0" />
		<ff name="uart_bs_ntrfs.prll_cntrl.arb_cntr.count" in="0" />
	</aep>
	<aep name="spi_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q$clk$glitch">
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[1].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[2].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[3].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[4].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[5].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[6].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[7].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[8].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[9].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[10].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[11].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[12].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[13].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[14].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[15].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[16].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[17].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[18].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[19].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[20].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[21].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[22].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[23].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[24].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[25].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[26].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[27].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[28].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[29].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[30].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[31].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[32].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[33].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[34].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[35].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[36].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[37].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[38].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[39].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[40].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[41].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[42].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[43].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[44].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[45].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[46].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[47].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[48].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[49].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[50].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[51].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[52].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[53].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[54].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[55].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[56].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[57].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[58].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[59].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[60].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[61].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[62].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[63].prll_regstr_.q" in="0" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[64].prll_regstr_.q" in="0" />
	</aep>
	<aep name="uart_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q$clk$glitch">
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[1].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[2].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[3].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[4].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[5].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[6].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[7].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[8].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[9].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[10].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[11].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[12].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[13].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[14].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[15].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[16].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[17].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[18].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[19].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[20].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[21].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[22].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[23].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[24].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[25].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[26].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[27].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[28].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[29].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[30].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[31].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[32].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[33].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[34].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[35].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[36].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[37].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[38].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[39].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[40].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[41].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[42].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[43].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[44].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[45].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[46].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[47].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[48].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[49].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[50].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[51].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[52].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[53].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[54].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[55].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[56].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[57].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[58].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[59].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[60].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[61].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[62].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[63].prll_regstr_.q" in="0" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[64].prll_regstr_.q" in="0" />
	</aep>
	<aep name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q$clk$glitch">
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[1].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[2].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[3].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[4].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[5].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[6].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[7].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[8].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[9].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[10].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[11].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[12].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[13].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[14].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[15].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[16].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[17].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[18].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[19].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[20].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[21].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[22].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[23].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[24].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[25].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[26].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[27].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[28].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[29].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[30].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[31].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[32].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[33].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[34].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[35].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[36].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[37].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[38].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[39].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[40].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[41].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[42].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[43].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[44].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[45].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[46].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[47].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[48].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[49].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[50].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[51].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[52].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[53].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[54].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[55].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[56].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[57].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[58].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[59].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[60].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[61].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[62].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[63].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[64].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[0].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[1].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[2].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[3].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[4].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[5].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[6].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[7].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[8].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[9].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[10].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[11].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[12].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[13].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[14].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[15].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[16].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[17].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[18].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[19].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[20].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[21].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[22].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[23].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[24].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[25].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[26].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[27].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[28].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[29].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[30].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[31].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[32].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[33].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[34].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[35].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[36].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[37].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[38].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[39].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[40].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[41].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[42].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[43].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[44].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[45].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[46].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[47].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[48].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[49].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[50].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[51].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[52].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[53].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[54].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[55].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[56].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[57].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[58].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[59].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[60].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[61].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[62].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[63].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[64].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[0].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[1].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[2].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[3].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[4].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[5].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[6].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[7].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[8].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[9].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[10].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[11].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[12].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[13].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[14].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[15].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[16].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[17].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[18].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[19].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[20].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[21].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[22].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[23].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[24].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[25].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[26].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[27].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[28].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[29].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[30].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[31].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[32].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[33].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[34].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[35].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[36].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[37].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[38].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[39].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[40].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[41].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[42].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[43].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[44].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[45].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[46].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[47].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[48].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[49].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[50].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[51].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[52].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[53].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[54].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[55].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[56].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[57].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[58].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[59].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[60].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[61].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[62].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[63].prll_regstr_.q" in="0" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[64].prll_regstr_.q" in="0" />
	</aep>
	<aep name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q$clk$glitch">
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[1].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[2].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[3].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[4].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[5].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[6].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[7].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[8].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[9].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[10].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[11].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[12].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[13].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[14].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[15].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[16].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[17].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[18].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[19].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[20].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[21].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[22].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[23].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[24].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[25].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[26].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[27].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[28].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[29].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[30].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[31].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[32].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[33].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[34].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[35].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[36].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[37].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[38].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[39].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[40].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[41].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[42].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[43].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[44].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[45].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[46].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[47].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[48].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[49].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[50].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[51].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[52].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[53].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[54].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[55].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[56].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[57].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[58].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[59].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[60].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[61].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[62].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[63].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[64].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[0].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[1].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[2].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[3].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[4].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[5].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[6].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[7].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[8].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[9].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[10].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[11].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[12].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[13].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[14].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[15].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[16].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[17].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[18].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[19].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[20].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[21].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[22].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[23].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[24].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[25].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[26].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[27].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[28].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[29].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[30].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[31].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[32].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[33].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[34].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[35].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[36].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[37].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[38].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[39].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[40].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[41].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[42].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[43].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[44].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[45].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[46].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[47].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[48].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[49].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[50].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[51].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[52].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[53].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[54].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[55].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[56].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[57].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[58].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[59].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[60].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[61].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[62].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[63].prll_regstr_.q" in="0" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[64].prll_regstr_.q" in="0" />
	</aep>
	<aep name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q$clk$glitch">
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[1].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[2].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[3].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[4].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[5].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[6].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[7].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[8].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[9].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[10].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[11].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[12].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[13].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[14].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[15].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[16].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[17].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[18].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[19].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[20].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[21].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[22].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[23].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[24].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[25].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[26].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[27].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[28].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[29].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[30].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[31].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[32].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[33].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[34].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[35].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[36].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[37].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[38].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[39].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[40].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[41].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[42].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[43].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[44].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[45].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[46].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[47].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[48].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[49].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[50].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[51].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[52].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[53].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[54].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[55].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[56].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[57].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[58].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[59].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[60].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[61].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[62].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[63].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[64].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[0].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[1].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[2].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[3].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[4].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[5].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[6].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[7].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[8].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[9].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[10].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[11].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[12].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[13].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[14].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[15].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[16].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[17].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[18].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[19].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[20].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[21].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[22].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[23].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[24].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[25].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[26].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[27].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[28].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[29].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[30].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[31].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[32].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[33].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[34].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[35].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[36].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[37].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[38].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[39].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[40].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[41].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[42].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[43].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[44].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[45].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[46].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[47].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[48].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[49].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[50].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[51].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[52].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[53].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[54].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[55].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[56].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[57].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[58].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[59].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[60].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[61].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[62].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[63].prll_regstr_.q" in="0" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[64].prll_regstr_.q" in="0" />
	</aep>
</aep_glitch_detect>
<aep_clock_trigger_detect>
	<aep name="AT:mbc_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q">
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[1].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[2].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[3].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[4].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[5].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[6].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[7].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[8].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[9].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[10].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[11].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[12].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[13].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[14].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[15].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[16].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[17].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[18].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[19].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[20].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[21].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[22].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[23].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[24].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[25].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[26].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[27].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[28].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[29].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[30].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[31].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[32].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[33].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[34].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[35].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[36].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[37].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[38].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[39].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[40].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[41].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[42].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[43].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[44].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[45].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[46].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[47].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[48].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[49].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[50].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[51].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[52].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[53].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[54].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[55].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[56].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[57].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[58].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[59].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[60].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[61].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[62].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[63].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[64].prll_regstr_.q" />
	</aep>
	<aep name="AT:mbc_bs_ntrfs.D_reg_wt.bit_[0].prll_regstr_.q">
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[0].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[1].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[2].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[3].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[4].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[5].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[6].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[7].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[8].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[9].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[10].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[11].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[12].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[13].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[14].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[15].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[16].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[17].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[18].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[19].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[20].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[21].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[22].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[23].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[24].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[25].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[26].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[27].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[28].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[29].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[30].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[31].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[32].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[33].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[34].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[35].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[36].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[37].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[38].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[39].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[40].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[41].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[42].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[43].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[44].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[45].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[46].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[47].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[48].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[49].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[50].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[51].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[52].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[53].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[54].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[55].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[56].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[57].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[58].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[59].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[60].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[61].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[62].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[63].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[64].prll_regstr_.q" />
	</aep>
	<aep name="AT:mbc_bs_ntrfs.prll_cntrl.arb_cntr.count">
		<ff name="mbc_bs_ntrfs.prll_cntrl.arb_cntr.count" />
		<ff name="spi_bs_ntrfs.prll_cntrl.arb_cntr.count" />
		<ff name="uart_bs_ntrfs.prll_cntrl.arb_cntr.count" />
	</aep>
	<aep name="AT:spi_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q">
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[1].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[2].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[3].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[4].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[5].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[6].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[7].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[8].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[9].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[10].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[11].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[12].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[13].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[14].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[15].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[16].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[17].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[18].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[19].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[20].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[21].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[22].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[23].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[24].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[25].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[26].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[27].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[28].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[29].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[30].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[31].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[32].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[33].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[34].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[35].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[36].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[37].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[38].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[39].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[40].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[41].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[42].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[43].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[44].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[45].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[46].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[47].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[48].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[49].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[50].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[51].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[52].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[53].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[54].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[55].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[56].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[57].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[58].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[59].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[60].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[61].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[62].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[63].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[64].prll_regstr_.q" />
	</aep>
	<aep name="AT:spi_bs_ntrfs.D_reg_wt.bit_[0].prll_regstr_.q">
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[0].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[1].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[2].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[3].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[4].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[5].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[6].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[7].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[8].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[9].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[10].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[11].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[12].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[13].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[14].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[15].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[16].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[17].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[18].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[19].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[20].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[21].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[22].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[23].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[24].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[25].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[26].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[27].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[28].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[29].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[30].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[31].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[32].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[33].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[34].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[35].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[36].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[37].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[38].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[39].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[40].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[41].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[42].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[43].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[44].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[45].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[46].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[47].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[48].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[49].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[50].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[51].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[52].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[53].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[54].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[55].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[56].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[57].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[58].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[59].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[60].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[61].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[62].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[63].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[64].prll_regstr_.q" />
	</aep>
	<aep name="AT:uart_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q">
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[1].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[2].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[3].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[4].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[5].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[6].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[7].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[8].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[9].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[10].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[11].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[12].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[13].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[14].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[15].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[16].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[17].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[18].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[19].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[20].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[21].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[22].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[23].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[24].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[25].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[26].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[27].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[28].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[29].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[30].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[31].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[32].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[33].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[34].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[35].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[36].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[37].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[38].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[39].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[40].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[41].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[42].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[43].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[44].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[45].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[46].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[47].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[48].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[49].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[50].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[51].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[52].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[53].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[54].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[55].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[56].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[57].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[58].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[59].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[60].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[61].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[62].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[63].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[64].prll_regstr_.q" />
	</aep>
	<aep name="AT:uart_bs_ntrfs.D_reg_wt.bit_[0].prll_regstr_.q">
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[0].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[1].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[2].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[3].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[4].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[5].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[6].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[7].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[8].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[9].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[10].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[11].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[12].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[13].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[14].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[15].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[16].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[17].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[18].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[19].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[20].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[21].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[22].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[23].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[24].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[25].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[26].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[27].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[28].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[29].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[30].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[31].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[32].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[33].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[34].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[35].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[36].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[37].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[38].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[39].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[40].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[41].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[42].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[43].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[44].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[45].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[46].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[47].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[48].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[49].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[50].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[51].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[52].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[53].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[54].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[55].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[56].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[57].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[58].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[59].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[60].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[61].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[62].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[63].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[64].prll_regstr_.q" />
	</aep>
	<aep name="AT:fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q">
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[1].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[2].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[3].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[4].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[5].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[6].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[7].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[8].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[9].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[10].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[11].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[12].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[13].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[14].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[15].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[16].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[17].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[18].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[19].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[20].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[21].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[22].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[23].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[24].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[25].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[26].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[27].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[28].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[29].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[30].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[31].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[32].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[33].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[34].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[35].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[36].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[37].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[38].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[39].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[40].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[41].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[42].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[43].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[44].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[45].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[46].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[47].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[48].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[49].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[50].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[51].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[52].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[53].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[54].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[55].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[56].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[57].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[58].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[59].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[60].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[61].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[62].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[63].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[64].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[0].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[1].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[2].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[3].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[4].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[5].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[6].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[7].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[8].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[9].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[10].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[11].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[12].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[13].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[14].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[15].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[16].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[17].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[18].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[19].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[20].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[21].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[22].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[23].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[24].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[25].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[26].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[27].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[28].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[29].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[30].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[31].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[32].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[33].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[34].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[35].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[36].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[37].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[38].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[39].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[40].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[41].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[42].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[43].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[44].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[45].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[46].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[47].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[48].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[49].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[50].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[51].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[52].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[53].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[54].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[55].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[56].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[57].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[58].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[59].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[60].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[61].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[62].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[63].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[64].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[0].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[1].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[2].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[3].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[4].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[5].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[6].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[7].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[8].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[9].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[10].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[11].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[12].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[13].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[14].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[15].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[16].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[17].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[18].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[19].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[20].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[21].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[22].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[23].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[24].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[25].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[26].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[27].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[28].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[29].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[30].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[31].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[32].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[33].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[34].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[35].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[36].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[37].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[38].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[39].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[40].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[41].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[42].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[43].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[44].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[45].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[46].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[47].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[48].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[49].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[50].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[51].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[52].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[53].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[54].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[55].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[56].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[57].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[58].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[59].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[60].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[61].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[62].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[63].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[64].prll_regstr_.q" />
	</aep>
	<aep name="AT:fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q">
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[1].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[2].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[3].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[4].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[5].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[6].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[7].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[8].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[9].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[10].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[11].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[12].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[13].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[14].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[15].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[16].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[17].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[18].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[19].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[20].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[21].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[22].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[23].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[24].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[25].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[26].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[27].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[28].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[29].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[30].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[31].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[32].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[33].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[34].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[35].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[36].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[37].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[38].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[39].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[40].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[41].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[42].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[43].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[44].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[45].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[46].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[47].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[48].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[49].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[50].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[51].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[52].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[53].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[54].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[55].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[56].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[57].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[58].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[59].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[60].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[61].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[62].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[63].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[64].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[0].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[1].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[2].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[3].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[4].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[5].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[6].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[7].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[8].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[9].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[10].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[11].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[12].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[13].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[14].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[15].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[16].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[17].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[18].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[19].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[20].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[21].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[22].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[23].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[24].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[25].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[26].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[27].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[28].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[29].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[30].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[31].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[32].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[33].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[34].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[35].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[36].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[37].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[38].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[39].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[40].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[41].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[42].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[43].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[44].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[45].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[46].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[47].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[48].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[49].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[50].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[51].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[52].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[53].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[54].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[55].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[56].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[57].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[58].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[59].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[60].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[61].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[62].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[63].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[64].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[0].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[1].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[2].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[3].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[4].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[5].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[6].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[7].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[8].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[9].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[10].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[11].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[12].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[13].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[14].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[15].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[16].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[17].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[18].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[19].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[20].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[21].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[22].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[23].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[24].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[25].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[26].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[27].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[28].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[29].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[30].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[31].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[32].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[33].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[34].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[35].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[36].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[37].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[38].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[39].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[40].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[41].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[42].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[43].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[44].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[45].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[46].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[47].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[48].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[49].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[50].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[51].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[52].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[53].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[54].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[55].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[56].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[57].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[58].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[59].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[60].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[61].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[62].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[63].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[64].prll_regstr_.q" />
	</aep>
	<aep name="AT:fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q">
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[1].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[2].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[3].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[4].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[5].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[6].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[7].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[8].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[9].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[10].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[11].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[12].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[13].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[14].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[15].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[16].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[17].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[18].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[19].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[20].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[21].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[22].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[23].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[24].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[25].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[26].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[27].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[28].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[29].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[30].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[31].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[32].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[33].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[34].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[35].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[36].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[37].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[38].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[39].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[40].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[41].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[42].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[43].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[44].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[45].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[46].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[47].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[48].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[49].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[50].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[51].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[52].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[53].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[54].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[55].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[56].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[57].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[58].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[59].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[60].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[61].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[62].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[63].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[64].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[0].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[1].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[2].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[3].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[4].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[5].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[6].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[7].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[8].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[9].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[10].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[11].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[12].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[13].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[14].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[15].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[16].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[17].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[18].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[19].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[20].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[21].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[22].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[23].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[24].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[25].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[26].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[27].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[28].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[29].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[30].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[31].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[32].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[33].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[34].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[35].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[36].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[37].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[38].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[39].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[40].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[41].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[42].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[43].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[44].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[45].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[46].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[47].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[48].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[49].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[50].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[51].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[52].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[53].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[54].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[55].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[56].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[57].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[58].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[59].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[60].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[61].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[62].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[63].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[64].prll_regstr_.q" />
	</aep>
	<aep name="AT:fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q">
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[1].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[2].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[3].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[4].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[5].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[6].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[7].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[8].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[9].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[10].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[11].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[12].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[13].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[14].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[15].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[16].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[17].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[18].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[19].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[20].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[21].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[22].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[23].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[24].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[25].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[26].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[27].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[28].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[29].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[30].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[31].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[32].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[33].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[34].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[35].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[36].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[37].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[38].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[39].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[40].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[41].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[42].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[43].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[44].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[45].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[46].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[47].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[48].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[49].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[50].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[51].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[52].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[53].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[54].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[55].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[56].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[57].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[58].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[59].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[60].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[61].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[62].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[63].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[64].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[0].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[1].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[2].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[3].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[4].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[5].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[6].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[7].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[8].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[9].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[10].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[11].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[12].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[13].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[14].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[15].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[16].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[17].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[18].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[19].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[20].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[21].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[22].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[23].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[24].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[25].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[26].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[27].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[28].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[29].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[30].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[31].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[32].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[33].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[34].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[35].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[36].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[37].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[38].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[39].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[40].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[41].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[42].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[43].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[44].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[45].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[46].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[47].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[48].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[49].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[50].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[51].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[52].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[53].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[54].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[55].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[56].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[57].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[58].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[59].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[60].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[61].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[62].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[63].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[64].prll_regstr_.q" />
	</aep>
	<aep name="AT:fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q">
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[1].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[2].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[3].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[4].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[5].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[6].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[7].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[8].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[9].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[10].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[11].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[12].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[13].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[14].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[15].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[16].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[17].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[18].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[19].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[20].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[21].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[22].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[23].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[24].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[25].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[26].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[27].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[28].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[29].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[30].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[31].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[32].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[33].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[34].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[35].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[36].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[37].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[38].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[39].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[40].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[41].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[42].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[43].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[44].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[45].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[46].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[47].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[48].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[49].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[50].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[51].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[52].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[53].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[54].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[55].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[56].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[57].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[58].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[59].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[60].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[61].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[62].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[63].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[64].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[0].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[1].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[2].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[3].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[4].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[5].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[6].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[7].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[8].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[9].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[10].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[11].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[12].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[13].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[14].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[15].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[16].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[17].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[18].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[19].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[20].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[21].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[22].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[23].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[24].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[25].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[26].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[27].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[28].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[29].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[30].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[31].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[32].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[33].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[34].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[35].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[36].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[37].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[38].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[39].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[40].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[41].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[42].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[43].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[44].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[45].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[46].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[47].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[48].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[49].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[50].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[51].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[52].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[53].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[54].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[55].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[56].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[57].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[58].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[59].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[60].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[61].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[62].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[63].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[64].prll_regstr_.q" />
	</aep>
	<aep name="AT:fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q">
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[1].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[2].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[3].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[4].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[5].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[6].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[7].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[8].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[9].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[10].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[11].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[12].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[13].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[14].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[15].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[16].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[17].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[18].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[19].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[20].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[21].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[22].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[23].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[24].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[25].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[26].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[27].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[28].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[29].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[30].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[31].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[32].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[33].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[34].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[35].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[36].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[37].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[38].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[39].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[40].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[41].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[42].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[43].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[44].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[45].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[46].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[47].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[48].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[49].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[50].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[51].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[52].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[53].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[54].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[55].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[56].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[57].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[58].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[59].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[60].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[61].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[62].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[63].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[64].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[0].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[1].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[2].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[3].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[4].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[5].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[6].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[7].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[8].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[9].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[10].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[11].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[12].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[13].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[14].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[15].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[16].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[17].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[18].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[19].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[20].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[21].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[22].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[23].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[24].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[25].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[26].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[27].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[28].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[29].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[30].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[31].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[32].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[33].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[34].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[35].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[36].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[37].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[38].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[39].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[40].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[41].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[42].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[43].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[44].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[45].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[46].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[47].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[48].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[49].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[50].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[51].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[52].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[53].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[54].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[55].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[56].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[57].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[58].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[59].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[60].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[61].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[62].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[63].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[64].prll_regstr_.q" />
	</aep>
</aep_clock_trigger_detect>
<aep_reset_detect>
	<aep name="AR:mbc_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q">
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[1].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[2].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[3].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[4].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[5].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[6].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[7].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[8].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[9].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[10].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[11].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[12].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[13].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[14].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[15].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[16].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[17].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[18].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[19].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[20].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[21].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[22].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[23].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[24].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[25].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[26].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[27].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[28].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[29].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[30].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[31].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[32].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[33].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[34].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[35].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[36].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[37].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[38].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[39].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[40].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[41].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[42].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[43].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[44].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[45].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[46].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[47].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[48].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[49].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[50].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[51].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[52].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[53].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[54].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[55].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[56].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[57].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[58].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[59].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[60].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[61].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[62].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[63].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_rd.bit_[64].prll_regstr_.q" />
	</aep>
	<aep name="AR:mbc_bs_ntrfs.D_reg_wt.bit_[0].prll_regstr_.q">
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[0].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[1].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[2].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[3].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[4].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[5].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[6].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[7].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[8].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[9].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[10].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[11].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[12].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[13].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[14].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[15].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[16].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[17].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[18].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[19].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[20].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[21].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[22].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[23].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[24].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[25].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[26].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[27].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[28].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[29].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[30].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[31].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[32].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[33].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[34].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[35].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[36].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[37].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[38].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[39].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[40].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[41].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[42].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[43].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[44].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[45].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[46].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[47].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[48].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[49].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[50].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[51].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[52].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[53].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[54].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[55].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[56].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[57].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[58].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[59].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[60].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[61].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[62].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[63].prll_regstr_.q" />
		<ff name="mbc_bs_ntrfs.D_reg_wt.bit_[64].prll_regstr_.q" />
	</aep>
	<aep name="AR:mbc_bs_ntrfs.prll_cntrl.bs_grnt_dly.q">
		<ff name="mbc_bs_ntrfs.prll_cntrl.bs_grnt_dly.q" />
		<ff name="mbc_bs_ntrfs.prll_cntrl.arb_cntr.count" />
		<ff name="mbc_bs_ntrfs.prll_cntrl.arb_st_mchn.st0.q" />
		<ff name="mbc_bs_ntrfs.prll_cntrl.wt_st_mchn.st_flop_0.q" />
		<ff name="mbc_bs_ntrfs.prll_cntrl.wt_st_mchn.st_flop_1.q" />
		<ff name="mbc_bs_ntrfs.prll_cntrl.wt_st_mchn.st_flop_2.q" />
		<ff name="mbc_bs_ntrfs.prll_cntrl.rd_st_mchn.st_flop_0.q" />
		<ff name="mbc_bs_ntrfs.prll_cntrl.rd_st_mchn.st_flop_1.q" />
		<ff name="mbc_bs_ntrfs.prll_cntrl.rd_st_mchn.st_flop_2.q" />
		<ff name="spi_bs_ntrfs.prll_cntrl.bs_grnt_dly.q" />
		<ff name="spi_bs_ntrfs.prll_cntrl.arb_cntr.count" />
		<ff name="spi_bs_ntrfs.prll_cntrl.arb_st_mchn.st0.q" />
		<ff name="spi_bs_ntrfs.prll_cntrl.wt_st_mchn.st_flop_0.q" />
		<ff name="spi_bs_ntrfs.prll_cntrl.wt_st_mchn.st_flop_1.q" />
		<ff name="spi_bs_ntrfs.prll_cntrl.wt_st_mchn.st_flop_2.q" />
		<ff name="spi_bs_ntrfs.prll_cntrl.rd_st_mchn.st_flop_0.q" />
		<ff name="spi_bs_ntrfs.prll_cntrl.rd_st_mchn.st_flop_1.q" />
		<ff name="spi_bs_ntrfs.prll_cntrl.rd_st_mchn.st_flop_2.q" />
		<ff name="uart_bs_ntrfs.prll_cntrl.bs_grnt_dly.q" />
		<ff name="uart_bs_ntrfs.prll_cntrl.arb_cntr.count" />
		<ff name="uart_bs_ntrfs.prll_cntrl.arb_st_mchn.st0.q" />
		<ff name="uart_bs_ntrfs.prll_cntrl.wt_st_mchn.st_flop_0.q" />
		<ff name="uart_bs_ntrfs.prll_cntrl.wt_st_mchn.st_flop_1.q" />
		<ff name="uart_bs_ntrfs.prll_cntrl.wt_st_mchn.st_flop_2.q" />
		<ff name="uart_bs_ntrfs.prll_cntrl.rd_st_mchn.st_flop_0.q" />
		<ff name="uart_bs_ntrfs.prll_cntrl.rd_st_mchn.st_flop_1.q" />
		<ff name="uart_bs_ntrfs.prll_cntrl.rd_st_mchn.st_flop_2.q" />
		<ff name="fifo_out_mbc.count" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[1].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[2].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[3].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[4].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[5].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[6].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[7].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[8].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[9].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[10].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[11].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[12].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[13].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[14].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[15].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[16].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[17].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[18].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[19].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[20].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[21].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[22].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[23].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[24].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[25].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[26].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[27].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[28].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[29].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[30].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[31].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[32].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[33].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[34].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[35].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[36].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[37].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[38].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[39].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[40].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[41].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[42].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[43].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[44].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[45].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[46].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[47].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[48].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[49].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[50].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[51].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[52].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[53].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[54].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[55].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[56].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[57].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[58].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[59].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[60].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[61].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[62].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[63].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[64].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[0].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[1].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[2].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[3].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[4].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[5].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[6].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[7].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[8].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[9].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[10].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[11].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[12].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[13].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[14].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[15].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[16].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[17].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[18].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[19].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[20].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[21].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[22].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[23].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[24].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[25].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[26].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[27].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[28].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[29].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[30].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[31].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[32].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[33].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[34].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[35].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[36].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[37].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[38].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[39].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[40].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[41].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[42].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[43].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[44].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[45].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[46].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[47].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[48].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[49].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[50].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[51].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[52].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[53].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[54].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[55].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[56].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[57].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[58].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[59].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[60].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[61].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[62].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[63].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[64].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[0].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[1].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[2].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[3].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[4].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[5].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[6].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[7].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[8].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[9].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[10].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[11].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[12].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[13].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[14].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[15].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[16].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[17].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[18].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[19].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[20].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[21].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[22].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[23].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[24].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[25].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[26].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[27].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[28].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[29].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[30].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[31].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[32].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[33].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[34].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[35].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[36].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[37].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[38].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[39].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[40].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[41].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[42].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[43].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[44].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[45].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[46].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[47].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[48].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[49].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[50].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[51].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[52].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[53].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[54].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[55].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[56].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[57].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[58].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[59].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[60].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[61].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[62].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[63].prll_regstr_.q" />
		<ff name="fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[64].prll_regstr_.q" />
		<ff name="fifo_in_mbc.count" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[1].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[2].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[3].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[4].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[5].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[6].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[7].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[8].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[9].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[10].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[11].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[12].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[13].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[14].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[15].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[16].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[17].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[18].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[19].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[20].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[21].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[22].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[23].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[24].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[25].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[26].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[27].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[28].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[29].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[30].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[31].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[32].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[33].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[34].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[35].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[36].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[37].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[38].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[39].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[40].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[41].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[42].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[43].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[44].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[45].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[46].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[47].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[48].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[49].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[50].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[51].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[52].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[53].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[54].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[55].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[56].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[57].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[58].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[59].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[60].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[61].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[62].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[63].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[64].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[0].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[1].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[2].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[3].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[4].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[5].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[6].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[7].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[8].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[9].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[10].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[11].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[12].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[13].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[14].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[15].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[16].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[17].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[18].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[19].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[20].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[21].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[22].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[23].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[24].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[25].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[26].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[27].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[28].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[29].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[30].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[31].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[32].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[33].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[34].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[35].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[36].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[37].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[38].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[39].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[40].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[41].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[42].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[43].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[44].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[45].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[46].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[47].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[48].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[49].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[50].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[51].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[52].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[53].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[54].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[55].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[56].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[57].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[58].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[59].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[60].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[61].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[62].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[63].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[64].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[0].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[1].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[2].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[3].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[4].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[5].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[6].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[7].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[8].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[9].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[10].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[11].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[12].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[13].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[14].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[15].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[16].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[17].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[18].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[19].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[20].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[21].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[22].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[23].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[24].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[25].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[26].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[27].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[28].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[29].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[30].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[31].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[32].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[33].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[34].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[35].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[36].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[37].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[38].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[39].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[40].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[41].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[42].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[43].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[44].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[45].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[46].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[47].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[48].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[49].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[50].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[51].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[52].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[53].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[54].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[55].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[56].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[57].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[58].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[59].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[60].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[61].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[62].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[63].prll_regstr_.q" />
		<ff name="fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[64].prll_regstr_.q" />
		<ff name="fifo_out_spi.count" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[1].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[2].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[3].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[4].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[5].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[6].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[7].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[8].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[9].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[10].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[11].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[12].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[13].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[14].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[15].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[16].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[17].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[18].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[19].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[20].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[21].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[22].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[23].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[24].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[25].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[26].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[27].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[28].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[29].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[30].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[31].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[32].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[33].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[34].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[35].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[36].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[37].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[38].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[39].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[40].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[41].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[42].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[43].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[44].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[45].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[46].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[47].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[48].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[49].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[50].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[51].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[52].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[53].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[54].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[55].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[56].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[57].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[58].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[59].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[60].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[61].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[62].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[63].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[64].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[0].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[1].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[2].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[3].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[4].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[5].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[6].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[7].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[8].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[9].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[10].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[11].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[12].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[13].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[14].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[15].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[16].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[17].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[18].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[19].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[20].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[21].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[22].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[23].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[24].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[25].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[26].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[27].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[28].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[29].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[30].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[31].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[32].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[33].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[34].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[35].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[36].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[37].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[38].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[39].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[40].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[41].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[42].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[43].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[44].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[45].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[46].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[47].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[48].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[49].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[50].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[51].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[52].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[53].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[54].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[55].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[56].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[57].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[58].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[59].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[60].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[61].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[62].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[63].prll_regstr_.q" />
		<ff name="fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[64].prll_regstr_.q" />
		<ff name="fifo_in_spi.count" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[1].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[2].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[3].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[4].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[5].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[6].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[7].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[8].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[9].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[10].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[11].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[12].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[13].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[14].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[15].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[16].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[17].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[18].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[19].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[20].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[21].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[22].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[23].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[24].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[25].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[26].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[27].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[28].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[29].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[30].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[31].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[32].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[33].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[34].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[35].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[36].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[37].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[38].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[39].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[40].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[41].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[42].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[43].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[44].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[45].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[46].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[47].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[48].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[49].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[50].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[51].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[52].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[53].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[54].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[55].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[56].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[57].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[58].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[59].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[60].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[61].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[62].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[63].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[64].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[0].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[1].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[2].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[3].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[4].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[5].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[6].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[7].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[8].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[9].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[10].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[11].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[12].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[13].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[14].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[15].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[16].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[17].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[18].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[19].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[20].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[21].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[22].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[23].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[24].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[25].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[26].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[27].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[28].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[29].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[30].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[31].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[32].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[33].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[34].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[35].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[36].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[37].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[38].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[39].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[40].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[41].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[42].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[43].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[44].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[45].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[46].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[47].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[48].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[49].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[50].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[51].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[52].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[53].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[54].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[55].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[56].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[57].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[58].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[59].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[60].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[61].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[62].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[63].prll_regstr_.q" />
		<ff name="fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[64].prll_regstr_.q" />
		<ff name="fifo_out_uart.count" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[1].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[2].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[3].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[4].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[5].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[6].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[7].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[8].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[9].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[10].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[11].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[12].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[13].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[14].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[15].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[16].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[17].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[18].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[19].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[20].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[21].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[22].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[23].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[24].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[25].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[26].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[27].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[28].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[29].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[30].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[31].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[32].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[33].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[34].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[35].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[36].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[37].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[38].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[39].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[40].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[41].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[42].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[43].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[44].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[45].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[46].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[47].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[48].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[49].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[50].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[51].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[52].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[53].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[54].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[55].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[56].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[57].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[58].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[59].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[60].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[61].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[62].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[63].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[64].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[0].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[1].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[2].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[3].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[4].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[5].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[6].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[7].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[8].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[9].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[10].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[11].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[12].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[13].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[14].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[15].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[16].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[17].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[18].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[19].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[20].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[21].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[22].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[23].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[24].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[25].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[26].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[27].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[28].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[29].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[30].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[31].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[32].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[33].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[34].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[35].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[36].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[37].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[38].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[39].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[40].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[41].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[42].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[43].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[44].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[45].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[46].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[47].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[48].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[49].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[50].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[51].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[52].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[53].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[54].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[55].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[56].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[57].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[58].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[59].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[60].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[61].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[62].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[63].prll_regstr_.q" />
		<ff name="fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[64].prll_regstr_.q" />
		<ff name="fifo_in_uart.count" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[1].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[2].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[3].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[4].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[5].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[6].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[7].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[8].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[9].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[10].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[11].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[12].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[13].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[14].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[15].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[16].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[17].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[18].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[19].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[20].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[21].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[22].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[23].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[24].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[25].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[26].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[27].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[28].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[29].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[30].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[31].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[32].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[33].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[34].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[35].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[36].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[37].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[38].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[39].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[40].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[41].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[42].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[43].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[44].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[45].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[46].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[47].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[48].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[49].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[50].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[51].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[52].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[53].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[54].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[55].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[56].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[57].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[58].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[59].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[60].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[61].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[62].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[63].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[64].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[0].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[1].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[2].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[3].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[4].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[5].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[6].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[7].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[8].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[9].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[10].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[11].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[12].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[13].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[14].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[15].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[16].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[17].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[18].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[19].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[20].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[21].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[22].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[23].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[24].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[25].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[26].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[27].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[28].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[29].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[30].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[31].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[32].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[33].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[34].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[35].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[36].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[37].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[38].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[39].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[40].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[41].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[42].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[43].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[44].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[45].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[46].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[47].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[48].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[49].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[50].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[51].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[52].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[53].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[54].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[55].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[56].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[57].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[58].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[59].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[60].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[61].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[62].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[63].prll_regstr_.q" />
		<ff name="fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[64].prll_regstr_.q" />
	</aep>
	<aep name="AR:spi_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q">
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[1].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[2].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[3].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[4].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[5].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[6].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[7].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[8].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[9].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[10].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[11].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[12].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[13].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[14].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[15].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[16].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[17].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[18].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[19].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[20].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[21].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[22].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[23].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[24].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[25].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[26].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[27].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[28].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[29].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[30].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[31].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[32].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[33].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[34].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[35].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[36].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[37].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[38].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[39].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[40].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[41].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[42].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[43].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[44].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[45].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[46].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[47].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[48].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[49].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[50].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[51].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[52].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[53].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[54].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[55].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[56].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[57].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[58].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[59].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[60].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[61].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[62].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[63].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_rd.bit_[64].prll_regstr_.q" />
	</aep>
	<aep name="AR:spi_bs_ntrfs.D_reg_wt.bit_[0].prll_regstr_.q">
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[0].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[1].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[2].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[3].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[4].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[5].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[6].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[7].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[8].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[9].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[10].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[11].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[12].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[13].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[14].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[15].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[16].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[17].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[18].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[19].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[20].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[21].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[22].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[23].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[24].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[25].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[26].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[27].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[28].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[29].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[30].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[31].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[32].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[33].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[34].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[35].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[36].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[37].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[38].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[39].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[40].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[41].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[42].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[43].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[44].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[45].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[46].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[47].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[48].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[49].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[50].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[51].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[52].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[53].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[54].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[55].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[56].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[57].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[58].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[59].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[60].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[61].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[62].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[63].prll_regstr_.q" />
		<ff name="spi_bs_ntrfs.D_reg_wt.bit_[64].prll_regstr_.q" />
	</aep>
	<aep name="AR:uart_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q">
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[1].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[2].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[3].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[4].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[5].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[6].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[7].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[8].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[9].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[10].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[11].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[12].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[13].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[14].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[15].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[16].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[17].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[18].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[19].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[20].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[21].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[22].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[23].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[24].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[25].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[26].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[27].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[28].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[29].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[30].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[31].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[32].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[33].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[34].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[35].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[36].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[37].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[38].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[39].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[40].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[41].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[42].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[43].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[44].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[45].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[46].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[47].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[48].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[49].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[50].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[51].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[52].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[53].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[54].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[55].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[56].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[57].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[58].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[59].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[60].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[61].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[62].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[63].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_rd.bit_[64].prll_regstr_.q" />
	</aep>
	<aep name="AR:uart_bs_ntrfs.D_reg_wt.bit_[0].prll_regstr_.q">
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[0].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[1].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[2].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[3].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[4].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[5].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[6].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[7].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[8].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[9].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[10].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[11].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[12].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[13].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[14].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[15].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[16].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[17].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[18].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[19].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[20].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[21].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[22].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[23].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[24].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[25].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[26].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[27].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[28].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[29].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[30].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[31].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[32].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[33].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[34].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[35].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[36].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[37].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[38].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[39].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[40].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[41].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[42].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[43].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[44].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[45].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[46].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[47].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[48].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[49].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[50].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[51].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[52].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[53].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[54].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[55].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[56].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[57].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[58].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[59].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[60].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[61].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[62].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[63].prll_regstr_.q" />
		<ff name="uart_bs_ntrfs.D_reg_wt.bit_[64].prll_regstr_.q" />
	</aep>
</aep_reset_detect>
<aep_maxiter_comb>
	<sccs />
</aep_maxiter_comb>
<aep_maxiter_seq>
	<aep name="$ITER_0" net="uart_bs_ntrfs.prll_cntrl.arb_cntr.count" scc="0" />
	<aep name="$ITER_1" net="spi_bs_ntrfs.prll_cntrl.arb_cntr.count" scc="0" />
	<aep name="$ITER_2" net="mbc_bs_ntrfs.prll_cntrl.arb_cntr.count" scc="0" />
	<aep name="$ITER_3" net="uart_bs_ntrfs.prll_cntrl.arb_cntr.count" scc="0" />
	<aep name="$ITER_4" net="spi_bs_ntrfs.prll_cntrl.arb_cntr.count" scc="0" />
	<aep name="$ITER_5" net="mbc_bs_ntrfs.prll_cntrl.arb_cntr.count" scc="0" />
	<sccs>
		<scc id="0">
			<net name="mbc_bs_ntrfs.prll_cntrl.trn_chng" user_visbility="1" />
			<net name="mbc_bs_ntrfs.prll_cntrl.bs_grnt_pre" user_visbility="1" />
			<net name="mbc_bs_ntrfs.prll_cntrl._ASN_51" user_visbility="0" />
			<net name="mbc_bs_ntrfs.prll_cntrl.N_7" user_visbility="0" />
			<net name="mbc_bs_ntrfs.prll_cntrl.cnt_rbtr" user_visbility="1" />
			<net name="mbc_bs_ntrfs.prll_cntrl.arb_cntr.count" user_visbility="1" />
			<net name="mbc_bs_ntrfs.prll_cntrl.arb_cntr.clk" user_visbility="1" />
			<net name="mbc_bs_ntrfs.prll_cntrl.trn_chng_buf.b" user_visbility="1" />
			<net name="mbc_bs_ntrfs.prll_cntrl.trn_chng_buf._IF_17" user_visbility="0" />
			<net name="mbc_bs_ntrfs.prll_cntrl.trn_chng_buf.en" user_visbility="1" />
			<net name="spi_bs_ntrfs.prll_cntrl.trn_chng" user_visbility="1" />
			<net name="spi_bs_ntrfs.prll_cntrl.bs_grnt_pre" user_visbility="1" />
			<net name="spi_bs_ntrfs.prll_cntrl._ASN_51" user_visbility="0" />
			<net name="spi_bs_ntrfs.prll_cntrl.N_7" user_visbility="0" />
			<net name="spi_bs_ntrfs.prll_cntrl.cnt_rbtr" user_visbility="1" />
			<net name="spi_bs_ntrfs.prll_cntrl.arb_cntr.count" user_visbility="1" />
			<net name="spi_bs_ntrfs.prll_cntrl.arb_cntr.clk" user_visbility="1" />
			<net name="spi_bs_ntrfs.prll_cntrl.trn_chng_buf.b" user_visbility="1" />
			<net name="spi_bs_ntrfs.prll_cntrl.trn_chng_buf._IF_17" user_visbility="0" />
			<net name="spi_bs_ntrfs.prll_cntrl.trn_chng_buf.en" user_visbility="1" />
			<net name="uart_bs_ntrfs.prll_cntrl.trn_chng" user_visbility="1" />
			<net name="uart_bs_ntrfs.prll_cntrl.bs_grnt_pre" user_visbility="1" />
			<net name="uart_bs_ntrfs.prll_cntrl._ASN_51" user_visbility="0" />
			<net name="uart_bs_ntrfs.prll_cntrl.N_7" user_visbility="0" />
			<net name="uart_bs_ntrfs.prll_cntrl.cnt_rbtr" user_visbility="1" />
			<net name="uart_bs_ntrfs.prll_cntrl.arb_cntr.count" user_visbility="1" />
			<net name="uart_bs_ntrfs.prll_cntrl.arb_cntr.clk" user_visbility="1" />
			<net name="uart_bs_ntrfs.prll_cntrl.trn_chng_buf.b" user_visbility="1" />
			<net name="uart_bs_ntrfs.prll_cntrl.trn_chng_buf._IF_17" user_visbility="0" />
			<net name="uart_bs_ntrfs.prll_cntrl.trn_chng_buf.en" user_visbility="1" />
			<net name="mbc_bs_ntrfs.prll_cntrl.trn_chng$snk" user_visbility="0" />
			<net name="spi_bs_ntrfs.prll_cntrl.trn_chng$snk" user_visbility="0" />
			<net name="uart_bs_ntrfs.prll_cntrl.trn_chng$snk" user_visbility="0" />
			<net name="mbc_bs_ntrfs._cl65" user_visbility="0" />
		</scc>
	</sccs>
</aep_maxiter_seq>
<false_risk_signals />
<true_risk_signals />
