Metric,Value
detailedplace__design__instance__displacement__total,318.269
detailedplace__design__instance__displacement__mean,2.652
detailedplace__design__instance__displacement__max,6.66
detailedplace__route__wirelength__estimated,1171.8
detailedplace__design__violations,0
detailedplace__timing__setup__tns,0
detailedplace__timing__setup__ws,5.69792
detailedplace__timing__drv__max_slew_limit,0.96918
detailedplace__timing__drv__max_slew,0
detailedplace__timing__drv__max_cap_limit,0.988026
detailedplace__timing__drv__max_cap,0
detailedplace__timing__drv__max_fanout_limit,8
detailedplace__timing__drv__max_fanout,0
detailedplace__timing__drv__setup_violation_count,0
detailedplace__timing__drv__hold_violation_count,0
detailedplace__power__internal__total,3.88613e-05
detailedplace__power__switching__total,2.31124e-05
detailedplace__power__leakage__total,1.63694e-08
detailedplace__power__total,6.19901e-05
detailedplace__design__io,45
detailedplace__design__die__area,32880.6
detailedplace__design__core__area,30427.5
detailedplace__design__instance__count,120
detailedplace__design__instance__area,1115.86
detailedplace__design__instance__count__stdcell,120
detailedplace__design__instance__area__stdcell,1115.86
detailedplace__design__instance__count__macros,0
detailedplace__design__instance__area__macros,0
detailedplace__design__instance__utilization,0.0366726
detailedplace__design__instance__utilization__stdcell,0.0366726
detailedplace__flow__warnings__count,0
detailedplace__flow__errors__count,0
flow__warnings__count,0
flow__errors__count,0
globalplace__timing__setup__tns,0
globalplace__timing__setup__ws,5.75301
globalplace__power__internal__total,3.79545e-05
globalplace__power__switching__total,2.27437e-05
globalplace__power__leakage__total,1.40483e-08
globalplace__power__total,6.07123e-05
globalplace__design__io,45
globalplace__design__die__area,32880.6
globalplace__design__core__area,30427.5
globalplace__design__instance__count,92
globalplace__design__instance__area,910.829
globalplace__design__instance__count__stdcell,92
globalplace__design__instance__area__stdcell,910.829
globalplace__design__instance__count__macros,0
globalplace__design__instance__area__macros,0
globalplace__design__instance__utilization,0.0299344
globalplace__design__instance__utilization__stdcell,0.0299344
globalplace__flow__warnings__count,0
globalplace__flow__errors__count,0
placeopt__timing__drv__floating__nets,0
placeopt__timing__drv__floating__pins,0
placeopt__timing__setup__tns,0
placeopt__timing__setup__ws,5.69807
placeopt__timing__drv__max_slew_limit,0.969346
placeopt__timing__drv__max_slew,0
placeopt__timing__drv__max_cap_limit,0.987895
placeopt__timing__drv__max_cap,0
placeopt__timing__drv__max_fanout_limit,8
placeopt__timing__drv__max_fanout,0
placeopt__timing__drv__setup_violation_count,0
placeopt__timing__drv__hold_violation_count,0
placeopt__power__internal__total,3.88682e-05
placeopt__power__switching__total,2.31945e-05
placeopt__power__leakage__total,1.63694e-08
placeopt__power__total,6.20791e-05
placeopt__design__io,45
placeopt__design__die__area,32880.6
placeopt__design__core__area,30427.5
placeopt__design__instance__count,120
placeopt__design__instance__area,1115.86
placeopt__design__instance__count__stdcell,120
placeopt__design__instance__area__stdcell,1115.86
placeopt__design__instance__count__macros,0
placeopt__design__instance__area__macros,0
placeopt__design__instance__utilization,0.0366726
placeopt__design__instance__utilization__stdcell,0.0366726
placeopt__flow__warnings__count,0
placeopt__flow__errors__count,0
design__violations,0
globalroute__design__instance__displacement__total,0
globalroute__design__instance__displacement__mean,0
globalroute__design__instance__displacement__max,0
globalroute__route__wirelength__estimated,1101.2
globalroute__design__instance__count__setup_buffer,0
globalroute__design__instance__count__hold_buffer,0
globalroute__antenna_diodes_count,0
globalroute__design__violations,0
globalroute__antenna__violating__nets,0
globalroute__antenna__violating__pins,0
globalroute__timing__setup__tns,0
globalroute__timing__setup__ws,5.32335
globalroute__clock__skew__setup,0
globalroute__clock__skew__hold,0
globalroute__timing__drv__max_slew_limit,0.968788
globalroute__timing__drv__max_slew,0
globalroute__timing__drv__max_cap_limit,0.987773
globalroute__timing__drv__max_cap,0
globalroute__timing__drv__max_fanout_limit,8
globalroute__timing__drv__max_fanout,0
globalroute__timing__drv__setup_violation_count,0
globalroute__timing__drv__hold_violation_count,0
globalroute__power__internal__total,4.04763e-05
globalroute__power__switching__total,2.53774e-05
globalroute__power__leakage__total,1.72509e-08
globalroute__power__total,6.58709e-05
globalroute__design__io,45
globalroute__design__die__area,32880.6
globalroute__design__core__area,30427.5
globalroute__design__instance__count,127
globalroute__design__instance__area,1166.66
globalroute__design__instance__count__stdcell,127
globalroute__design__instance__area__stdcell,1166.66
globalroute__design__instance__count__macros,0
globalroute__design__instance__area__macros,0
globalroute__design__instance__utilization,0.0383423
globalroute__design__instance__utilization__stdcell,0.0383423
globalroute__flow__warnings__count,0
globalroute__flow__errors__count,0
cts__design__instance__displacement__total,0
cts__design__instance__displacement__mean,0
cts__design__instance__displacement__max,0
cts__route__wirelength__estimated,1101.2
cts__design__instance__count__setup_buffer,0
cts__design__instance__count__hold_buffer,0
cts__design__violations,0
cts__timing__setup__tns,0
cts__timing__setup__ws,5.31631
cts__clock__skew__setup,0
cts__clock__skew__hold,0
cts__timing__drv__max_slew_limit,0.96915
cts__timing__drv__max_slew,0
cts__timing__drv__max_cap_limit,0.987969
cts__timing__drv__max_cap,0
cts__timing__drv__max_fanout_limit,8
cts__timing__drv__max_fanout,0
cts__timing__drv__setup_violation_count,0
cts__timing__drv__hold_violation_count,0
cts__power__internal__total,4.05113e-05
cts__power__switching__total,2.63314e-05
cts__power__leakage__total,1.72509e-08
cts__power__total,6.686e-05
cts__design__io,45
cts__design__die__area,32880.6
cts__design__core__area,30427.5
cts__design__instance__count,127
cts__design__instance__area,1166.66
cts__design__instance__count__stdcell,127
cts__design__instance__area__stdcell,1166.66
cts__design__instance__count__macros,0
cts__design__instance__area__macros,0
cts__design__instance__utilization,0.0383423
cts__design__instance__utilization__stdcell,0.0383423
cts__flow__warnings__count,73
cts__flow__errors__count,0
finish__design_powergrid__voltage__worst__net:VPWR__corner:default,1.19998
finish__design_powergrid__drop__average__net:VPWR__corner:default,1.2
finish__design_powergrid__drop__worst__net:VPWR__corner:default,1.76821e-05
finish__design_powergrid__voltage__worst__net:VGND__corner:default,1.90231e-05
finish__design_powergrid__drop__average__net:VGND__corner:default,1.30496e-06
finish__design_powergrid__drop__worst__net:VGND__corner:default,1.90231e-05
finish__design__instance__count__class:fill_cell,114
finish__design__instance__count__class:other,2286
finish__design__instance__count__class:buffer,24
finish__design__instance__count__class:clock_buffer,1
finish__design__instance__count__class:timing_repair_buffer,11
finish__design__instance__count__class:clock_inverter,56
finish__design__instance__count__class:sequential_cell,5
finish__design__instance__count__class:multi_input_combinational_cell,30
finish__timing__setup__tns,0
finish__timing__setup__ws,5.25762
finish__clock__skew__setup,0
finish__clock__skew__hold,0
finish__timing__drv__max_slew_limit,0.962918
finish__timing__drv__max_slew,0
finish__timing__drv__max_cap_limit,0.953445
finish__timing__drv__max_cap,0
finish__timing__drv__max_fanout_limit,8
finish__timing__drv__max_fanout,0
finish__timing__drv__setup_violation_count,0
finish__timing__drv__hold_violation_count,0
finish__power__internal__total,4.06071e-05
finish__power__switching__total,2.61731e-05
finish__power__leakage__total,1.81995e-06
finish__power__total,6.86001e-05
finish__design__io,45
finish__design__die__area,32880.6
finish__design__core__area,30427.5
finish__design__instance__count,2413
finish__design__instance__area,30119
finish__design__instance__count__stdcell,2413
finish__design__instance__area__stdcell,30119
finish__design__instance__count__macros,0
finish__design__instance__area__macros,0
finish__design__instance__utilization,0.989863
finish__design__instance__utilization__stdcell,0.989863
finish__flow__warnings__count,9
finish__flow__errors__count,0
detailedroute__route__net,146
detailedroute__route__net__special,2
detailedroute__route__drc_errors__iter:1,15
detailedroute__route__wirelength__iter:1,1137
detailedroute__route__drc_errors__iter:2,0
detailedroute__route__wirelength__iter:2,1133
detailedroute__route__drc_errors,0
detailedroute__route__wirelength,1133
detailedroute__route__vias,406
detailedroute__route__vias__singlecut,406
detailedroute__route__vias__multicut,0
detailedroute__antenna__violating__nets,0
detailedroute__antenna__violating__pins,0
detailedroute__flow__warnings__count,10
detailedroute__flow__errors__count,0
floorplan__design__instance__count__setup_buffer,0
floorplan__design__instance__count__hold_buffer,0
run__flow__platform__time_units,1ns
run__flow__platform__capacitance_units,1pF
run__flow__platform__resistance_units,1kohm
run__flow__platform__voltage_units,1v
run__flow__platform__current_units,1uA
run__flow__platform__power_units,1pW
run__flow__platform__distance_units,1um
floorplan__timing__setup__tns,0
floorplan__timing__setup__ws,5.75869
floorplan__power__internal__total,3.79361e-05
floorplan__power__switching__total,2.27227e-05
floorplan__power__leakage__total,1.40483e-08
floorplan__power__total,6.06728e-05
floorplan__design__io,43
floorplan__design__die__area,32880.6
floorplan__design__core__area,30427.5
floorplan__design__instance__count,92
floorplan__design__instance__area,910.829
floorplan__design__instance__count__stdcell,92
floorplan__design__instance__area__stdcell,910.829
floorplan__design__instance__count__macros,0
floorplan__design__instance__area__macros,0
floorplan__design__instance__utilization,0.0299344
floorplan__design__instance__utilization__stdcell,0.0299344
floorplan__flow__warnings__count,46
floorplan__flow__errors__count,0
