#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Sep 14 08:04:41 2023
# Process ID: 6956
# Current directory: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10572 C:\Users\klinez\ECE212_Kline_Wurm\Lab 02\project\Lab 02\Lab 02.xpr
# Log file: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/vivado.log
# Journal file: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1087.875 ; gain = 0.000
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  {{C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/sevenseg_ctl_top.sv}}]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open {C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/counter_2.sv} w ]
add_files {{C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/counter_2.sv}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open {C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.srcs/sources_1/new/dig_clock_top.sv} w ]
add_files {{C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.srcs/sources_1/new/dig_clock_top.sv}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top dig_clock_top [current_fileset]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  {{C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/hdl/sevenseg_ext_top.sv}}]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Sep 14 10:03:28 2023] Launched synth_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/synth_1/runme.log
[Thu Sep 14 10:03:28 2023] Launched impl_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Sep 14 10:07:47 2023] Launched synth_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/synth_1/runme.log
[Thu Sep 14 10:07:47 2023] Launched impl_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/runme.log
close [ open {C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.srcs/sources_1/new/hr_ctr.sv} w ]
add_files {{C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.srcs/sources_1/new/hr_ctr.sv}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Sep 14 10:34:14 2023] Launched synth_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/synth_1/runme.log
[Thu Sep 14 10:34:14 2023] Launched impl_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Sep 14 10:35:44 2023] Launched synth_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/synth_1/runme.log
[Thu Sep 14 10:35:44 2023] Launched impl_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Sep 14 10:37:10 2023] Launched synth_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/synth_1/runme.log
[Thu Sep 14 10:37:10 2023] Launched impl_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1120.129 ; gain = 1.129
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE2530A
set_property PROGRAM.FILE {C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/dig_clock_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/dig_clock_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Sep 14 10:45:01 2023] Launched synth_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/synth_1/runme.log
[Thu Sep 14 10:45:01 2023] Launched impl_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2721.344 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE2530A
set_property PROGRAM.FILE {C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/dig_clock_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/dig_clock_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Sep 14 10:48:20 2023] Launched synth_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/synth_1/runme.log
[Thu Sep 14 10:48:20 2023] Launched impl_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3032.484 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 3694.613 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 3694.613 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3694.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 3841.422 ; gain = 1106.250
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AE2530A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE2530A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/dig_clock_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Sep 14 10:58:42 2023] Launched synth_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/synth_1/runme.log
[Thu Sep 14 10:58:42 2023] Launched impl_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3987.117 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE2530A
set_property PROGRAM.FILE {C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/dig_clock_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/dig_clock_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Sep 14 11:08:08 2023] Launched synth_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/synth_1/runme.log
[Thu Sep 14 11:08:08 2023] Launched impl_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3987.117 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE2530A
set_property PROGRAM.FILE {C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/dig_clock_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/dig_clock_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Sep 14 11:15:45 2023] Launched synth_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/synth_1/runme.log
[Thu Sep 14 11:15:45 2023] Launched impl_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Sep 14 11:19:03 2023] Launched synth_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/synth_1/runme.log
[Thu Sep 14 11:19:03 2023] Launched impl_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3987.117 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE2530A
set_property PROGRAM.FILE {C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/dig_clock_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/dig_clock_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Sep 14 11:22:39 2023] Launched synth_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/synth_1/runme.log
[Thu Sep 14 11:22:39 2023] Launched impl_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/dig_clock_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Sep 14 11:26:18 2023] Launched synth_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/synth_1/runme.log
[Thu Sep 14 11:26:18 2023] Launched impl_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/dig_clock_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Sep 14 11:30:42 2023] Launched synth_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/synth_1/runme.log
[Thu Sep 14 11:30:42 2023] Launched impl_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/dig_clock_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Sep 14 11:46:22 2023] Launched synth_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/synth_1/runme.log
[Thu Sep 14 11:46:22 2023] Launched impl_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Sep 14 11:50:16 2023] Launched synth_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/synth_1/runme.log
[Thu Sep 14 11:50:16 2023] Launched impl_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/dig_clock_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Sep 14 11:53:46 2023] Launched synth_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/synth_1/runme.log
[Thu Sep 14 11:53:46 2023] Launched impl_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/dig_clock_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Sep 14 11:55:57 2023] Launched synth_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/synth_1/runme.log
[Thu Sep 14 11:55:57 2023] Launched impl_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3987.117 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 3994.988 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 3994.988 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3994.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/dig_clock_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Sep 14 12:01:29 2023] Launched synth_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/synth_1/runme.log
[Thu Sep 14 12:01:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/dig_clock_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Sep 14 12:05:21 2023] Launched synth_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/synth_1/runme.log
[Thu Sep 14 12:05:21 2023] Launched impl_1...
Run output will be captured here: C:/Users/klinez/ECE212_Kline_Wurm/Lab 02/project/Lab 02/Lab 02.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 14 12:06:45 2023...
