.include "macros.inc"

.section .text

.org 0x8009FCD0

.global __close_console
__close_console:
/* 8009FCD0 0009CC30  38 60 00 00 */	li r3, 0
/* 8009FCD4 0009CC34  4E 80 00 20 */	blr 

.global __write_console
__write_console:
/* 8009FCD8 0009CC38  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 8009FCDC 0009CC3C  7C 08 02 A6 */	mflr r0
/* 8009FCE0 0009CC40  90 01 00 24 */	stw r0, 0x24(r1)
/* 8009FCE4 0009CC44  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 8009FCE8 0009CC48  7C DF 33 78 */	mr r31, r6
/* 8009FCEC 0009CC4C  93 C1 00 18 */	stw r30, 0x18(r1)
/* 8009FCF0 0009CC50  7C BE 2B 78 */	mr r30, r5
/* 8009FCF4 0009CC54  93 A1 00 14 */	stw r29, 0x14(r1)
/* 8009FCF8 0009CC58  7C 9D 23 78 */	mr r29, r4
/* 8009FCFC 0009CC5C  93 81 00 10 */	stw r28, 0x10(r1)
/* 8009FD00 0009CC60  7C 7C 1B 78 */	mr r28, r3
/* 8009FD04 0009CC64  38 60 00 00 */	li r3, 0
/* 8009FD08 0009CC68  80 0D 90 40 */	lwz r0, initialized$16-_SDA_BASE_(r13)
/* 8009FD0C 0009CC6C  2C 00 00 00 */	cmpwi r0, 0
/* 8009FD10 0009CC70  40 82 00 20 */	bne lbl_8009FD30
/* 8009FD14 0009CC74  3C 60 00 01 */	lis r3, 0x0000E100@ha
/* 8009FD18 0009CC78  38 63 E1 00 */	addi r3, r3, 0x0000E100@l
/* 8009FD1C 0009CC7C  4B FE 1A 49 */	bl InitializeUART
/* 8009FD20 0009CC80  2C 03 00 00 */	cmpwi r3, 0
/* 8009FD24 0009CC84  40 82 00 0C */	bne lbl_8009FD30
/* 8009FD28 0009CC88  38 00 00 01 */	li r0, 1
/* 8009FD2C 0009CC8C  90 0D 90 40 */	stw r0, initialized$16-_SDA_BASE_(r13)
lbl_8009FD30:
/* 8009FD30 0009CC90  2C 03 00 00 */	cmpwi r3, 0
/* 8009FD34 0009CC94  41 82 00 0C */	beq lbl_8009FD40
/* 8009FD38 0009CC98  38 60 00 01 */	li r3, 1
/* 8009FD3C 0009CC9C  48 00 00 40 */	b lbl_8009FD7C
lbl_8009FD40:
/* 8009FD40 0009CCA0  80 9E 00 00 */	lwz r4, 0(r30)
/* 8009FD44 0009CCA4  7F A3 EB 78 */	mr r3, r29
/* 8009FD48 0009CCA8  4B FE 1A 8D */	bl WriteUARTN
/* 8009FD4C 0009CCAC  2C 03 00 00 */	cmpwi r3, 0
/* 8009FD50 0009CCB0  41 82 00 14 */	beq lbl_8009FD64
/* 8009FD54 0009CCB4  38 00 00 00 */	li r0, 0
/* 8009FD58 0009CCB8  38 60 00 01 */	li r3, 1
/* 8009FD5C 0009CCBC  90 1E 00 00 */	stw r0, 0(r30)
/* 8009FD60 0009CCC0  48 00 00 1C */	b lbl_8009FD7C
lbl_8009FD64:
/* 8009FD64 0009CCC4  7F 83 E3 78 */	mr r3, r28
/* 8009FD68 0009CCC8  7F A4 EB 78 */	mr r4, r29
/* 8009FD6C 0009CCCC  7F C5 F3 78 */	mr r5, r30
/* 8009FD70 0009CCD0  7F E6 FB 78 */	mr r6, r31
/* 8009FD74 0009CCD4  48 00 8D D5 */	bl __TRK_write_console
/* 8009FD78 0009CCD8  38 60 00 00 */	li r3, 0
lbl_8009FD7C:
/* 8009FD7C 0009CCDC  80 01 00 24 */	lwz r0, 0x24(r1)
/* 8009FD80 0009CCE0  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 8009FD84 0009CCE4  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 8009FD88 0009CCE8  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 8009FD8C 0009CCEC  83 81 00 10 */	lwz r28, 0x10(r1)
/* 8009FD90 0009CCF0  7C 08 03 A6 */	mtlr r0
/* 8009FD94 0009CCF4  38 21 00 20 */	addi r1, r1, 0x20
/* 8009FD98 0009CCF8  4E 80 00 20 */	blr 
