{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627184086160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627184086160 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 24 20:34:45 2021 " "Processing started: Sat Jul 24 20:34:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627184086160 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184086160 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off coco3fpga_dw -c coco3fpga_dw " "Command: quartus_map --read_settings_files=on --write_settings_files=off coco3fpga_dw -c coco3fpga_dw" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184086160 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1627184090020 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1627184090020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/counter_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/counter_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_Display-arch " "Found design unit 1: Counter_Display-arch" {  } { { "../CoCO3FPGA_Common/Counter_Display.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/Counter_Display.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184107145 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_Display " "Found entity 1: Counter_Display" {  } { { "../CoCO3FPGA_Common/Counter_Display.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/Counter_Display.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184107145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184107145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/coco3gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/coco3gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 COCO3GEN " "Found entity 1: COCO3GEN" {  } { { "../CoCO3FPGA_Common/COCO3GEN.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/COCO3GEN.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184107317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184107317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/ps2_key/ps2_keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/ps2_key/ps2_keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "../CoCO3FPGA_Common/PS2_Key/ps2_keyboard.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/PS2_Key/ps2_keyboard.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184107379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184107379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C " "Found entity 1: I2C" {  } { { "../CoCO3FPGA_Common/i2c.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/i2c.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184107411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184107411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/disk02.v 1 1 " "Found 1 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/disk02.v" { { "Info" "ISGN_ENTITY_NAME" "1 disk02 " "Found entity 1: disk02" {  } { { "../CoCO3FPGA_Common/disk02.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/disk02.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184107411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184107411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/buffer_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/buffer_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer_dp " "Found entity 1: buffer_dp" {  } { { "../CoCO3FPGA_Common/buffer_dp.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/buffer_dp.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184107426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184107426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/fifo_1024.v 1 1 " "Found 1 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/fifo_1024.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_1024 " "Found entity 1: FIFO_1024" {  } { { "../CoCO3FPGA_Common/FIFO_1024.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/FIFO_1024.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184107442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184107442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/vdac.v 1 1 " "Found 1 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/vdac.v" { { "Info" "ISGN_ENTITY_NAME" "1 VDAC " "Found entity 1: VDAC" {  } { { "../CoCO3FPGA_Common/VDAC.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/VDAC.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184107473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184107473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/fifo_write.v 1 1 " "Found 1 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/fifo_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_WRITE " "Found entity 1: FIFO_WRITE" {  } { { "../CoCO3FPGA_Common/FIFO_WRITE.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/FIFO_WRITE.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184107473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184107473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/fifo_read.v 1 1 " "Found 1 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/fifo_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_READ " "Found entity 1: FIFO_READ" {  } { { "../CoCO3FPGA_Common/FIFO_READ.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/FIFO_READ.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184107489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184107489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/t65/t65_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /coco3_mister/coco3fpga_common/t65/t65_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_Pack " "Found design unit 1: T65_Pack" {  } { { "../CoCO3FPGA_Common/T65/T65_Pack.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/T65/T65_Pack.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184107520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184107520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/t65/t65_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/t65/t65_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_MCode-rtl " "Found design unit 1: T65_MCode-rtl" {  } { { "../CoCO3FPGA_Common/T65/T65_MCode.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/T65/T65_MCode.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184107536 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_MCode " "Found entity 1: T65_MCode" {  } { { "../CoCO3FPGA_Common/T65/T65_MCode.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/T65/T65_MCode.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184107536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184107536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/t65/t65_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/t65/t65_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_ALU-rtl " "Found design unit 1: T65_ALU-rtl" {  } { { "../CoCO3FPGA_Common/T65/T65_ALU.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/T65/T65_ALU.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184107551 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_ALU " "Found entity 1: T65_ALU" {  } { { "../CoCO3FPGA_Common/T65/T65_ALU.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/T65/T65_ALU.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184107551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184107551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/t65/t65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/t65/t65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65-rtl " "Found design unit 1: T65-rtl" {  } { { "../CoCO3FPGA_Common/T65/T65.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/T65/T65.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184107567 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65 " "Found entity 1: T65" {  } { { "../CoCO3FPGA_Common/T65/T65.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/T65/T65.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184107567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184107567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/coco3vid.v 1 1 " "Found 1 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/coco3vid.v" { { "Info" "ISGN_ENTITY_NAME" "1 COCO3VIDEO " "Found entity 1: COCO3VIDEO" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184107629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184107629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/cocokey.v 1 1 " "Found 1 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/cocokey.v" { { "Info" "ISGN_ENTITY_NAME" "1 COCOKEY " "Found entity 1: COCOKEY" {  } { { "../CoCO3FPGA_Common/cocokey.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/cocokey.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184107661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184107661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/uart_6850/uart_6850.v 1 1 " "Found 1 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/uart_6850/uart_6850.v" { { "Info" "ISGN_ENTITY_NAME" "1 glb6850 " "Found entity 1: glb6850" {  } { { "../CoCO3FPGA_Common/UART_6850/uart_6850.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/uart_6850.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184107692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184107692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/uart_6850/6850tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/uart_6850/6850tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "../CoCO3FPGA_Common/UART_6850/6850TX.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/6850TX.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184107723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184107723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/uart_6850/6850rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/uart_6850/6850rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "../CoCO3FPGA_Common/UART_6850/6850RX.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/6850RX.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184107739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184107739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/uart_6551/uart_6551.v 1 1 " "Found 1 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/uart_6551/uart_6551.v" { { "Info" "ISGN_ENTITY_NAME" "1 glb6551 " "Found entity 1: glb6551" {  } { { "../CoCO3FPGA_Common/UART_6551/uart_6551.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/uart_6551.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184107770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184107770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/uart_6551/6551tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/uart_6551/6551tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart51_tx " "Found entity 1: uart51_tx" {  } { { "../CoCO3FPGA_Common/UART_6551/6551tx.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/6551tx.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184107786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184107786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/uart_6551/6551rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/uart_6551/6551rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart51_rx " "Found entity 1: uart51_rx" {  } { { "../CoCO3FPGA_Common/UART_6551/6551rx.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/6551rx.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184107817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184107817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/spi/sdcard.v 1 1 " "Found 1 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/spi/sdcard.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDCard " "Found entity 1: SDCard" {  } { { "../CoCO3FPGA_Common/SPI/SDCard.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SPI/SDCard.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184107833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184107833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/cpu09/cpu09l_128.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/cpu09/cpu09l_128.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu09-rtl " "Found design unit 1: cpu09-rtl" {  } { { "../CoCO3FPGA_Common/CPU09/cpu09l_128.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/CPU09/cpu09l_128.vhd" 279 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184107895 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu09 " "Found entity 1: cpu09" {  } { { "../CoCO3FPGA_Common/CPU09/cpu09l_128.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/CPU09/cpu09l_128.vhd" 257 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184107895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184107895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/sdram_controller/sdramcntl.vhd 5 2 " "Found 5 design units, including 2 entities, in source file /coco3_mister/coco3fpga_common/sdram_controller/sdramcntl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram " "Found design unit 1: sdram" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184107911 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sdramCntl-arch " "Found design unit 2: sdramCntl-arch" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 206 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184107911 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dualport-arch " "Found design unit 3: dualport-arch" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 864 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184107911 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdramCntl " "Found entity 1: sdramCntl" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184107911 ""} { "Info" "ISGN_ENTITY_NAME" "2 dualport " "Found entity 2: dualport" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184107911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184107911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/sdram_controller/common.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /coco3_mister/coco3fpga_common/sdram_controller/common.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 common " "Found design unit 1: common" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/common.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/common.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184107926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 common-body " "Found design unit 2: common-body" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/common.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/common.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184107926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184107926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coco3fpga_dw.v 1 1 " "Found 1 design units, including 1 entities, in source file coco3fpga_dw.v" { { "Info" "ISGN_ENTITY_NAME" "1 coco3fpga_dw " "Found entity 1: coco3fpga_dw" {  } { { "coco3fpga_dw.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA/coco3fpga_dw.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184108067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184108067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/uart_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/uart_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_CLK " "Found entity 1: UART_CLK" {  } { { "../CoCO3FPGA_Common/UART_CLK.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_CLK.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184108067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184108067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/disk02_02.v 1 1 " "Found 1 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/disk02_02.v" { { "Info" "ISGN_ENTITY_NAME" "1 disk02_02 " "Found entity 1: disk02_02" {  } { { "../CoCo3FPGA_Common/disk02_02.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/disk02_02.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184108083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184108083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/ph2_clk.v 2 2 " "Found 2 design units, including 2 entities, in source file /coco3_mister/coco3fpga_common/ph2_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 PH2_CLK_altclkctrl_7ji " "Found entity 1: PH2_CLK_altclkctrl_7ji" {  } { { "../CoCO3FPGA_Common/PH2_CLK.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/PH2_CLK.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184108239 ""} { "Info" "ISGN_ENTITY_NAME" "2 PH2_CLK " "Found entity 2: PH2_CLK" {  } { { "../CoCO3FPGA_Common/PH2_CLK.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/PH2_CLK.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184108239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184108239 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RAM1_BE0 coco3fpga_top.v(1084) " "Verilog HDL Implicit Net warning at coco3fpga_top.v(1084): created implicit net for \"RAM1_BE0\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1084 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184108286 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RAM1_CS0_N coco3fpga_top.v(1117) " "Verilog HDL Implicit Net warning at coco3fpga_top.v(1117): created implicit net for \"RAM1_CS0_N\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184108286 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RAM1_CS1_N coco3fpga_top.v(1118) " "Verilog HDL Implicit Net warning at coco3fpga_top.v(1118): created implicit net for \"RAM1_CS1_N\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184108286 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "coco3fpga_dw " "Elaborating entity \"coco3fpga_dw\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1627184109208 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RAM1_CS0_N coco3fpga_top.v(1117) " "Verilog HDL or VHDL warning at coco3fpga_top.v(1117): object \"RAM1_CS0_N\" assigned a value but never read" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627184109411 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RAM1_CS1_N coco3fpga_top.v(1118) " "Verilog HDL or VHDL warning at coco3fpga_top.v(1118): object \"RAM1_CS1_N\" assigned a value but never read" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627184109411 "|coco3fpga_dw"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SEGMENT_N coco3fpga_top.v(311) " "Verilog HDL or VHDL information at coco3fpga_top.v(311): object \"SEGMENT_N\" declared but not used" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 311 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1627184109426 "|coco3fpga_dw"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "DIGIT_N coco3fpga_top.v(312) " "Verilog HDL or VHDL information at coco3fpga_top.v(312): object \"DIGIT_N\" declared but not used" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 312 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1627184109426 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RAM1_ADDRESS coco3fpga_top.v(394) " "Verilog HDL or VHDL warning at coco3fpga_top.v(394): object \"RAM1_ADDRESS\" assigned a value but never read" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 394 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627184109426 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RAM1_ADDRESS9_1 coco3fpga_top.v(395) " "Verilog HDL or VHDL warning at coco3fpga_top.v(395): object \"RAM1_ADDRESS9_1\" assigned a value but never read" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 395 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627184109426 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RAM1_ADDRESS10_1 coco3fpga_top.v(396) " "Verilog HDL or VHDL warning at coco3fpga_top.v(396): object \"RAM1_ADDRESS10_1\" assigned a value but never read" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 396 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627184109426 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RAM1_RW0_N coco3fpga_top.v(397) " "Verilog HDL or VHDL warning at coco3fpga_top.v(397): object \"RAM1_RW0_N\" assigned a value but never read" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 397 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627184109426 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RAM1_RW1_N coco3fpga_top.v(398) " "Verilog HDL or VHDL warning at coco3fpga_top.v(398): object \"RAM1_RW1_N\" assigned a value but never read" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 398 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627184109426 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RAM1_BE0_N coco3fpga_top.v(402) " "Verilog HDL or VHDL warning at coco3fpga_top.v(402): object \"RAM1_BE0_N\" assigned a value but never read" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 402 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627184109426 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RAM1_BE1_N coco3fpga_top.v(403) " "Verilog HDL or VHDL warning at coco3fpga_top.v(403): object \"RAM1_BE1_N\" assigned a value but never read" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 403 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627184109426 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RAM1_BE2_N coco3fpga_top.v(405) " "Verilog HDL or VHDL warning at coco3fpga_top.v(405): object \"RAM1_BE2_N\" assigned a value but never read" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 405 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627184109426 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RAM1_BE3_N coco3fpga_top.v(407) " "Verilog HDL or VHDL warning at coco3fpga_top.v(407): object \"RAM1_BE3_N\" assigned a value but never read" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 407 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627184109426 "|coco3fpga_dw"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "RAM1_CS0 coco3fpga_top.v(409) " "Verilog HDL or VHDL information at coco3fpga_top.v(409): object \"RAM1_CS0\" declared but not used" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 409 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1627184109426 "|coco3fpga_dw"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "RAM1_CS1 coco3fpga_top.v(410) " "Verilog HDL or VHDL information at coco3fpga_top.v(410): object \"RAM1_CS1\" declared but not used" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 410 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1627184109426 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RAM1_OE0_N coco3fpga_top.v(411) " "Verilog HDL or VHDL warning at coco3fpga_top.v(411): object \"RAM1_OE0_N\" assigned a value but never read" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 411 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627184109426 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RAM1_OE1_N coco3fpga_top.v(412) " "Verilog HDL or VHDL warning at coco3fpga_top.v(412): object \"RAM1_OE1_N\" assigned a value but never read" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 412 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627184109426 "|coco3fpga_dw"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CPU_RESET_SM coco3fpga_top.v(419) " "Verilog HDL or VHDL information at coco3fpga_top.v(419): object \"CPU_RESET_SM\" declared but not used" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 419 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1627184109426 "|coco3fpga_dw"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "VMAX coco3fpga_top.v(430) " "Verilog HDL or VHDL information at coco3fpga_top.v(430): object \"VMAX\" declared but not used" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 430 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1627184109442 "|coco3fpga_dw"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "TMR_RST coco3fpga_top.v(450) " "Verilog HDL or VHDL information at coco3fpga_top.v(450): object \"TMR_RST\" declared but not used" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 450 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1627184109442 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DESCEN coco3fpga_top.v(454) " "Verilog HDL or VHDL warning at coco3fpga_top.v(454): object \"DESCEN\" assigned a value but never read" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 454 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627184109442 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MONO coco3fpga_top.v(456) " "Verilog HDL or VHDL warning at coco3fpga_top.v(456): object \"MONO\" assigned a value but never read" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 456 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627184109442 "|coco3fpga_dw"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "VU coco3fpga_top.v(535) " "Verilog HDL or VHDL information at coco3fpga_top.v(535): object \"VU\" declared but not used" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 535 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1627184109442 "|coco3fpga_dw"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "VUM coco3fpga_top.v(536) " "Verilog HDL or VHDL information at coco3fpga_top.v(536): object \"VUM\" declared but not used" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 536 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1627184109442 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADCLRCLK coco3fpga_top.v(550) " "Verilog HDL or VHDL warning at coco3fpga_top.v(550): object \"ADCLRCLK\" assigned a value but never read" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 550 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627184109442 "|coco3fpga_dw"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "TICK0 coco3fpga_top.v(602) " "Verilog HDL or VHDL information at coco3fpga_top.v(602): object \"TICK0\" declared but not used" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 602 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1627184109442 "|coco3fpga_dw"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "TICK1 coco3fpga_top.v(603) " "Verilog HDL or VHDL information at coco3fpga_top.v(603): object \"TICK1\" declared but not used" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 603 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1627184109442 "|coco3fpga_dw"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "TICK2 coco3fpga_top.v(604) " "Verilog HDL or VHDL information at coco3fpga_top.v(604): object \"TICK2\" declared but not used" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 604 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1627184109442 "|coco3fpga_dw"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "HEXX coco3fpga_top.v(684) " "Verilog HDL or VHDL information at coco3fpga_top.v(684): object \"HEXX\" declared but not used" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 684 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1627184109442 "|coco3fpga_dw"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SPI_TRACE coco3fpga_top.v(746) " "Verilog HDL or VHDL information at coco3fpga_top.v(746): object \"SPI_TRACE\" declared but not used" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 746 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1627184109442 "|coco3fpga_dw"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SPI_T coco3fpga_top.v(747) " "Verilog HDL or VHDL information at coco3fpga_top.v(747): object \"SPI_T\" declared but not used" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 747 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1627184109442 "|coco3fpga_dw"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ODD_LINE coco3fpga_top.v(756) " "Verilog HDL or VHDL information at coco3fpga_top.v(756): object \"ODD_LINE\" declared but not used" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 756 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1627184109442 "|coco3fpga_dw"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ANALOG coco3fpga_top.v(768) " "Verilog HDL or VHDL information at coco3fpga_top.v(768): object \"ANALOG\" declared but not used" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 768 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1627184109442 "|coco3fpga_dw"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "COM2_CLK coco3fpga_top.v(772) " "Verilog HDL or VHDL information at coco3fpga_top.v(772): object \"COM2_CLK\" declared but not used" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 772 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1627184109442 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3fpga_top.v(951) " "Verilog HDL or VHDL arithmetic warning at coco3fpga_top.v(951): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 951 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184109442 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "coco3fpga_top.v(1606) " "Verilog HDL warning at coco3fpga_top.v(1606): extended using \"x\" or \"z\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1606 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 0 0 "Analysis & Synthesis" 0 -1 1627184109473 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3fpga_top.v(1712) " "Verilog HDL or VHDL arithmetic warning at coco3fpga_top.v(1712): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1712 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184109473 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3fpga_top.v(1825) " "Verilog HDL or VHDL arithmetic warning at coco3fpga_top.v(1825): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1825 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184109473 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3fpga_top.v(1869) " "Verilog HDL or VHDL arithmetic warning at coco3fpga_top.v(1869): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1869 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184109473 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3fpga_top.v(1913) " "Verilog HDL or VHDL arithmetic warning at coco3fpga_top.v(1913): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1913 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184109473 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3fpga_top.v(1948) " "Verilog HDL or VHDL arithmetic warning at coco3fpga_top.v(1948): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1948 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184109473 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3fpga_top.v(2233) " "Verilog HDL or VHDL arithmetic warning at coco3fpga_top.v(2233): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 2233 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184109473 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3fpga_top.v(2315) " "Verilog HDL or VHDL arithmetic warning at coco3fpga_top.v(2315): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 2315 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184109489 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MUGS coco3fpga_top.v(2291) " "Verilog HDL Always Construct warning at coco3fpga_top.v(2291): inferring latch(es) for variable \"MUGS\", which holds its previous value in one or more paths through the always construct" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 2291 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1627184109489 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "CoCo3IO.v(376) " "Verilog HDL or VHDL arithmetic warning at CoCo3IO.v(376): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\CoCo3IO.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/CoCo3IO.v" 376 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184109489 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "CoCo3IO.v(426) " "Verilog HDL or VHDL arithmetic warning at CoCo3IO.v(426): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\CoCo3IO.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/CoCo3IO.v" 426 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184109489 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "CoCo3IO.v(699) " "Verilog HDL or VHDL arithmetic warning at CoCo3IO.v(699): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\CoCo3IO.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/CoCo3IO.v" 699 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184109504 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "CoCo3IO.v(777) " "Verilog HDL or VHDL arithmetic warning at CoCo3IO.v(777): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\CoCo3IO.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/CoCo3IO.v" 777 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184109504 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3fpga_top.v(2999) " "Verilog HDL or VHDL arithmetic warning at coco3fpga_top.v(2999): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 2999 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184109504 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3fpga_top.v(3039) " "Verilog HDL or VHDL arithmetic warning at coco3fpga_top.v(3039): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 3039 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184109504 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3fpga_top.v(3814) " "Verilog HDL or VHDL arithmetic warning at coco3fpga_top.v(3814): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 3814 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184109504 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3fpga_top.v(4349) " "Verilog HDL or VHDL arithmetic warning at coco3fpga_top.v(4349): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 4349 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184109536 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3fpga_top.v(4355) " "Verilog HDL or VHDL arithmetic warning at coco3fpga_top.v(4355): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 4355 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184109536 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3fpga_top.v(4357) " "Verilog HDL or VHDL arithmetic warning at coco3fpga_top.v(4357): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 4357 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184109536 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3fpga_top.v(4360) " "Verilog HDL or VHDL arithmetic warning at coco3fpga_top.v(4360): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 4360 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184109536 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "paddles.v(90) " "Verilog HDL or VHDL arithmetic warning at paddles.v(90): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\paddles.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/paddles.v" 90 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184109551 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "paddles.v(106) " "Verilog HDL or VHDL arithmetic warning at paddles.v(106): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\paddles.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/paddles.v" 106 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184109551 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "paddles.v(126) " "Verilog HDL or VHDL arithmetic warning at paddles.v(126): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\paddles.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/paddles.v" 126 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184109551 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "paddles.v(138) " "Verilog HDL or VHDL arithmetic warning at paddles.v(138): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\paddles.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/paddles.v" 138 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184109551 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "paddles.v(179) " "Verilog HDL or VHDL arithmetic warning at paddles.v(179): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\paddles.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/paddles.v" 179 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184109551 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "paddles.v(195) " "Verilog HDL or VHDL arithmetic warning at paddles.v(195): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\paddles.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/paddles.v" 195 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184109551 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "paddles.v(215) " "Verilog HDL or VHDL arithmetic warning at paddles.v(215): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\paddles.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/paddles.v" 215 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184109551 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "paddles.v(227) " "Verilog HDL or VHDL arithmetic warning at paddles.v(227): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\paddles.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/paddles.v" 227 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184109551 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "paddles.v(268) " "Verilog HDL or VHDL arithmetic warning at paddles.v(268): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\paddles.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/paddles.v" 268 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184109567 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "paddles.v(284) " "Verilog HDL or VHDL arithmetic warning at paddles.v(284): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\paddles.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/paddles.v" 284 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184109567 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "paddles.v(304) " "Verilog HDL or VHDL arithmetic warning at paddles.v(304): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\paddles.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/paddles.v" 304 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184109567 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "paddles.v(316) " "Verilog HDL or VHDL arithmetic warning at paddles.v(316): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\paddles.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/paddles.v" 316 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184109567 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "paddles.v(357) " "Verilog HDL or VHDL arithmetic warning at paddles.v(357): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\paddles.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/paddles.v" 357 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184109567 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "paddles.v(373) " "Verilog HDL or VHDL arithmetic warning at paddles.v(373): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\paddles.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/paddles.v" 373 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184109567 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "paddles.v(393) " "Verilog HDL or VHDL arithmetic warning at paddles.v(393): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\paddles.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/paddles.v" 393 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184109567 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "paddles.v(405) " "Verilog HDL or VHDL arithmetic warning at paddles.v(405): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\paddles.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/paddles.v" 405 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184109567 "|coco3fpga_dw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUGS coco3fpga_top.v(2291) " "Inferred latch for \"MUGS\" at coco3fpga_top.v(2291)" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 2291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184109676 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "bidir SDRAM_DATA\[31..16\] coco3fpga_top.v(199) " "bidir port \"SDRAM_DATA\[31..16\]\" at coco3fpga_top.v(199) has no fan-out" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1627184109723 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input BUTTON_N\[2..1\] coco3fpga_top.v(374) " "input port \"BUTTON_N\[2..1\]\" at coco3fpga_top.v(374) has no fan-out" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 374 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1627184109723 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input CLK27MHZ coco3fpga_top.v(104) " "input port \"CLK27MHZ\" at coco3fpga_top.v(104) has no fan-out" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 104 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1627184109723 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input FLASH_RY coco3fpga_top.v(185) " "input port \"FLASH_RY\" at coco3fpga_top.v(185) has no fan-out" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 185 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1627184109723 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input AUD_ADCDAT coco3fpga_top.v(296) " "input port \"AUD_ADCDAT\" at coco3fpga_top.v(296) has no fan-out" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 296 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1627184109723 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input AUD_ADCLRCK coco3fpga_top.v(297) " "input port \"AUD_ADCLRCK\" at coco3fpga_top.v(297) has no fan-out" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 297 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1627184109723 "|coco3fpga_dw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Display Counter_Display:DC " "Elaborating entity \"Counter_Display\" for hierarchy \"Counter_Display:DC\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "DC" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184112208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdramCntl sdramCntl:SDRAM " "Elaborating entity \"sdramCntl\" for hierarchy \"sdramCntl:SDRAM\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "SDRAM" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184112333 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "activeBank_r sdramcntl.vhd(364) " "VHDL Process Statement warning at sdramcntl.vhd(364): signal \"activeBank_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 364 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627184112348 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ba_x sdramcntl.vhd(377) " "VHDL Process Statement warning at sdramcntl.vhd(377): signal \"ba_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 377 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627184112348 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col sdramcntl.vhd(387) " "VHDL Process Statement warning at sdramcntl.vhd(387): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 387 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627184112348 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col sdramcntl.vhd(388) " "VHDL Process Statement warning at sdramcntl.vhd(388): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 388 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627184112348 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdInProgress sdramcntl.vhd(401) " "VHDL Process Statement warning at sdramcntl.vhd(401): signal \"rdInProgress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 401 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627184112348 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bank sdramcntl.vhd(434) " "VHDL Process Statement warning at sdramcntl.vhd(434): signal \"bank\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 434 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627184112348 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "activeBank_r sdramcntl.vhd(434) " "VHDL Process Statement warning at sdramcntl.vhd(434): signal \"activeBank_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 434 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627184112348 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row sdramcntl.vhd(434) " "VHDL Process Statement warning at sdramcntl.vhd(434): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 434 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627184112348 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bankIndex sdramcntl.vhd(434) " "VHDL Process Statement warning at sdramcntl.vhd(434): signal \"bankIndex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 434 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627184112348 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "activateInProgress sdramcntl.vhd(572) " "VHDL Process Statement warning at sdramcntl.vhd(572): signal \"activateInProgress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 572 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627184112348 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrInProgress sdramcntl.vhd(572) " "VHDL Process Statement warning at sdramcntl.vhd(572): signal \"wrInProgress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 572 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627184112348 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdInProgress sdramcntl.vhd(572) " "VHDL Process Statement warning at sdramcntl.vhd(572): signal \"rdInProgress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 572 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627184112348 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ba_x sdramcntl.vhd(586) " "VHDL Process Statement warning at sdramcntl.vhd(586): signal \"ba_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 586 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627184112348 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ba_r sdramcntl.vhd(586) " "VHDL Process Statement warning at sdramcntl.vhd(586): signal \"ba_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 586 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627184112348 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "doActivate sdramcntl.vhd(588) " "VHDL Process Statement warning at sdramcntl.vhd(588): signal \"doActivate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 588 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627184112348 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "activateInProgress sdramcntl.vhd(590) " "VHDL Process Statement warning at sdramcntl.vhd(590): signal \"activateInProgress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 590 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627184112348 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrInProgress sdramcntl.vhd(590) " "VHDL Process Statement warning at sdramcntl.vhd(590): signal \"wrInProgress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 590 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627184112348 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdInProgress sdramcntl.vhd(590) " "VHDL Process Statement warning at sdramcntl.vhd(590): signal \"rdInProgress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 590 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627184112348 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bankIndex sdramcntl.vhd(594) " "VHDL Process Statement warning at sdramcntl.vhd(594): signal \"bankIndex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 594 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627184112348 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdInProgress sdramcntl.vhd(600) " "VHDL Process Statement warning at sdramcntl.vhd(600): signal \"rdInProgress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 600 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627184112348 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ba_x sdramcntl.vhd(615) " "VHDL Process Statement warning at sdramcntl.vhd(615): signal \"ba_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 615 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627184112348 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ba_r sdramcntl.vhd(615) " "VHDL Process Statement warning at sdramcntl.vhd(615): signal \"ba_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 615 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627184112348 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "doActivate sdramcntl.vhd(617) " "VHDL Process Statement warning at sdramcntl.vhd(617): signal \"doActivate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 617 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627184112348 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "activateInProgress sdramcntl.vhd(619) " "VHDL Process Statement warning at sdramcntl.vhd(619): signal \"activateInProgress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 619 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627184112348 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrInProgress sdramcntl.vhd(619) " "VHDL Process Statement warning at sdramcntl.vhd(619): signal \"wrInProgress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 619 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627184112348 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdInProgress sdramcntl.vhd(619) " "VHDL Process Statement warning at sdramcntl.vhd(619): signal \"rdInProgress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 619 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627184112348 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bankIndex sdramcntl.vhd(623) " "VHDL Process Statement warning at sdramcntl.vhd(623): signal \"bankIndex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 623 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627184112348 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdInProgress sdramcntl.vhd(627) " "VHDL Process Statement warning at sdramcntl.vhd(627): signal \"rdInProgress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 627 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627184112348 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "doSelfRfsh sdramcntl.vhd(643) " "VHDL Process Statement warning at sdramcntl.vhd(643): signal \"doSelfRfsh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 643 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627184112348 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "activateInProgress sdramcntl.vhd(645) " "VHDL Process Statement warning at sdramcntl.vhd(645): signal \"activateInProgress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 645 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627184112348 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrInProgress sdramcntl.vhd(645) " "VHDL Process Statement warning at sdramcntl.vhd(645): signal \"wrInProgress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 645 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627184112348 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdInProgress sdramcntl.vhd(645) " "VHDL Process Statement warning at sdramcntl.vhd(645): signal \"rdInProgress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 645 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627184112348 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row sdramcntl.vhd(667) " "VHDL Process Statement warning at sdramcntl.vhd(667): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 667 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627184112348 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bank sdramcntl.vhd(668) " "VHDL Process Statement warning at sdramcntl.vhd(668): signal \"bank\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 668 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627184112348 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row sdramcntl.vhd(669) " "VHDL Process Statement warning at sdramcntl.vhd(669): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 669 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627184112348 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bankIndex sdramcntl.vhd(669) " "VHDL Process Statement warning at sdramcntl.vhd(669): signal \"bankIndex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 669 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627184112348 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bankIndex sdramcntl.vhd(670) " "VHDL Process Statement warning at sdramcntl.vhd(670): signal \"bankIndex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 670 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627184112348 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "doSelfRfsh sdramcntl.vhd(690) " "VHDL Process Statement warning at sdramcntl.vhd(690): signal \"doSelfRfsh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 690 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627184112348 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "sdramcntl.vhd(707) " "VHDL Case Statement information at sdramcntl.vhd(707): OTHERS choice is never selected" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 707 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1627184112348 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PH2_CLK PH2_CLK:PH2_CLK_inst " "Elaborating entity \"PH2_CLK\" for hierarchy \"PH2_CLK:PH2_CLK_inst\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "PH2_CLK_inst" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 2285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184112442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PH2_CLK_altclkctrl_7ji PH2_CLK:PH2_CLK_inst\|PH2_CLK_altclkctrl_7ji:PH2_CLK_altclkctrl_7ji_component " "Elaborating entity \"PH2_CLK_altclkctrl_7ji\" for hierarchy \"PH2_CLK:PH2_CLK_inst\|PH2_CLK_altclkctrl_7ji:PH2_CLK_altclkctrl_7ji_component\"" {  } { { "../CoCO3FPGA_Common/PH2_CLK.v" "PH2_CLK_altclkctrl_7ji_component" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/PH2_CLK.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184112489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu09 cpu09:GLBCPU09 " "Elaborating entity \"cpu09\" for hierarchy \"cpu09:GLBCPU09\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "GLBCPU09" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 2352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184112895 ""}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "cpu09l_128.vhd(2517) " "VHDL Case Statement information at cpu09l_128.vhd(2517): OTHERS choice is never selected" {  } { { "../CoCO3FPGA_Common/CPU09/cpu09l_128.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/CPU09/cpu09l_128.vhd" 2517 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1627184112942 "|coco3fpga_dw|cpu09:GLBCPU09"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "cpu09l_128.vhd(3726) " "VHDL Case Statement information at cpu09l_128.vhd(3726): OTHERS choice is never selected" {  } { { "../CoCO3FPGA_Common/CPU09/cpu09l_128.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/CPU09/cpu09l_128.vhd" 3726 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1627184112958 "|coco3fpga_dw|cpu09:GLBCPU09"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "cpu09l_128.vhd(5779) " "VHDL Case Statement information at cpu09l_128.vhd(5779): OTHERS choice is never selected" {  } { { "../CoCO3FPGA_Common/CPU09/cpu09l_128.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/CPU09/cpu09l_128.vhd" 5779 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1627184112989 "|coco3fpga_dw|cpu09:GLBCPU09"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "cpu09l_128.vhd(5894) " "VHDL Case Statement information at cpu09l_128.vhd(5894): OTHERS choice is never selected" {  } { { "../CoCO3FPGA_Common/CPU09/cpu09l_128.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/CPU09/cpu09l_128.vhd" 5894 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1627184112989 "|coco3fpga_dw|cpu09:GLBCPU09"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65 T65:GLB6502 " "Elaborating entity \"T65\" for hierarchy \"T65:GLB6502\"" {  } { { "..\\CoCo3FPGA_Common\\CoCo3IO.v" "GLB6502" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/CoCo3IO.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184115583 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "Abort_n T65.vhd(78) " "Verilog HDL or VHDL information at T65.vhd(78): object \"Abort_n\" declared but not used" {  } { { "../CoCO3FPGA_Common/T65/T65.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/T65/T65.vhd" 78 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1627184115583 "|coco3fpga_dw|T65:GLB6502"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D T65.vhd(100) " "Verilog HDL or VHDL warning at T65.vhd(100): object \"D\" assigned a value but never read" {  } { { "../CoCO3FPGA_Common/T65/T65.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/T65/T65.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627184115583 "|coco3fpga_dw|T65:GLB6502"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "TRUE T65.vhd(185) " "VHDL warning at T65.vhd(185): comparison between unequal length operands always returns TRUE" {  } { { "../CoCO3FPGA_Common/T65/T65.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/T65/T65.vhd" 185 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184115583 "|coco3fpga_dw|T65:GLB6502"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input Abort_n T65.vhd(78) " "input port \"Abort_n\" at T65.vhd(78) has no fan-out" {  } { { "../CoCO3FPGA_Common/T65/T65.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/T65/T65.vhd" 78 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1627184115598 "|coco3fpga_dw|T65:GLB6502"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65_MCode T65:GLB6502\|T65_MCode:mcode " "Elaborating entity \"T65_MCode\" for hierarchy \"T65:GLB6502\|T65_MCode:mcode\"" {  } { { "../CoCO3FPGA_Common/T65/T65.vhd" "mcode" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/T65/T65.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184115676 ""}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "T65_MCode.vhd(945) " "VHDL Case Statement information at T65_MCode.vhd(945): OTHERS choice is never selected" {  } { { "../CoCO3FPGA_Common/T65/T65_MCode.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/T65/T65_MCode.vhd" 945 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1627184115676 "|coco3fpga_dw|T65:GLB6502|T65_MCode:mcode"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input P\[5..2\] T65_MCode.vhd(74) " "input port \"P\[5..2\]\" at T65_MCode.vhd(74) has no fan-out" {  } { { "../CoCO3FPGA_Common/T65/T65_MCode.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/T65/T65_MCode.vhd" 74 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1627184115692 "|coco3fpga_dw|T65:GLB6502|T65_MCode:mcode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65_ALU T65:GLB6502\|T65_ALU:alu " "Elaborating entity \"T65_ALU\" for hierarchy \"T65:GLB6502\|T65_ALU:alu\"" {  } { { "../CoCO3FPGA_Common/T65/T65.vhd" "alu" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/T65/T65.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184115755 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "Mode T65_ALU.vhd(66) " "Verilog HDL or VHDL information at T65_ALU.vhd(66): object \"Mode\" declared but not used" {  } { { "../CoCO3FPGA_Common/T65/T65_ALU.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/T65/T65_ALU.vhd" 66 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1627184115755 "|coco3fpga_dw|T65:GLB6502|T65_ALU:alu"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input Mode T65_ALU.vhd(66) " "input port \"Mode\" at T65_ALU.vhd(66) has no fan-out" {  } { { "../CoCO3FPGA_Common/T65/T65_ALU.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/T65/T65_ALU.vhd" 66 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1627184115755 "|coco3fpga_dw|T65:GLB6502|T65_ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disk02 disk02:disk02_inst " "Elaborating entity \"disk02\" for hierarchy \"disk02:disk02_inst\"" {  } { { "..\\CoCo3FPGA_Common\\CoCo3IO.v" "disk02_inst" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/CoCo3IO.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184115833 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone IV E does not have M4K blocks -- using available memory blocks" {  } { { "../CoCO3FPGA_Common/disk02.v" "altsyncram_component" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/disk02.v" 85 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1627184116770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram disk02:disk02_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"disk02:disk02_inst\|altsyncram:altsyncram_component\"" {  } { { "../CoCO3FPGA_Common/disk02.v" "altsyncram_component" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/disk02.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184116770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disk02:disk02_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"disk02:disk02_inst\|altsyncram:altsyncram_component\"" {  } { { "../CoCO3FPGA_Common/disk02.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/disk02.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184116942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disk02:disk02_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"disk02:disk02_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184116973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184116973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file disk02.mif " "Parameter \"init_file\" = \"disk02.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184116973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184116973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184116973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184116973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 512 " "Parameter \"maximum_depth\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184116973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184116973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184116973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184116973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184116973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184116973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184116973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184116973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184116973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184116973 ""}  } { { "../CoCO3FPGA_Common/disk02.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/disk02.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627184116973 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_vcg1.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/altsyncram_vcg1.tdf" 246 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184117083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vcg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vcg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vcg1 " "Found entity 1: altsyncram_vcg1" {  } { { "db/altsyncram_vcg1.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/altsyncram_vcg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184117114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184117114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vcg1 disk02:disk02_inst\|altsyncram:altsyncram_component\|altsyncram_vcg1:auto_generated " "Elaborating entity \"altsyncram_vcg1\" for hierarchy \"disk02:disk02_inst\|altsyncram:altsyncram_component\|altsyncram_vcg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184117114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disk02_02 disk02_02:disk02_02_inst " "Elaborating entity \"disk02_02\" for hierarchy \"disk02_02:disk02_02_inst\"" {  } { { "..\\CoCo3FPGA_Common\\CoCo3IO.v" "disk02_02_inst" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/CoCo3IO.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184117676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram disk02_02:disk02_02_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"disk02_02:disk02_02_inst\|altsyncram:altsyncram_component\"" {  } { { "../CoCo3FPGA_Common/disk02_02.v" "altsyncram_component" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/disk02_02.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184117880 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disk02_02:disk02_02_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"disk02_02:disk02_02_inst\|altsyncram:altsyncram_component\"" {  } { { "../CoCo3FPGA_Common/disk02_02.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/disk02_02.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184117926 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disk02_02:disk02_02_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"disk02_02:disk02_02_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184117926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184117926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184117926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184117926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184117926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file disk02_02.mif " "Parameter \"init_file\" = \"disk02_02.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184117926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184117926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184117926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184117926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184117926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184117926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184117926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184117926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184117926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184117926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184117926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184117926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184117926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184117926 ""}  } { { "../CoCo3FPGA_Common/disk02_02.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/disk02_02.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627184117926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3fn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3fn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3fn1 " "Found entity 1: altsyncram_3fn1" {  } { { "db/altsyncram_3fn1.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/altsyncram_3fn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184118005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184118005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3fn1 disk02_02:disk02_02_inst\|altsyncram:altsyncram_component\|altsyncram_3fn1:auto_generated " "Elaborating entity \"altsyncram_3fn1\" for hierarchy \"disk02_02:disk02_02_inst\|altsyncram:altsyncram_component\|altsyncram_3fn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184118005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_dp buffer_dp:buffer_dp_read " "Elaborating entity \"buffer_dp\" for hierarchy \"buffer_dp:buffer_dp_read\"" {  } { { "..\\CoCo3FPGA_Common\\CoCo3IO.v" "buffer_dp_read" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/CoCo3IO.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184118348 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone IV E does not have M4K blocks -- using available memory blocks" {  } { { "../CoCO3FPGA_Common/buffer_dp.v" "altsyncram_component" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/buffer_dp.v" 90 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1627184118426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram buffer_dp:buffer_dp_read\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"buffer_dp:buffer_dp_read\|altsyncram:altsyncram_component\"" {  } { { "../CoCO3FPGA_Common/buffer_dp.v" "altsyncram_component" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/buffer_dp.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184118426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "buffer_dp:buffer_dp_read\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"buffer_dp:buffer_dp_read\|altsyncram:altsyncram_component\"" {  } { { "../CoCO3FPGA_Common/buffer_dp.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/buffer_dp.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184118473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "buffer_dp:buffer_dp_read\|altsyncram:altsyncram_component " "Instantiated megafunction \"buffer_dp:buffer_dp_read\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184118473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184118473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184118473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184118473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184118473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184118473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184118473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 512 " "Parameter \"maximum_depth\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184118473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184118473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184118473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184118473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184118473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184118473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184118473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184118473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184118473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184118473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184118473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184118473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184118473 ""}  } { { "../CoCO3FPGA_Common/buffer_dp.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/buffer_dp.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627184118473 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_cjo1.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/altsyncram_cjo1.tdf" 308 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184118551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjo1 " "Found entity 1: altsyncram_cjo1" {  } { { "db/altsyncram_cjo1.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/altsyncram_cjo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184118551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184118551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjo1 buffer_dp:buffer_dp_read\|altsyncram:altsyncram_component\|altsyncram_cjo1:auto_generated " "Elaborating entity \"altsyncram_cjo1\" for hierarchy \"buffer_dp:buffer_dp_read\|altsyncram:altsyncram_component\|altsyncram_cjo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184118551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_READ FIFO_READ:FIFO_READ_inst " "Elaborating entity \"FIFO_READ\" for hierarchy \"FIFO_READ:FIFO_READ_inst\"" {  } { { "..\\CoCo3FPGA_Common\\CoCo3IO.v" "FIFO_READ_inst" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/CoCo3IO.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184118630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\"" {  } { { "../CoCO3FPGA_Common/FIFO_READ.v" "dcfifo_component" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/FIFO_READ.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184120036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\"" {  } { { "../CoCO3FPGA_Common/FIFO_READ.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/FIFO_READ.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184120083 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184120083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184120083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184120083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184120083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184120083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184120083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184120083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184120083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184120083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184120083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184120083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184120083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184120083 ""}  } { { "../CoCO3FPGA_Common/FIFO_READ.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/FIFO_READ.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627184120083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_m6m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_m6m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_m6m1 " "Found entity 1: dcfifo_m6m1" {  } { { "db/dcfifo_m6m1.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_m6m1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184120192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184120192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_m6m1 FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_m6m1:auto_generated " "Elaborating entity \"dcfifo_m6m1\" for hierarchy \"FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_m6m1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184120192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_577.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_577 " "Found entity 1: a_graycounter_577" {  } { { "db/a_graycounter_577.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/a_graycounter_577.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184120333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184120333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_577 FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_m6m1:auto_generated\|a_graycounter_577:rdptr_g1p " "Elaborating entity \"a_graycounter_577\" for hierarchy \"FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_m6m1:auto_generated\|a_graycounter_577:rdptr_g1p\"" {  } { { "db/dcfifo_m6m1.tdf" "rdptr_g1p" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_m6m1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184120348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/a_graycounter_1lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184120458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184120458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_m6m1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_m6m1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_m6m1.tdf" "wrptr_g1p" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_m6m1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184120458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hs61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hs61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hs61 " "Found entity 1: altsyncram_hs61" {  } { { "db/altsyncram_hs61.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/altsyncram_hs61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184120645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184120645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hs61 FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_m6m1:auto_generated\|altsyncram_hs61:fifo_ram " "Elaborating entity \"altsyncram_hs61\" for hierarchy \"FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_m6m1:auto_generated\|altsyncram_hs61:fifo_ram\"" {  } { { "db/dcfifo_m6m1.tdf" "fifo_ram" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_m6m1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184120645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/alt_synch_pipe_8pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184120708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184120708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_m6m1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_m6m1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_m6m1.tdf" "rs_dgwp" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_m6m1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184120708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184120770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184120770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_m6m1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe12 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_m6m1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe12\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe12" { Text "X:/COCO3_Mister/CoCo3FPGA/db/alt_synch_pipe_8pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184120770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/alt_synch_pipe_9pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184120833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184120833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_m6m1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_m6m1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\"" {  } { { "db/dcfifo_m6m1.tdf" "ws_dgrp" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_m6m1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184120833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184120895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184120895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_m6m1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe15 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_m6m1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe15\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe15" { Text "X:/COCO3_Mister/CoCo3FPGA/db/alt_synch_pipe_9pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184120895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n76 " "Found entity 1: cmpr_n76" {  } { { "db/cmpr_n76.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/cmpr_n76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184121020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184121020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n76 FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_m6m1:auto_generated\|cmpr_n76:rdempty_eq_comp " "Elaborating entity \"cmpr_n76\" for hierarchy \"FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_m6m1:auto_generated\|cmpr_n76:rdempty_eq_comp\"" {  } { { "db/dcfifo_m6m1.tdf" "rdempty_eq_comp" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_m6m1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184121020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_WRITE FIFO_WRITE:FIFO_WRITE_inst " "Elaborating entity \"FIFO_WRITE\" for hierarchy \"FIFO_WRITE:FIFO_WRITE_inst\"" {  } { { "..\\CoCo3FPGA_Common\\CoCo3IO.v" "FIFO_WRITE_inst" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/CoCo3IO.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184121051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component\"" {  } { { "../CoCO3FPGA_Common/FIFO_WRITE.v" "dcfifo_component" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/FIFO_WRITE.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184122301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component\"" {  } { { "../CoCO3FPGA_Common/FIFO_WRITE.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/FIFO_WRITE.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184122364 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184122364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184122364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184122364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184122364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184122364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184122364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184122364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184122364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184122364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184122364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184122364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184122364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184122364 ""}  } { { "../CoCO3FPGA_Common/FIFO_WRITE.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/FIFO_WRITE.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627184122364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_s6m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_s6m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_s6m1 " "Found entity 1: dcfifo_s6m1" {  } { { "db/dcfifo_s6m1.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_s6m1.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184122458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184122458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_s6m1 FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component\|dcfifo_s6m1:auto_generated " "Elaborating entity \"dcfifo_s6m1\" for hierarchy \"FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component\|dcfifo_s6m1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184122458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/alt_synch_pipe_apl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184122520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184122520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component\|dcfifo_s6m1:auto_generated\|alt_synch_pipe_apl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component\|dcfifo_s6m1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\"" {  } { { "db/dcfifo_s6m1.tdf" "rs_dgwp" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_s6m1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184122520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184122567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184122567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component\|dcfifo_s6m1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe5 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component\|dcfifo_s6m1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe5\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe5" { Text "X:/COCO3_Mister/CoCo3FPGA/db/alt_synch_pipe_apl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184122567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/alt_synch_pipe_bpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184122661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184122661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component\|dcfifo_s6m1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component\|dcfifo_s6m1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\"" {  } { { "db/dcfifo_s6m1.tdf" "ws_dgrp" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_s6m1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184122661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dffpipe_se9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184122723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184122723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component\|dcfifo_s6m1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe8 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component\|dcfifo_s6m1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe8\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe8" { Text "X:/COCO3_Mister/CoCo3FPGA/db/alt_synch_pipe_bpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184122723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/cmpr_b66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184122833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184122833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component\|dcfifo_s6m1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_b66\" for hierarchy \"FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component\|dcfifo_s6m1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_s6m1.tdf" "rdempty_eq_comp1_lsb" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_s6m1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184122833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/mux_j28.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184123020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184123020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component\|dcfifo_s6m1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component\|dcfifo_s6m1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_s6m1.tdf" "rdemp_eq_comp_lsb_mux" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_s6m1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184123020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_1024 FIFO_1024:WF_FIFO_READ_inst " "Elaborating entity \"FIFO_1024\" for hierarchy \"FIFO_1024:WF_FIFO_READ_inst\"" {  } { { "..\\CoCo3FPGA_Common\\CoCo3IO.v" "WF_FIFO_READ_inst" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/CoCo3IO.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184123083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\"" {  } { { "../CoCO3FPGA_Common/FIFO_1024.v" "dcfifo_component" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/FIFO_1024.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184123755 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\"" {  } { { "../CoCO3FPGA_Common/FIFO_1024.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/FIFO_1024.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184123802 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184123802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184123802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184123802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184123802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184123802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184123802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184123802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184123802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184123802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184123802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184123802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184123802 ""}  } { { "../CoCO3FPGA_Common/FIFO_1024.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/FIFO_1024.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627184123802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_14i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_14i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_14i1 " "Found entity 1: dcfifo_14i1" {  } { { "db/dcfifo_14i1.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_14i1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184123880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184123880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_14i1 FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_14i1:auto_generated " "Elaborating entity \"dcfifo_14i1\" for hierarchy \"FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_14i1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184123880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/a_graycounter_677.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184124083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184124083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_14i1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_14i1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_14i1.tdf" "rdptr_g1p" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_14i1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184124083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/a_graycounter_2lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184124192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184124192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_14i1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Elaborating entity \"a_graycounter_2lc\" for hierarchy \"FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_14i1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_14i1.tdf" "wrptr_g1p" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_14i1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184124192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1v61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1v61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1v61 " "Found entity 1: altsyncram_1v61" {  } { { "db/altsyncram_1v61.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/altsyncram_1v61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184124317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184124317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1v61 FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_14i1:auto_generated\|altsyncram_1v61:fifo_ram " "Elaborating entity \"altsyncram_1v61\" for hierarchy \"FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_14i1:auto_generated\|altsyncram_1v61:fifo_ram\"" {  } { { "db/dcfifo_14i1.tdf" "fifo_ram" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_14i1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184124333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cpl " "Found entity 1: alt_synch_pipe_cpl" {  } { { "db/alt_synch_pipe_cpl.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/alt_synch_pipe_cpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184124427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184124427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cpl FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_14i1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_cpl\" for hierarchy \"FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_14i1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\"" {  } { { "db/dcfifo_14i1.tdf" "rs_dgwp" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_14i1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184124427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dffpipe_te9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184124489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184124489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_14i1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\|dffpipe_te9:dffpipe12 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_14i1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\|dffpipe_te9:dffpipe12\"" {  } { { "db/alt_synch_pipe_cpl.tdf" "dffpipe12" { Text "X:/COCO3_Mister/CoCo3FPGA/db/alt_synch_pipe_cpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184124489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_dpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_dpl " "Found entity 1: alt_synch_pipe_dpl" {  } { { "db/alt_synch_pipe_dpl.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/alt_synch_pipe_dpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184124645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184124645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_dpl FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_14i1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_dpl\" for hierarchy \"FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_14i1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\"" {  } { { "db/dcfifo_14i1.tdf" "ws_dgrp" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_14i1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184124661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dffpipe_ue9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184124739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184124739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_14i1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\|dffpipe_ue9:dffpipe15 " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_14i1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\|dffpipe_ue9:dffpipe15\"" {  } { { "db/alt_synch_pipe_dpl.tdf" "dffpipe15" { Text "X:/COCO3_Mister/CoCo3FPGA/db/alt_synch_pipe_dpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184124739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/cmpr_o76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184124848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184124848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_14i1:auto_generated\|cmpr_o76:rdempty_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_14i1:auto_generated\|cmpr_o76:rdempty_eq_comp\"" {  } { { "db/dcfifo_14i1.tdf" "rdempty_eq_comp" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_14i1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184124848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "glb6850 glb6850:COM1 " "Elaborating entity \"glb6850\" for hierarchy \"glb6850:COM1\"" {  } { { "..\\CoCo3FPGA_Common\\CoCo3IO.v" "COM1" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/CoCo3IO.v" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184125239 ""}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "uart_6850.v(138) " "Verilog HDL or VHDL arithmetic warning at uart_6850.v(138): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/UART_6850/uart_6850.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/uart_6850.v" 138 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184125255 "|coco3fpga_dw|glb6850:COM1"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "uart_6850.v(141) " "Verilog HDL or VHDL arithmetic warning at uart_6850.v(141): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/UART_6850/uart_6850.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/uart_6850.v" 141 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184125255 "|coco3fpga_dw|glb6850:COM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX glb6850:COM1\|UART_TX:TX " "Elaborating entity \"UART_TX\" for hierarchy \"glb6850:COM1\|UART_TX:TX\"" {  } { { "../CoCO3FPGA_Common/UART_6850/uart_6850.v" "TX" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/uart_6850.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184125302 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 6850TX.v(147) " "Verilog HDL assignment warning at 6850TX.v(147): truncated value with size 32 to match size of target (3)" {  } { { "../CoCO3FPGA_Common/UART_6850/6850TX.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/6850TX.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627184125302 "|coco3fpga_dw|glb6850:COM1|UART_TX:TX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 6850TX.v(181) " "Verilog HDL assignment warning at 6850TX.v(181): truncated value with size 32 to match size of target (7)" {  } { { "../CoCO3FPGA_Common/UART_6850/6850TX.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/6850TX.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627184125302 "|coco3fpga_dw|glb6850:COM1|UART_TX:TX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX glb6850:COM1\|UART_RX:RX " "Elaborating entity \"UART_RX\" for hierarchy \"glb6850:COM1\|UART_RX:RX\"" {  } { { "../CoCO3FPGA_Common/UART_6850/uart_6850.v" "RX" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/uart_6850.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184125364 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 6850RX.v(154) " "Verilog HDL assignment warning at 6850RX.v(154): truncated value with size 32 to match size of target (3)" {  } { { "../CoCO3FPGA_Common/UART_6850/6850RX.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/6850RX.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627184125364 "|coco3fpga_dw|glb6850:COM1|UART_RX:RX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 6850RX.v(187) " "Verilog HDL assignment warning at 6850RX.v(187): truncated value with size 32 to match size of target (6)" {  } { { "../CoCO3FPGA_Common/UART_6850/6850RX.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/6850RX.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627184125364 "|coco3fpga_dw|glb6850:COM1|UART_RX:RX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C I2C:GLB_I2C " "Elaborating entity \"I2C\" for hierarchy \"I2C:GLB_I2C\"" {  } { { "..\\CoCo3FPGA_Common\\CoCo3IO.v" "GLB_I2C" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/CoCo3IO.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184125411 ""}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "i2c.v(148) " "Verilog HDL or VHDL arithmetic warning at i2c.v(148): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/i2c.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/i2c.v" 148 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184125411 "|coco3fpga_dw|I2C:GLB_I2C"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "i2c.v(200) " "Verilog HDL or VHDL arithmetic warning at i2c.v(200): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/i2c.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/i2c.v" 200 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184125427 "|coco3fpga_dw|I2C:GLB_I2C"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "i2c.v(258) " "Verilog HDL or VHDL arithmetic warning at i2c.v(258): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/i2c.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/i2c.v" 258 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184125427 "|coco3fpga_dw|I2C:GLB_I2C"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "i2c.v(319) " "Verilog HDL or VHDL arithmetic warning at i2c.v(319): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/i2c.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/i2c.v" 319 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184125427 "|coco3fpga_dw|I2C:GLB_I2C"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "i2c.v(410) " "Verilog HDL or VHDL arithmetic warning at i2c.v(410): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/i2c.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/i2c.v" 410 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184125427 "|coco3fpga_dw|I2C:GLB_I2C"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "i2c.v(470) " "Verilog HDL or VHDL arithmetic warning at i2c.v(470): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/i2c.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/i2c.v" 470 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184125427 "|coco3fpga_dw|I2C:GLB_I2C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COCOKEY COCOKEY:coco_keyboard " "Elaborating entity \"COCOKEY\" for hierarchy \"COCOKEY:coco_keyboard\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "coco_keyboard" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 4464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184125505 ""}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "cocokey.v(198) " "Verilog HDL or VHDL arithmetic warning at cocokey.v(198): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/cocokey.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/cocokey.v" 198 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184125505 "|coco3fpga_dw|COCOKEY:coco_keyboard"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "cocokey.v(704) " "Verilog HDL or VHDL arithmetic warning at cocokey.v(704): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/cocokey.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/cocokey.v" 704 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184125520 "|coco3fpga_dw|COCOKEY:coco_keyboard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard COCOKEY:coco_keyboard\|ps2_keyboard:KEYBOARD " "Elaborating entity \"ps2_keyboard\" for hierarchy \"COCOKEY:coco_keyboard\|ps2_keyboard:KEYBOARD\"" {  } { { "../CoCO3FPGA_Common/cocokey.v" "KEYBOARD" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/cocokey.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184125614 ""}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "ps2_keyboard.v(144) " "Verilog HDL or VHDL arithmetic warning at ps2_keyboard.v(144): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/PS2_Key/ps2_keyboard.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/PS2_Key/ps2_keyboard.v" 144 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184125614 "|coco3fpga_dw|COCOKEY:coco_keyboard|ps2_keyboard:KEYBOARD"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "ps2_keyboard.v(183) " "Verilog HDL or VHDL arithmetic warning at ps2_keyboard.v(183): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/PS2_Key/ps2_keyboard.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/PS2_Key/ps2_keyboard.v" 183 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184125630 "|coco3fpga_dw|COCOKEY:coco_keyboard|ps2_keyboard:KEYBOARD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VDAC VDAC:VDAC_inst " "Elaborating entity \"VDAC\" for hierarchy \"VDAC:VDAC_inst\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "VDAC_inst" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 4625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184125677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VDAC:VDAC_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VDAC:VDAC_inst\|altsyncram:altsyncram_component\"" {  } { { "../CoCO3FPGA_Common/VDAC.v" "altsyncram_component" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/VDAC.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184125786 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VDAC:VDAC_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VDAC:VDAC_inst\|altsyncram:altsyncram_component\"" {  } { { "../CoCO3FPGA_Common/VDAC.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/VDAC.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184125833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VDAC:VDAC_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"VDAC:VDAC_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184125833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184125833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184125833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184125833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184125833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file VDAC.mif " "Parameter \"init_file\" = \"VDAC.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184125833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184125833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184125833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184125833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184125833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184125833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184125833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184125833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184125833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184125833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184125833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184125833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184125833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184125833 ""}  } { { "../CoCO3FPGA_Common/VDAC.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/VDAC.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627184125833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rbm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rbm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rbm1 " "Found entity 1: altsyncram_rbm1" {  } { { "db/altsyncram_rbm1.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/altsyncram_rbm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184125911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184125911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rbm1 VDAC:VDAC_inst\|altsyncram:altsyncram_component\|altsyncram_rbm1:auto_generated " "Elaborating entity \"altsyncram_rbm1\" for hierarchy \"VDAC:VDAC_inst\|altsyncram:altsyncram_component\|altsyncram_rbm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184125911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COCO3VIDEO COCO3VIDEO:COCOVID " "Elaborating entity \"COCO3VIDEO\" for hierarchy \"COCO3VIDEO:COCOVID\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "COCOVID" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 4658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184126083 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "RAM_ADDRESS_X coco3vid.v(164) " "Verilog HDL or VHDL information at coco3vid.v(164): object \"RAM_ADDRESS_X\" declared but not used" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 164 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1627184126098 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(259) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(259): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 259 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184126114 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(295) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(295): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 295 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184126114 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(301) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(301): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 301 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184126114 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(338) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(338): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 338 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184126114 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(344) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(344): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 344 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184126114 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(357) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(357): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 357 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184126114 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(363) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(363): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 363 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184126114 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(372) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(372): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 372 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184126114 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(378) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(378): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 378 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184126114 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "coco3vid.v(1611) " "Verilog HDL Case Statement information at coco3vid.v(1611): all case item expressions in this case statement are onehot" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1611 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1627184126161 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "coco3vid.v(1666) " "Verilog HDL Case Statement information at coco3vid.v(1666): all case item expressions in this case statement are onehot" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1666 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1627184126161 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1856) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1856): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1856 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184126161 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1905) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1905): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1905 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184126177 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1907) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1907): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1907 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184126177 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1908) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1908): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1908 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184126177 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1909) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1909): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1909 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184126177 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1910) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1910): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1910 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184126177 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1911) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1911): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1911 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184126177 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1912) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1912): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1912 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184126177 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1913) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1913): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1913 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184126177 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1914) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1914): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1914 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184126177 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1921) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1921): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1921 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184126177 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1922) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1922): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1922 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184126177 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1923) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1923): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1923 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184126177 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1924) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1924): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1924 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184126177 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1925) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1925): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1925 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184126177 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1926) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1926): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1926 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184126177 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1927) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1927): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1927 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184126177 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1928) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1928): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1928 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184126177 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1929) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1929): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1929 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184126177 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1930) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1930): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1930 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184126177 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1931) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1931): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1931 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184126177 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1932) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1932): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1932 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184126177 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1934) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1934): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1934 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184126177 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1936) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1936): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1936 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184126177 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1986) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1986): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1986 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184126177 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(2000) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(2000): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 2000 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184126177 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(2032) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(2032): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 2032 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184126177 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(2055) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(2055): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 2055 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184126177 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(2150) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(2150): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 2150 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184126177 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(2325) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(2325): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 2325 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184126177 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COCO3GEN COCO3VIDEO:COCOVID\|COCO3GEN:coco3gen " "Elaborating entity \"COCO3GEN\" for hierarchy \"COCO3VIDEO:COCOVID\|COCO3GEN:coco3gen\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "coco3gen" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184126818 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone IV E does not have M4K blocks -- using available memory blocks" {  } { { "../CoCO3FPGA_Common/COCO3GEN.v" "altsyncram_component" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/COCO3GEN.v" 81 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1627184126958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram COCO3VIDEO:COCOVID\|COCO3GEN:coco3gen\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"COCO3VIDEO:COCOVID\|COCO3GEN:coco3gen\|altsyncram:altsyncram_component\"" {  } { { "../CoCO3FPGA_Common/COCO3GEN.v" "altsyncram_component" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/COCO3GEN.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184126958 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "COCO3VIDEO:COCOVID\|COCO3GEN:coco3gen\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"COCO3VIDEO:COCOVID\|COCO3GEN:coco3gen\|altsyncram:altsyncram_component\"" {  } { { "../CoCO3FPGA_Common/COCO3GEN.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/COCO3GEN.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184127005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "COCO3VIDEO:COCOVID\|COCO3GEN:coco3gen\|altsyncram:altsyncram_component " "Instantiated megafunction \"COCO3VIDEO:COCOVID\|COCO3GEN:coco3gen\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184127005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184127005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file coco3gen.mif " "Parameter \"init_file\" = \"coco3gen.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184127005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184127005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184127005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184127005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184127005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184127005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184127005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184127005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184127005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184127005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184127005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184127005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627184127005 ""}  } { { "../CoCO3FPGA_Common/COCO3GEN.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/COCO3GEN.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627184127005 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_lmb1.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/altsyncram_lmb1.tdf" 203 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184127067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lmb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lmb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lmb1 " "Found entity 1: altsyncram_lmb1" {  } { { "db/altsyncram_lmb1.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/altsyncram_lmb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627184127083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627184127083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lmb1 COCO3VIDEO:COCOVID\|COCO3GEN:coco3gen\|altsyncram:altsyncram_component\|altsyncram_lmb1:auto_generated " "Elaborating entity \"altsyncram_lmb1\" for hierarchy \"COCO3VIDEO:COCOVID\|COCO3GEN:coco3gen\|altsyncram:altsyncram_component\|altsyncram_lmb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184127083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "glb6551 glb6551:RS232 " "Elaborating entity \"glb6551\" for hierarchy \"glb6551:RS232\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "RS232" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 4680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184127177 ""}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "uart_6551.v(283) " "Verilog HDL or VHDL arithmetic warning at uart_6551.v(283): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/UART_6551/uart_6551.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/uart_6551.v" 283 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184127192 "|coco3fpga_dw|glb6551:RS232"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart51_tx glb6551:RS232\|uart51_tx:tx " "Elaborating entity \"uart51_tx\" for hierarchy \"glb6551:RS232\|uart51_tx:tx\"" {  } { { "../CoCO3FPGA_Common/UART_6551/uart_6551.v" "tx" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/uart_6551.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184127255 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 6551tx.v(155) " "Verilog HDL assignment warning at 6551tx.v(155): truncated value with size 32 to match size of target (3)" {  } { { "../CoCO3FPGA_Common/UART_6551/6551tx.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/6551tx.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627184127255 "|coco3fpga_dw|glb6551:RS232|uart51_tx:tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 6551tx.v(221) " "Verilog HDL assignment warning at 6551tx.v(221): truncated value with size 32 to match size of target (7)" {  } { { "../CoCO3FPGA_Common/UART_6551/6551tx.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/6551tx.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627184127270 "|coco3fpga_dw|glb6551:RS232|uart51_tx:tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart51_rx glb6551:RS232\|uart51_rx:rx " "Elaborating entity \"uart51_rx\" for hierarchy \"glb6551:RS232\|uart51_rx:rx\"" {  } { { "../CoCO3FPGA_Common/UART_6551/uart_6551.v" "rx" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/uart_6551.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184127333 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 6551rx.v(211) " "Verilog HDL assignment warning at 6551rx.v(211): truncated value with size 32 to match size of target (3)" {  } { { "../CoCO3FPGA_Common/UART_6551/6551rx.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/6551rx.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627184127333 "|coco3fpga_dw|glb6551:RS232|uart51_rx:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 6551rx.v(253) " "Verilog HDL assignment warning at 6551rx.v(253): truncated value with size 32 to match size of target (6)" {  } { { "../CoCO3FPGA_Common/UART_6551/6551rx.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/6551rx.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627184127333 "|coco3fpga_dw|glb6551:RS232|uart51_rx:rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard SDCard:SPI_09 " "Elaborating entity \"SDCard\" for hierarchy \"SDCard:SPI_09\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "SPI_09" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 4704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627184127380 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "halt_buf0 SDCard.v(105) " "Verilog HDL or VHDL information at SDCard.v(105): object \"halt_buf0\" declared but not used" {  } { { "../CoCO3FPGA_Common/SPI/SDCard.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SPI/SDCard.v" 105 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1627184127380 "|coco3fpga_dw|SDCard:SPI_09"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "halt_buf1 SDCard.v(106) " "Verilog HDL or VHDL information at SDCard.v(106): object \"halt_buf1\" declared but not used" {  } { { "../CoCO3FPGA_Common/SPI/SDCard.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SPI/SDCard.v" 106 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1627184127380 "|coco3fpga_dw|SDCard:SPI_09"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "halt_state SDCard.v(107) " "Verilog HDL or VHDL information at SDCard.v(107): object \"halt_state\" declared but not used" {  } { { "../CoCO3FPGA_Common/SPI/SDCard.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SPI/SDCard.v" 107 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1627184127380 "|coco3fpga_dw|SDCard:SPI_09"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "SDCard.v(282) " "Verilog HDL or VHDL arithmetic warning at SDCard.v(282): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/SPI/SDCard.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SPI/SDCard.v" 282 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1627184127380 "|coco3fpga_dw|SDCard:SPI_09"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "SDCard.v(238) " "Verilog HDL Case Statement information at SDCard.v(238): all case item expressions in this case statement are onehot" {  } { { "../CoCO3FPGA_Common/SPI/SDCard.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SPI/SDCard.v" 238 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1627184127380 "|coco3fpga_dw|SDCard:SPI_09"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDAC:VDAC_inst\|altsyncram:altsyncram_component\|altsyncram_rbm1:auto_generated\|q_b\[12\] " "Synthesized away node \"VDAC:VDAC_inst\|altsyncram:altsyncram_component\|altsyncram_rbm1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_rbm1.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/altsyncram_rbm1.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../CoCO3FPGA_Common/VDAC.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/VDAC.v" 90 0 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 4625 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627184130708 "|coco3fpga_dw|VDAC:VDAC_inst|altsyncram:altsyncram_component|altsyncram_rbm1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDAC:VDAC_inst\|altsyncram:altsyncram_component\|altsyncram_rbm1:auto_generated\|q_b\[13\] " "Synthesized away node \"VDAC:VDAC_inst\|altsyncram:altsyncram_component\|altsyncram_rbm1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_rbm1.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/altsyncram_rbm1.tdf" 494 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../CoCO3FPGA_Common/VDAC.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/VDAC.v" 90 0 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 4625 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627184130708 "|coco3fpga_dw|VDAC:VDAC_inst|altsyncram:altsyncram_component|altsyncram_rbm1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDAC:VDAC_inst\|altsyncram:altsyncram_component\|altsyncram_rbm1:auto_generated\|q_b\[14\] " "Synthesized away node \"VDAC:VDAC_inst\|altsyncram:altsyncram_component\|altsyncram_rbm1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_rbm1.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/altsyncram_rbm1.tdf" 529 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../CoCO3FPGA_Common/VDAC.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/VDAC.v" 90 0 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 4625 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627184130708 "|coco3fpga_dw|VDAC:VDAC_inst|altsyncram:altsyncram_component|altsyncram_rbm1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDAC:VDAC_inst\|altsyncram:altsyncram_component\|altsyncram_rbm1:auto_generated\|q_b\[15\] " "Synthesized away node \"VDAC:VDAC_inst\|altsyncram:altsyncram_component\|altsyncram_rbm1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_rbm1.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/altsyncram_rbm1.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../CoCO3FPGA_Common/VDAC.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/VDAC.v" 90 0 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 4625 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627184130708 "|coco3fpga_dw|VDAC:VDAC_inst|altsyncram:altsyncram_component|altsyncram_rbm1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1627184130708 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1627184130708 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "JSTICK " "Found clock multiplexer JSTICK" {  } {  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1627184132302 "|coco3fpga_dw|JSTICK"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "JSTICK~0 " "Found clock multiplexer JSTICK~0" {  } {  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1627184132302 "|coco3fpga_dw|JSTICK~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "JSTICK~1 " "Found clock multiplexer JSTICK~1" {  } {  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1627184132302 "|coco3fpga_dw|JSTICK~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "TMR_CLK " "Found clock multiplexer TMR_CLK" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 561 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1627184132302 "|coco3fpga_dw|TMR_CLK"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "glb6551:RS232\|TX_CLK " "Found clock multiplexer glb6551:RS232\|TX_CLK" {  } { { "../CoCO3FPGA_Common/UART_6551/uart_6551.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/uart_6551.v" 128 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1627184132302 "|coco3fpga_dw|glb6551:RS232|TX_CLK"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "glb6551:RS232\|RX_CLK " "Found clock multiplexer glb6551:RS232\|RX_CLK" {  } { { "../CoCO3FPGA_Common/UART_6551/uart_6551.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/uart_6551.v" 92 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1627184132302 "|coco3fpga_dw|glb6551:RS232|RX_CLK"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "WF_CLOCK " "Found clock multiplexer WF_CLOCK" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 773 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1627184132302 "|coco3fpga_dw|WF_CLOCK"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "glb6850:COM2\|RX_CLK_X " "Found clock multiplexer glb6850:COM2\|RX_CLK_X" {  } { { "../CoCO3FPGA_Common/UART_6850/uart_6850.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/uart_6850.v" 124 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1627184132302 "|coco3fpga_dw|glb6850:COM2|RX_CLK_X"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "glb6850:COM2\|TX_CLK_X " "Found clock multiplexer glb6850:COM2\|TX_CLK_X" {  } { { "../CoCO3FPGA_Common/UART_6850/uart_6850.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/uart_6850.v" 123 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1627184132302 "|coco3fpga_dw|glb6850:COM2|TX_CLK_X"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "UART1_CLK " "Found clock multiplexer UART1_CLK" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 729 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1627184132302 "|coco3fpga_dw|UART1_CLK"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "glb6850:COM1\|RX_CLK_X " "Found clock multiplexer glb6850:COM1\|RX_CLK_X" {  } { { "../CoCO3FPGA_Common/UART_6850/uart_6850.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/uart_6850.v" 124 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1627184132302 "|coco3fpga_dw|glb6850:COM1|RX_CLK_X"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "glb6850:COM1\|TX_CLK_X " "Found clock multiplexer glb6850:COM1\|TX_CLK_X" {  } { { "../CoCO3FPGA_Common/UART_6850/uart_6850.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/uart_6850.v" 123 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1627184132302 "|coco3fpga_dw|glb6850:COM1|TX_CLK_X"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1627184132302 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1627184143661 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "LEFT_BUF2_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"LEFT_BUF2_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627185671053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627185671053 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 18 " "Parameter WIDTH set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627185671053 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1627185671053 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1627185671053 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altshift_taps:LEFT_BUF2_rtl_0 " "Elaborated megafunction instantiation \"altshift_taps:LEFT_BUF2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627185671553 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altshift_taps:LEFT_BUF2_rtl_0 " "Instantiated megafunction \"altshift_taps:LEFT_BUF2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627185671553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627185671553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 18 " "Parameter \"WIDTH\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627185671553 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627185671553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_56m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_56m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_56m " "Found entity 1: shift_taps_56m" {  } { { "db/shift_taps_56m.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/shift_taps_56m.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627185671897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627185671897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uk31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uk31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uk31 " "Found entity 1: altsyncram_uk31" {  } { { "db/altsyncram_uk31.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/altsyncram_uk31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627185672022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627185672022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/add_sub_24e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627185672631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627185672631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627185672772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627185672772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627185672881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627185672881 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1627185677991 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SDRAM_DATA\[16\] SDRAM_DATA\[16\] " "Removed fan-out from the always-disabled I/O buffer \"SDRAM_DATA\[16\]\" to the node \"SDRAM_DATA\[16\]\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1627185679022 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SDRAM_DATA\[17\] SDRAM_DATA\[17\] " "Removed fan-out from the always-disabled I/O buffer \"SDRAM_DATA\[17\]\" to the node \"SDRAM_DATA\[17\]\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1627185679022 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SDRAM_DATA\[18\] SDRAM_DATA\[18\] " "Removed fan-out from the always-disabled I/O buffer \"SDRAM_DATA\[18\]\" to the node \"SDRAM_DATA\[18\]\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1627185679022 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SDRAM_DATA\[19\] SDRAM_DATA\[19\] " "Removed fan-out from the always-disabled I/O buffer \"SDRAM_DATA\[19\]\" to the node \"SDRAM_DATA\[19\]\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1627185679022 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SDRAM_DATA\[20\] SDRAM_DATA\[20\] " "Removed fan-out from the always-disabled I/O buffer \"SDRAM_DATA\[20\]\" to the node \"SDRAM_DATA\[20\]\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1627185679022 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SDRAM_DATA\[21\] SDRAM_DATA\[21\] " "Removed fan-out from the always-disabled I/O buffer \"SDRAM_DATA\[21\]\" to the node \"SDRAM_DATA\[21\]\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1627185679022 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SDRAM_DATA\[22\] SDRAM_DATA\[22\] " "Removed fan-out from the always-disabled I/O buffer \"SDRAM_DATA\[22\]\" to the node \"SDRAM_DATA\[22\]\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1627185679022 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SDRAM_DATA\[23\] SDRAM_DATA\[23\] " "Removed fan-out from the always-disabled I/O buffer \"SDRAM_DATA\[23\]\" to the node \"SDRAM_DATA\[23\]\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1627185679022 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SDRAM_DATA\[24\] SDRAM_DATA\[24\] " "Removed fan-out from the always-disabled I/O buffer \"SDRAM_DATA\[24\]\" to the node \"SDRAM_DATA\[24\]\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1627185679022 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SDRAM_DATA\[25\] SDRAM_DATA\[25\] " "Removed fan-out from the always-disabled I/O buffer \"SDRAM_DATA\[25\]\" to the node \"SDRAM_DATA\[25\]\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1627185679022 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SDRAM_DATA\[26\] SDRAM_DATA\[26\] " "Removed fan-out from the always-disabled I/O buffer \"SDRAM_DATA\[26\]\" to the node \"SDRAM_DATA\[26\]\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1627185679022 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SDRAM_DATA\[27\] SDRAM_DATA\[27\] " "Removed fan-out from the always-disabled I/O buffer \"SDRAM_DATA\[27\]\" to the node \"SDRAM_DATA\[27\]\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1627185679022 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SDRAM_DATA\[28\] SDRAM_DATA\[28\] " "Removed fan-out from the always-disabled I/O buffer \"SDRAM_DATA\[28\]\" to the node \"SDRAM_DATA\[28\]\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1627185679022 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SDRAM_DATA\[29\] SDRAM_DATA\[29\] " "Removed fan-out from the always-disabled I/O buffer \"SDRAM_DATA\[29\]\" to the node \"SDRAM_DATA\[29\]\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1627185679022 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SDRAM_DATA\[30\] SDRAM_DATA\[30\] " "Removed fan-out from the always-disabled I/O buffer \"SDRAM_DATA\[30\]\" to the node \"SDRAM_DATA\[30\]\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1627185679022 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SDRAM_DATA\[31\] SDRAM_DATA\[31\] " "Removed fan-out from the always-disabled I/O buffer \"SDRAM_DATA\[31\]\" to the node \"SDRAM_DATA\[31\]\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1627185679022 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1627185679022 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 118 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 125 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 127 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 3277 -1 0 } } { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 723 -1 0 } } { "../CoCO3FPGA_Common/UART_6850/6850TX.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/6850TX.v" 85 -1 0 } } { "../CoCO3FPGA_Common/UART_6551/6551tx.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/6551tx.v" 86 -1 0 } } { "../CoCO3FPGA_Common/i2c.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/i2c.v" 91 -1 0 } } { "../CoCO3FPGA_Common/Counter_Display.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/Counter_Display.vhd" 34 -1 0 } } { "../CoCO3FPGA_Common/SPI/SDCard.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SPI/SDCard.v" 87 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 2613 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 2567 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 2532 -1 0 } } { "../CoCO3FPGA_Common/UART_6551/uart_6551.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/uart_6551.v" 365 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 841 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 836 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 840 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 835 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 839 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 834 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 420 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 861 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 838 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 837 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 845 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 850 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 833 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 832 -1 0 } } { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 110 -1 0 } } { "../CoCO3FPGA_Common/UART_6551/uart_6551.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/uart_6551.v" 139 -1 0 } } { "../CoCO3FPGA_Common/T65/T65.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/T65/T65.vhd" 234 -1 0 } } { "../CoCO3FPGA_Common/T65/T65.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/T65/T65.vhd" 517 -1 0 } } { "db/a_graycounter_577.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/a_graycounter_577.tdf" 33 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/a_graycounter_677.tdf" 33 2 0 } } { "../CoCO3FPGA_Common/i2c.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/i2c.v" 133 -1 0 } } { "../CoCO3FPGA_Common/SPI/SDCard.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SPI/SDCard.v" 189 -1 0 } } { "../CoCO3FPGA_Common/UART_6551/uart_6551.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/uart_6551.v" 123 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 2717 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 2885 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/a_graycounter_1lc.tdf" 33 2 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 2750 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 2919 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 2684 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 2852 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 2651 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 2783 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 2819 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 2952 -1 0 } } { "../CoCO3FPGA_Common/UART_6850/uart_6850.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/uart_6850.v" 203 -1 0 } } { "../CoCO3FPGA_Common/UART_6850/uart_6850.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/uart_6850.v" 113 -1 0 } } { "../CoCO3FPGA_Common/PS2_Key/ps2_keyboard.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/PS2_Key/ps2_keyboard.v" 102 -1 0 } } { "../CoCO3FPGA_Common/i2c.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/i2c.v" 94 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 654 -1 0 } } { "../CoCO3FPGA_Common/T65/T65.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/T65/T65.vhd" 121 -1 0 } } { "db/dcfifo_s6m1.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_s6m1.tdf" 56 2 0 } } { "db/dcfifo_s6m1.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_s6m1.tdf" 60 2 0 } } { "db/a_graycounter_577.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/a_graycounter_577.tdf" 46 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/a_graycounter_677.tdf" 47 2 0 } } { "../CoCO3FPGA_Common/i2c.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/i2c.v" 103 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 862 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 851 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 846 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/a_graycounter_2lc.tdf" 33 2 0 } } { "../CoCO3FPGA_Common/UART_6551/uart_6551.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/uart_6551.v" 122 -1 0 } } { "../CoCO3FPGA_Common/UART_6551/6551rx.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/6551rx.v" 110 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/a_graycounter_1lc.tdf" 46 2 0 } } { "../CoCO3FPGA_Common/UART_6850/uart_6850.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/uart_6850.v" 112 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 653 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 823 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 821 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 820 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/a_graycounter_2lc.tdf" 47 2 0 } } { "../CoCO3FPGA_Common/UART_6551/6551tx.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/6551tx.v" 89 -1 0 } } { "../CoCO3FPGA_Common/UART_6551/6551rx.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/6551rx.v" 109 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 871 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 886 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 874 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 889 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 868 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 883 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 865 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 877 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 880 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 892 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 455 -1 0 } } { "../CoCO3FPGA_Common/UART_6850/6850TX.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/6850TX.v" 88 -1 0 } } { "../CoCO3FPGA_Common/UART_6850/6850RX.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/6850RX.v" 106 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 652 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 842 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 825 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 824 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 830 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 3013 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 826 -1 0 } } { "../CoCO3FPGA_Common/UART_6850/6850RX.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/6850RX.v" 105 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1627185679163 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1627185679163 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MPI_CTS\[1\] MPI_CTS\[1\]~_emulated MPI_CTS\[1\]~1 " "Register \"MPI_CTS\[1\]\" is converted into an equivalent circuit using register \"MPI_CTS\[1\]~_emulated\" and latch \"MPI_CTS\[1\]~1\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 3277 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627185679178 "|coco3fpga_dw|MPI_CTS[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MPI_CTS\[0\] MPI_CTS\[0\]~_emulated MPI_CTS\[0\]~5 " "Register \"MPI_CTS\[0\]\" is converted into an equivalent circuit using register \"MPI_CTS\[0\]~_emulated\" and latch \"MPI_CTS\[0\]~5\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 3277 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627185679178 "|coco3fpga_dw|MPI_CTS[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MPI_SCS\[0\] MPI_SCS\[0\]~_emulated MPI_CTS\[0\]~5 " "Register \"MPI_SCS\[0\]\" is converted into an equivalent circuit using register \"MPI_SCS\[0\]~_emulated\" and latch \"MPI_CTS\[0\]~5\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 3277 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627185679178 "|coco3fpga_dw|MPI_SCS[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MPI_SCS\[1\] MPI_SCS\[1\]~_emulated MPI_CTS\[1\]~1 " "Register \"MPI_SCS\[1\]\" is converted into an equivalent circuit using register \"MPI_SCS\[1\]~_emulated\" and latch \"MPI_CTS\[1\]~1\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 3277 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627185679178 "|coco3fpga_dw|MPI_SCS[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[3\] COCO3VIDEO:COCOVID\|ROW_ADD\[3\]~_emulated COCO3VIDEO:COCOVID\|ROW_ADD\[3\]~15 " "Register \"COCO3VIDEO:COCOVID\|ROW_ADD\[3\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|ROW_ADD\[3\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|ROW_ADD\[3\]~15\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627185679178 "|coco3fpga_dw|COCO3VIDEO:COCOVID|ROW_ADD[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[4\] COCO3VIDEO:COCOVID\|ROW_ADD\[4\]~_emulated COCO3VIDEO:COCOVID\|ROW_ADD\[4\]~19 " "Register \"COCO3VIDEO:COCOVID\|ROW_ADD\[4\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|ROW_ADD\[4\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|ROW_ADD\[4\]~19\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627185679178 "|coco3fpga_dw|COCO3VIDEO:COCOVID|ROW_ADD[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[5\] COCO3VIDEO:COCOVID\|ROW_ADD\[5\]~_emulated COCO3VIDEO:COCOVID\|ROW_ADD\[5\]~23 " "Register \"COCO3VIDEO:COCOVID\|ROW_ADD\[5\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|ROW_ADD\[5\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|ROW_ADD\[5\]~23\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627185679178 "|coco3fpga_dw|COCO3VIDEO:COCOVID|ROW_ADD[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[6\] COCO3VIDEO:COCOVID\|ROW_ADD\[6\]~_emulated COCO3VIDEO:COCOVID\|ROW_ADD\[6\]~27 " "Register \"COCO3VIDEO:COCOVID\|ROW_ADD\[6\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|ROW_ADD\[6\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|ROW_ADD\[6\]~27\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627185679178 "|coco3fpga_dw|COCO3VIDEO:COCOVID|ROW_ADD[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[7\] COCO3VIDEO:COCOVID\|ROW_ADD\[7\]~_emulated COCO3VIDEO:COCOVID\|ROW_ADD\[7\]~31 " "Register \"COCO3VIDEO:COCOVID\|ROW_ADD\[7\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|ROW_ADD\[7\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|ROW_ADD\[7\]~31\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627185679178 "|coco3fpga_dw|COCO3VIDEO:COCOVID|ROW_ADD[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[8\] COCO3VIDEO:COCOVID\|ROW_ADD\[8\]~_emulated COCO3VIDEO:COCOVID\|ROW_ADD\[8\]~35 " "Register \"COCO3VIDEO:COCOVID\|ROW_ADD\[8\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|ROW_ADD\[8\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|ROW_ADD\[8\]~35\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627185679178 "|coco3fpga_dw|COCO3VIDEO:COCOVID|ROW_ADD[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[9\] COCO3VIDEO:COCOVID\|ROW_ADD\[9\]~_emulated COCO3VIDEO:COCOVID\|ROW_ADD\[9\]~39 " "Register \"COCO3VIDEO:COCOVID\|ROW_ADD\[9\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|ROW_ADD\[9\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|ROW_ADD\[9\]~39\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627185679178 "|coco3fpga_dw|COCO3VIDEO:COCOVID|ROW_ADD[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[10\] COCO3VIDEO:COCOVID\|ROW_ADD\[10\]~_emulated COCO3VIDEO:COCOVID\|ROW_ADD\[10\]~43 " "Register \"COCO3VIDEO:COCOVID\|ROW_ADD\[10\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|ROW_ADD\[10\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|ROW_ADD\[10\]~43\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627185679178 "|coco3fpga_dw|COCO3VIDEO:COCOVID|ROW_ADD[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[11\] COCO3VIDEO:COCOVID\|ROW_ADD\[11\]~_emulated COCO3VIDEO:COCOVID\|ROW_ADD\[11\]~47 " "Register \"COCO3VIDEO:COCOVID\|ROW_ADD\[11\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|ROW_ADD\[11\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|ROW_ADD\[11\]~47\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627185679178 "|coco3fpga_dw|COCO3VIDEO:COCOVID|ROW_ADD[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[12\] COCO3VIDEO:COCOVID\|ROW_ADD\[12\]~_emulated COCO3VIDEO:COCOVID\|ROW_ADD\[12\]~51 " "Register \"COCO3VIDEO:COCOVID\|ROW_ADD\[12\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|ROW_ADD\[12\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|ROW_ADD\[12\]~51\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627185679178 "|coco3fpga_dw|COCO3VIDEO:COCOVID|ROW_ADD[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[13\] COCO3VIDEO:COCOVID\|ROW_ADD\[13\]~_emulated COCO3VIDEO:COCOVID\|ROW_ADD\[13\]~55 " "Register \"COCO3VIDEO:COCOVID\|ROW_ADD\[13\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|ROW_ADD\[13\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|ROW_ADD\[13\]~55\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627185679178 "|coco3fpga_dw|COCO3VIDEO:COCOVID|ROW_ADD[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[14\] COCO3VIDEO:COCOVID\|ROW_ADD\[14\]~_emulated COCO3VIDEO:COCOVID\|ROW_ADD\[14\]~59 " "Register \"COCO3VIDEO:COCOVID\|ROW_ADD\[14\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|ROW_ADD\[14\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|ROW_ADD\[14\]~59\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627185679178 "|coco3fpga_dw|COCO3VIDEO:COCOVID|ROW_ADD[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[15\] COCO3VIDEO:COCOVID\|ROW_ADD\[15\]~_emulated COCO3VIDEO:COCOVID\|ROW_ADD\[15\]~63 " "Register \"COCO3VIDEO:COCOVID\|ROW_ADD\[15\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|ROW_ADD\[15\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|ROW_ADD\[15\]~63\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627185679178 "|coco3fpga_dw|COCO3VIDEO:COCOVID|ROW_ADD[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[16\] COCO3VIDEO:COCOVID\|ROW_ADD\[16\]~_emulated COCO3VIDEO:COCOVID\|ROW_ADD\[16\]~67 " "Register \"COCO3VIDEO:COCOVID\|ROW_ADD\[16\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|ROW_ADD\[16\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|ROW_ADD\[16\]~67\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627185679178 "|coco3fpga_dw|COCO3VIDEO:COCOVID|ROW_ADD[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[17\] COCO3VIDEO:COCOVID\|ROW_ADD\[17\]~_emulated COCO3VIDEO:COCOVID\|ROW_ADD\[17\]~71 " "Register \"COCO3VIDEO:COCOVID\|ROW_ADD\[17\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|ROW_ADD\[17\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|ROW_ADD\[17\]~71\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627185679178 "|coco3fpga_dw|COCO3VIDEO:COCOVID|ROW_ADD[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[18\] COCO3VIDEO:COCOVID\|ROW_ADD\[18\]~_emulated COCO3VIDEO:COCOVID\|ROW_ADD\[18\]~75 " "Register \"COCO3VIDEO:COCOVID\|ROW_ADD\[18\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|ROW_ADD\[18\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|ROW_ADD\[18\]~75\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627185679178 "|coco3fpga_dw|COCO3VIDEO:COCOVID|ROW_ADD[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[19\] COCO3VIDEO:COCOVID\|ROW_ADD\[19\]~_emulated COCO3VIDEO:COCOVID\|ROW_ADD\[19\]~79 " "Register \"COCO3VIDEO:COCOVID\|ROW_ADD\[19\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|ROW_ADD\[19\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|ROW_ADD\[19\]~79\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627185679178 "|coco3fpga_dw|COCO3VIDEO:COCOVID|ROW_ADD[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[20\] COCO3VIDEO:COCOVID\|ROW_ADD\[20\]~_emulated COCO3VIDEO:COCOVID\|ROW_ADD\[20\]~83 " "Register \"COCO3VIDEO:COCOVID\|ROW_ADD\[20\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|ROW_ADD\[20\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|ROW_ADD\[20\]~83\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627185679178 "|coco3fpga_dw|COCO3VIDEO:COCOVID|ROW_ADD[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[21\] COCO3VIDEO:COCOVID\|ROW_ADD\[21\]~_emulated COCO3VIDEO:COCOVID\|ROW_ADD\[21\]~87 " "Register \"COCO3VIDEO:COCOVID\|ROW_ADD\[21\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|ROW_ADD\[21\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|ROW_ADD\[21\]~87\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627185679178 "|coco3fpga_dw|COCO3VIDEO:COCOVID|ROW_ADD[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[22\] COCO3VIDEO:COCOVID\|ROW_ADD\[22\]~_emulated COCO3VIDEO:COCOVID\|ROW_ADD\[22\]~91 " "Register \"COCO3VIDEO:COCOVID\|ROW_ADD\[22\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|ROW_ADD\[22\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|ROW_ADD\[22\]~91\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627185679178 "|coco3fpga_dw|COCO3VIDEO:COCOVID|ROW_ADD[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|NUM_ROW\[3\] COCO3VIDEO:COCOVID\|NUM_ROW\[3\]~_emulated COCO3VIDEO:COCOVID\|NUM_ROW\[3\]~5 " "Register \"COCO3VIDEO:COCOVID\|NUM_ROW\[3\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|NUM_ROW\[3\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|NUM_ROW\[3\]~5\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627185679178 "|coco3fpga_dw|COCO3VIDEO:COCOVID|NUM_ROW[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|NUM_ROW\[1\] COCO3VIDEO:COCOVID\|NUM_ROW\[1\]~_emulated COCO3VIDEO:COCOVID\|NUM_ROW\[1\]~9 " "Register \"COCO3VIDEO:COCOVID\|NUM_ROW\[1\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|NUM_ROW\[1\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|NUM_ROW\[1\]~9\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627185679178 "|coco3fpga_dw|COCO3VIDEO:COCOVID|NUM_ROW[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|NUM_ROW\[2\] COCO3VIDEO:COCOVID\|NUM_ROW\[2\]~_emulated COCO3VIDEO:COCOVID\|NUM_ROW\[2\]~13 " "Register \"COCO3VIDEO:COCOVID\|NUM_ROW\[2\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|NUM_ROW\[2\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|NUM_ROW\[2\]~13\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627185679178 "|coco3fpga_dw|COCO3VIDEO:COCOVID|NUM_ROW[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|NUM_ROW\[0\] COCO3VIDEO:COCOVID\|NUM_ROW\[0\]~_emulated COCO3VIDEO:COCOVID\|NUM_ROW\[0\]~17 " "Register \"COCO3VIDEO:COCOVID\|NUM_ROW\[0\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|NUM_ROW\[0\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|NUM_ROW\[0\]~17\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627185679178 "|coco3fpga_dw|COCO3VIDEO:COCOVID|NUM_ROW[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|VLPR\[1\] COCO3VIDEO:COCOVID\|VLPR\[1\]~_emulated COCO3VIDEO:COCOVID\|VLPR\[1\]~1 " "Register \"COCO3VIDEO:COCOVID\|VLPR\[1\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|VLPR\[1\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|VLPR\[1\]~1\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627185679178 "|coco3fpga_dw|COCO3VIDEO:COCOVID|VLPR[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|VLPR\[0\] COCO3VIDEO:COCOVID\|VLPR\[0\]~_emulated COCO3VIDEO:COCOVID\|VLPR\[0\]~5 " "Register \"COCO3VIDEO:COCOVID\|VLPR\[0\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|VLPR\[0\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|VLPR\[0\]~5\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627185679178 "|coco3fpga_dw|COCO3VIDEO:COCOVID|VLPR[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|VLPR\[2\] COCO3VIDEO:COCOVID\|VLPR\[2\]~_emulated COCO3VIDEO:COCOVID\|VLPR\[2\]~9 " "Register \"COCO3VIDEO:COCOVID\|VLPR\[2\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|VLPR\[2\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|VLPR\[2\]~9\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627185679178 "|coco3fpga_dw|COCO3VIDEO:COCOVID|VLPR[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|VLPR\[3\] COCO3VIDEO:COCOVID\|VLPR\[3\]~_emulated COCO3VIDEO:COCOVID\|VLPR\[3\]~13 " "Register \"COCO3VIDEO:COCOVID\|VLPR\[3\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|VLPR\[3\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|VLPR\[3\]~13\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627185679178 "|coco3fpga_dw|COCO3VIDEO:COCOVID|VLPR[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1627185679178 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RAM0_CS_N GND " "Pin \"RAM0_CS_N\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|RAM0_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAM0_OE_N GND " "Pin \"RAM0_OE_N\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|RAM0_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDRESS\[22\] GND " "Pin \"FLASH_ADDRESS\[22\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|FLASH_ADDRESS[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_WP_N VCC " "Pin \"FLASH_WP_N\" is stuck at VCC" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 184 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|FLASH_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_ADDRESS\[12\] GND " "Pin \"SDRAM_ADDRESS\[12\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|SDRAM_ADDRESS[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_DQM\[2\] VCC " "Pin \"SDRAM_DQM\[2\]\" is stuck at VCC" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|SDRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_DQM\[3\] VCC " "Pin \"SDRAM_DQM\[3\]\" is stuck at VCC" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|SDRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CS_N GND " "Pin \"SDRAM_CS_N\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|SDRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "RED3 GND " "Pin \"RED3\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 247 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|RED3"} { "Warning" "WMLS_MLS_STUCK_PIN" "GREEN3 GND " "Pin \"GREEN3\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|GREEN3"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLUE3 GND " "Pin \"BLUE3\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|BLUE3"} { "Warning" "WMLS_MLS_STUCK_PIN" "RED2 GND " "Pin \"RED2\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 253 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|RED2"} { "Warning" "WMLS_MLS_STUCK_PIN" "GREEN2 GND " "Pin \"GREEN2\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|GREEN2"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLUE2 GND " "Pin \"BLUE2\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 257 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|BLUE2"} { "Warning" "WMLS_MLS_STUCK_PIN" "RED1 GND " "Pin \"RED1\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|RED1"} { "Warning" "WMLS_MLS_STUCK_PIN" "GREEN1 GND " "Pin \"GREEN1\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|GREEN1"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLUE1 GND " "Pin \"BLUE1\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 263 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|BLUE1"} { "Warning" "WMLS_MLS_STUCK_PIN" "RED0 GND " "Pin \"RED0\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|RED0"} { "Warning" "WMLS_MLS_STUCK_PIN" "GREEN0 GND " "Pin \"GREEN0\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|GREEN0"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLUE0 GND " "Pin \"BLUE0\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|BLUE0"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT0_N\[0\] VCC " "Pin \"SEGMENT0_N\[0\]\" is stuck at VCC" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|SEGMENT0_N[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT0_N\[1\] VCC " "Pin \"SEGMENT0_N\[1\]\" is stuck at VCC" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|SEGMENT0_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT0_N\[2\] GND " "Pin \"SEGMENT0_N\[2\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|SEGMENT0_N[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT0_N\[3\] GND " "Pin \"SEGMENT0_N\[3\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|SEGMENT0_N[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT0_N\[4\] GND " "Pin \"SEGMENT0_N\[4\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|SEGMENT0_N[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT0_N\[5\] VCC " "Pin \"SEGMENT0_N\[5\]\" is stuck at VCC" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|SEGMENT0_N[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT0_N\[6\] GND " "Pin \"SEGMENT0_N\[6\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|SEGMENT0_N[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT1_N\[0\] GND " "Pin \"SEGMENT1_N\[0\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 301 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|SEGMENT1_N[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT1_N\[1\] VCC " "Pin \"SEGMENT1_N\[1\]\" is stuck at VCC" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 301 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|SEGMENT1_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT1_N\[2\] VCC " "Pin \"SEGMENT1_N\[2\]\" is stuck at VCC" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 301 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|SEGMENT1_N[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT1_N\[3\] GND " "Pin \"SEGMENT1_N\[3\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 301 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|SEGMENT1_N[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT1_N\[4\] GND " "Pin \"SEGMENT1_N\[4\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 301 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|SEGMENT1_N[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT1_N\[5\] GND " "Pin \"SEGMENT1_N\[5\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 301 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|SEGMENT1_N[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT1_N\[6\] VCC " "Pin \"SEGMENT1_N\[6\]\" is stuck at VCC" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 301 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|SEGMENT1_N[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT2_N\[0\] VCC " "Pin \"SEGMENT2_N\[0\]\" is stuck at VCC" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|SEGMENT2_N[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT2_N\[1\] VCC " "Pin \"SEGMENT2_N\[1\]\" is stuck at VCC" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|SEGMENT2_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT2_N\[2\] GND " "Pin \"SEGMENT2_N\[2\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|SEGMENT2_N[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT2_N\[3\] GND " "Pin \"SEGMENT2_N\[3\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|SEGMENT2_N[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT2_N\[4\] GND " "Pin \"SEGMENT2_N\[4\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|SEGMENT2_N[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT2_N\[5\] VCC " "Pin \"SEGMENT2_N\[5\]\" is stuck at VCC" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|SEGMENT2_N[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT2_N\[6\] GND " "Pin \"SEGMENT2_N\[6\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|SEGMENT2_N[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT3_N\[0\] GND " "Pin \"SEGMENT3_N\[0\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 303 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|SEGMENT3_N[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT3_N\[1\] VCC " "Pin \"SEGMENT3_N\[1\]\" is stuck at VCC" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 303 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|SEGMENT3_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT3_N\[2\] VCC " "Pin \"SEGMENT3_N\[2\]\" is stuck at VCC" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 303 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|SEGMENT3_N[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT3_N\[3\] GND " "Pin \"SEGMENT3_N\[3\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 303 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|SEGMENT3_N[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT3_N\[4\] GND " "Pin \"SEGMENT3_N\[4\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 303 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|SEGMENT3_N[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT3_N\[5\] GND " "Pin \"SEGMENT3_N\[5\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 303 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|SEGMENT3_N[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT3_N\[6\] VCC " "Pin \"SEGMENT3_N\[6\]\" is stuck at VCC" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 303 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|SEGMENT3_N[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 318 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 318 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 318 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 325 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 325 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 325 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 325 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 325 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 325 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 325 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 325 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 325 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 325 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627185705397 "|coco3fpga_dw|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1627185705397 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sdramCntl:SDRAM\|refTimer_r\[9\] High " "Register sdramCntl:SDRAM\|refTimer_r\[9\] will power up to High" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 723 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1627185709366 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sdramCntl:SDRAM\|refTimer_r\[8\] High " "Register sdramCntl:SDRAM\|refTimer_r\[8\] will power up to High" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 723 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1627185709366 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sdramCntl:SDRAM\|refTimer_r\[3\] High " "Register sdramCntl:SDRAM\|refTimer_r\[3\] will power up to High" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 723 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1627185709366 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sdramCntl:SDRAM\|refTimer_r\[2\] High " "Register sdramCntl:SDRAM\|refTimer_r\[2\] will power up to High" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 723 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1627185709366 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sdramCntl:SDRAM\|refTimer_r\[1\] High " "Register sdramCntl:SDRAM\|refTimer_r\[1\] will power up to High" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 723 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1627185709366 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1627185709366 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "43 " "43 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1627185738226 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1627185745960 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627185745960 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK27MHZ " "No output dependent on input pin \"CLK27MHZ\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627185752070 "|coco3fpga_dw|CLK27MHZ"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FLASH_RY " "No output dependent on input pin \"FLASH_RY\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627185752070 "|coco3fpga_dw|FLASH_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627185752070 "|coco3fpga_dw|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCLRCK " "No output dependent on input pin \"AUD_ADCLRCK\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 297 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627185752070 "|coco3fpga_dw|AUD_ADCLRCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON_N\[1\] " "No output dependent on input pin \"BUTTON_N\[1\]\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 374 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627185752070 "|coco3fpga_dw|BUTTON_N[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON_N\[2\] " "No output dependent on input pin \"BUTTON_N\[2\]\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 374 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627185752070 "|coco3fpga_dw|BUTTON_N[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1627185752070 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12463 " "Implemented 12463 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1627185752070 ""} { "Info" "ICUT_CUT_TM_OPINS" "201 " "Implemented 201 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1627185752070 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "67 " "Implemented 67 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1627185752070 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12047 " "Implemented 12047 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1627185752070 ""} { "Info" "ICUT_CUT_TM_RAMS" "110 " "Implemented 110 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1627185752070 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1627185752070 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 320 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 320 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5867 " "Peak virtual memory: 5867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627185752929 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 24 21:02:32 2021 " "Processing ended: Sat Jul 24 21:02:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627185752929 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:27:47 " "Elapsed time: 00:27:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627185752929 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:26:53 " "Total CPU time (on all processors): 00:26:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627185752929 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627185752929 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1627185776367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627185776367 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 24 21:02:47 2021 " "Processing started: Sat Jul 24 21:02:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627185776367 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1627185776367 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off coco3fpga_dw -c coco3fpga_dw " "Command: quartus_fit --read_settings_files=off --write_settings_files=off coco3fpga_dw -c coco3fpga_dw" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1627185776367 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1627185778539 ""}
{ "Info" "0" "" "Project  = coco3fpga_dw" {  } {  } 0 0 "Project  = coco3fpga_dw" 0 0 "Fitter" 0 0 1627185778539 ""}
{ "Info" "0" "" "Revision = coco3fpga_dw" {  } {  } 0 0 "Revision = coco3fpga_dw" 0 0 "Fitter" 0 0 1627185778570 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1627185779211 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1627185779211 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "coco3fpga_dw EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"coco3fpga_dw\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1627185779461 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1627185779632 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1627185779632 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "disk02_02:disk02_03_inst\|altsyncram:altsyncram_component\|altsyncram_3fn1:auto_generated\|ram_block1a3 " "Atom \"disk02_02:disk02_03_inst\|altsyncram:altsyncram_component\|altsyncram_3fn1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1627185779836 "|coco3fpga_dw|disk02_02:disk02_03_inst|altsyncram:altsyncram_component|altsyncram_3fn1:auto_generated|ram_block1a3"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1627185779836 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1627185781164 ""}
{ "Warning" "WFITCC_FITCC_WARNING_DANGEROUS_HOLD_TIMING_SCENARIO" "" "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" {  } {  } 0 171002 "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" 0 0 "Fitter" 0 -1 1627185781164 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1627185781304 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627185817023 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627185817023 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627185817023 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627185817023 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627185817023 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627185817023 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627185817023 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627185817023 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627185817023 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1627185817023 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 20966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627185817273 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 20968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627185817273 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 20970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627185817273 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 20972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627185817273 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1627185817273 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1627185817383 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1627185820258 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "31 " "TimeQuest Timing Analyzer is analyzing 31 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1627185831727 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_14i1 " "Entity dcfifo_14i1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627185831742 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627185831742 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1627185831742 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_m6m1 " "Entity dcfifo_m6m1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627185831742 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627185831742 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1627185831742 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_s6m1 " "Entity dcfifo_s6m1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627185831742 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627185831742 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1627185831742 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1627185831742 ""}
{ "Info" "ISTA_SDC_FOUND" "coco3fpga_dw.sdc " "Reading SDC File: 'coco3fpga_dw.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1627185831774 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1627185831774 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CoCo3FPGA_dw.sdc 26 RAM1_DATA* port " "Ignored filter at CoCo3FPGA_dw.sdc(26): RAM1_DATA* could not be matched with a port" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1627185831774 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CoCo3FPGA_dw.sdc 26 Argument <targets> is an empty collection " "Ignored set_input_delay at CoCo3FPGA_dw.sdc(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -fall -clock CLK50MHZ 10 \[get_ports RAM1_DATA*\] " "set_input_delay -fall -clock CLK50MHZ 10 \[get_ports RAM1_DATA*\]" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1627185831774 ""}  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1627185831774 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CoCo3FPGA_dw.sdc 27 RAM1_ADDRESS* port " "Ignored filter at CoCo3FPGA_dw.sdc(27): RAM1_ADDRESS* could not be matched with a port" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1627185831774 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay CoCo3FPGA_dw.sdc 27 Argument <targets> is an empty collection " "Ignored set_output_delay at CoCo3FPGA_dw.sdc(27): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -fall -clock CLK50MHZ 1 \[get_ports RAM1_ADDRESS*\] " "set_output_delay -fall -clock CLK50MHZ 1 \[get_ports RAM1_ADDRESS*\]" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1627185831774 ""}  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1627185831774 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CoCo3FPGA_dw.sdc 28 RAM1_RW* port " "Ignored filter at CoCo3FPGA_dw.sdc(28): RAM1_RW* could not be matched with a port" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1627185831789 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay CoCo3FPGA_dw.sdc 28 Argument <targets> is an empty collection " "Ignored set_output_delay at CoCo3FPGA_dw.sdc(28): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -fall -clock CLK50MHZ 1 \[get_ports RAM1_RW*\] " "set_output_delay -fall -clock CLK50MHZ 1 \[get_ports RAM1_RW*\]" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1627185831789 ""}  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1627185831789 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CoCo3FPGA_dw.sdc 29 RAM1_BE* port " "Ignored filter at CoCo3FPGA_dw.sdc(29): RAM1_BE* could not be matched with a port" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1627185831789 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay CoCo3FPGA_dw.sdc 29 Argument <targets> is an empty collection " "Ignored set_output_delay at CoCo3FPGA_dw.sdc(29): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -fall -clock CLK50MHZ 4 \[get_ports RAM1_BE*\] " "set_output_delay -fall -clock CLK50MHZ 4 \[get_ports RAM1_BE*\]" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1627185831789 ""}  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1627185831789 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CoCo3FPGA_dw.sdc 31 PH_2 port " "Ignored filter at CoCo3FPGA_dw.sdc(31): PH_2 could not be matched with a port" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1627185831789 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay CoCo3FPGA_dw.sdc 31 Argument <targets> is an empty collection " "Ignored set_output_delay at CoCo3FPGA_dw.sdc(31): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -fall -clock CLK50MHZ 1 \[get_ports PH_2\] " "set_output_delay -fall -clock CLK50MHZ 1 \[get_ports PH_2\]" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1627185831789 ""}  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1627185831789 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PH_2_RAW " "Node: PH_2_RAW was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpu09:GLBCPU09\|state.pshu_cc_state PH_2_RAW " "Register cpu09:GLBCPU09\|state.pshu_cc_state is being clocked by PH_2_RAW" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185831852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627185831852 "|coco3fpga_dw|PH_2_RAW"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MCLOCK\[9\] " "Node: MCLOCK\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU_RESET MCLOCK\[9\] " "Register CPU_RESET is being clocked by MCLOCK\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185831852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627185831852 "|coco3fpga_dw|MCLOCK[9]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COCOKEY:coco_keyboard\|KB_CLK\[4\] " "Node: COCOKEY:coco_keyboard\|KB_CLK\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COCOKEY:coco_keyboard\|RESET COCOKEY:coco_keyboard\|KB_CLK\[4\] " "Register COCOKEY:coco_keyboard\|RESET is being clocked by COCOKEY:coco_keyboard\|KB_CLK\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185831852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627185831852 "|coco3fpga_dw|COCOKEY:coco_keyboard|KB_CLK[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COCO3VIDEO:COCOVID\|VSYNC_N " "Node: COCO3VIDEO:COCOVID\|VSYNC_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COCOKEY:coco_keyboard\|SLO_RESET\[5\] COCO3VIDEO:COCOVID\|VSYNC_N " "Register COCOKEY:coco_keyboard\|SLO_RESET\[5\] is being clocked by COCO3VIDEO:COCOVID\|VSYNC_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185831852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627185831852 "|coco3fpga_dw|COCO3VIDEO:COCOVID|VSYNC_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COCO3VIDEO:COCOVID\|HSYNC_N " "Node: COCO3VIDEO:COCOVID\|HSYNC_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COCO3VIDEO:COCOVID\|VSYNC_N COCO3VIDEO:COCOVID\|HSYNC_N " "Register COCO3VIDEO:COCOVID\|VSYNC_N is being clocked by COCO3VIDEO:COCOVID\|HSYNC_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185831852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627185831852 "|coco3fpga_dw|COCO3VIDEO:COCOVID|HSYNC_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MCLOCK\[0\] " "Node: MCLOCK\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COCO3VIDEO:COCOVID\|HSYNC_N MCLOCK\[0\] " "Register COCO3VIDEO:COCOVID\|HSYNC_N is being clocked by MCLOCK\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185831852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627185831852 "|coco3fpga_dw|MCLOCK[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PADDLE_CLK\[0\] " "Node: PADDLE_CLK\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PADDLE_LATCH_0\[7\] PADDLE_CLK\[0\] " "Register PADDLE_LATCH_0\[7\] is being clocked by PADDLE_CLK\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185831852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627185831852 "|coco3fpga_dw|PADDLE_CLK[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MCLOCK\[6\] " "Node: MCLOCK\[6\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register JOY_TRIGGER0 MCLOCK\[6\] " "Register JOY_TRIGGER0 is being clocked by MCLOCK\[6\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185831852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627185831852 "|coco3fpga_dw|MCLOCK[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PADDLE_CLK\[1\] " "Node: PADDLE_CLK\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PADDLE_LATCH_1\[7\] PADDLE_CLK\[1\] " "Register PADDLE_LATCH_1\[7\] is being clocked by PADDLE_CLK\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185831852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627185831852 "|coco3fpga_dw|PADDLE_CLK[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MCLOCK\[2\] " "Node: MCLOCK\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NMI_09_EN MCLOCK\[2\] " "Register NMI_09_EN is being clocked by MCLOCK\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185831852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627185831852 "|coco3fpga_dw|MCLOCK[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COCO3VIDEO:COCOVID\|VBLANKING " "Node: COCO3VIDEO:COCOVID\|VBLANKING was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch COCO3VIDEO:COCOVID\|ROW_ADD\[9\]~39 COCO3VIDEO:COCOVID\|VBLANKING " "Latch COCO3VIDEO:COCOVID\|ROW_ADD\[9\]~39 is being clocked by COCO3VIDEO:COCOVID\|VBLANKING" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185831852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627185831852 "|coco3fpga_dw|COCO3VIDEO:COCOVID|VBLANKING"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SWITCH\[7\] " "Node: SWITCH\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register glb6850:COM1\|UART_RX:RX\|READY SWITCH\[7\] " "Register glb6850:COM1\|UART_RX:RX\|READY is being clocked by SWITCH\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185831852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627185831852 "|coco3fpga_dw|SWITCH[7]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BUTTON_N\[0\] " "Node: BUTTON_N\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KEY3_FIRQ_STAT_N BUTTON_N\[0\] " "Register KEY3_FIRQ_STAT_N is being clocked by BUTTON_N\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185831852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627185831852 "|coco3fpga_dw|BUTTON_N[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RESET_N " "Node: RESET_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MPI_CTS\[1\]~1 RESET_N " "Latch MPI_CTS\[1\]~1 is being clocked by RESET_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185831852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627185831852 "|coco3fpga_dw|RESET_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PADDLE_CLK\[3\] " "Node: PADDLE_CLK\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register JOY4_COUNT\[0\] PADDLE_CLK\[3\] " "Register JOY4_COUNT\[0\] is being clocked by PADDLE_CLK\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185831852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627185831852 "|coco3fpga_dw|PADDLE_CLK[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PADDLE_CLK\[2\] " "Node: PADDLE_CLK\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register JOY3_COUNT\[0\] PADDLE_CLK\[2\] " "Register JOY3_COUNT\[0\] is being clocked by PADDLE_CLK\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185831852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627185831852 "|coco3fpga_dw|PADDLE_CLK[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CART_INT_IN_N " "Node: CART_INT_IN_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CART3_IRQ_STAT_N CART_INT_IN_N " "Register CART3_IRQ_STAT_N is being clocked by CART_INT_IN_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185831852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627185831852 "|coco3fpga_dw|CART_INT_IN_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COM1_CLOCK_X " "Node: COM1_CLOCK_X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COM1_CLOCK COM1_CLOCK_X " "Register COM1_CLOCK is being clocked by COM1_CLOCK_X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185831852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627185831852 "|coco3fpga_dw|COM1_CLOCK_X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "glb6551:RS232\|TX_CLK_REG " "Node: glb6551:RS232\|TX_CLK_REG was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register glb6551:RS232\|uart51_rx:rx\|READY glb6551:RS232\|TX_CLK_REG " "Register glb6551:RS232\|uart51_rx:rx\|READY is being clocked by glb6551:RS232\|TX_CLK_REG" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185831852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627185831852 "|coco3fpga_dw|glb6551:RS232|TX_CLK_REG"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COM2_STATE\[2\] " "Node: COM2_STATE\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register glb6551:RS232\|TX_CLK_REG COM2_STATE\[2\] " "Register glb6551:RS232\|TX_CLK_REG is being clocked by COM2_STATE\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185831852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627185831852 "|coco3fpga_dw|COM2_STATE[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TIMER_INT_N " "Node: TIMER_INT_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TIMER3_IRQ_STAT_N TIMER_INT_N " "Register TIMER3_IRQ_STAT_N is being clocked by TIMER_INT_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185831852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627185831852 "|coco3fpga_dw|TIMER_INT_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "V_SYNC~reg0 " "Node: V_SYNC~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SEC\[9\] V_SYNC~reg0 " "Register SEC\[9\] is being clocked by V_SYNC~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185831852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627185831852 "|coco3fpga_dw|V_SYNC~reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_DACLRCK " "Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register altshift_taps:LEFT_BUF2_rtl_0\|shift_taps_56m:auto_generated\|altsyncram_uk31:altsyncram4\|ram_block5a16 AUD_DACLRCK " "Register altshift_taps:LEFT_BUF2_rtl_0\|shift_taps_56m:auto_generated\|altsyncram_uk31:altsyncram4\|ram_block5a16 is being clocked by AUD_DACLRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185831852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627185831852 "|coco3fpga_dw|AUD_DACLRCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUD_DACDAT~reg0 AUD_BCLK " "Register AUD_DACDAT~reg0 is being clocked by AUD_BCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185831852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627185831852 "|coco3fpga_dw|AUD_BCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BUTTON_N\[3\] " "Node: BUTTON_N\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MUGS BUTTON_N\[3\] " "Latch MUGS is being clocked by BUTTON_N\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185831852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627185831852 "|coco3fpga_dw|BUTTON_N[3]"}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[0\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[0\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831883 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[0\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[0\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831883 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[10\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[10\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831883 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[10\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[10\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831883 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[11\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[11\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831883 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[11\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[11\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831883 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[12\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[12\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831883 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[12\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[12\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831883 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[13\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[13\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831883 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[13\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[13\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831883 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[14\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[14\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831883 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[14\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[14\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831883 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[15\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[15\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831883 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[15\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[15\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831883 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[1\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[1\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831883 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[1\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[1\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831883 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[2\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[2\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831883 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[2\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[2\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831883 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[3\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[3\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831883 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[3\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[3\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831883 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[4\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[4\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831883 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[4\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[4\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831883 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[5\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[5\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831883 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[5\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[5\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831883 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[6\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[6\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831883 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[6\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[6\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831883 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[7\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[7\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831883 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[7\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[7\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831883 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[8\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[8\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831883 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[8\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[8\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831883 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[9\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[9\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831883 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[9\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[9\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831883 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[0\] rising CLK50MHZ rise max " "Port \"RAM0_ADDRESS\[0\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831883 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[0\] rising CLK50MHZ rise min " "Port \"RAM0_ADDRESS\[0\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831883 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[10\] rising CLK50MHZ rise max " "Port \"RAM0_ADDRESS\[10\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831883 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[10\] rising CLK50MHZ rise min " "Port \"RAM0_ADDRESS\[10\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831883 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[11\] rising CLK50MHZ rise max " "Port \"RAM0_ADDRESS\[11\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831883 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[11\] rising CLK50MHZ rise min " "Port \"RAM0_ADDRESS\[11\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831883 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[12\] rising CLK50MHZ rise max " "Port \"RAM0_ADDRESS\[12\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[12\] rising CLK50MHZ rise min " "Port \"RAM0_ADDRESS\[12\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[13\] rising CLK50MHZ rise max " "Port \"RAM0_ADDRESS\[13\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[13\] rising CLK50MHZ rise min " "Port \"RAM0_ADDRESS\[13\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[14\] rising CLK50MHZ rise max " "Port \"RAM0_ADDRESS\[14\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[14\] rising CLK50MHZ rise min " "Port \"RAM0_ADDRESS\[14\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[15\] rising CLK50MHZ rise max " "Port \"RAM0_ADDRESS\[15\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[15\] rising CLK50MHZ rise min " "Port \"RAM0_ADDRESS\[15\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[16\] rising CLK50MHZ rise max " "Port \"RAM0_ADDRESS\[16\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[16\] rising CLK50MHZ rise min " "Port \"RAM0_ADDRESS\[16\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[17\] rising CLK50MHZ rise max " "Port \"RAM0_ADDRESS\[17\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[17\] rising CLK50MHZ rise min " "Port \"RAM0_ADDRESS\[17\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[18\] rising CLK50MHZ rise max " "Port \"RAM0_ADDRESS\[18\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[18\] rising CLK50MHZ rise min " "Port \"RAM0_ADDRESS\[18\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[19\] rising CLK50MHZ rise max " "Port \"RAM0_ADDRESS\[19\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[19\] rising CLK50MHZ rise min " "Port \"RAM0_ADDRESS\[19\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[1\] rising CLK50MHZ rise max " "Port \"RAM0_ADDRESS\[1\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[1\] rising CLK50MHZ rise min " "Port \"RAM0_ADDRESS\[1\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[2\] rising CLK50MHZ rise max " "Port \"RAM0_ADDRESS\[2\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[2\] rising CLK50MHZ rise min " "Port \"RAM0_ADDRESS\[2\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[3\] rising CLK50MHZ rise max " "Port \"RAM0_ADDRESS\[3\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[3\] rising CLK50MHZ rise min " "Port \"RAM0_ADDRESS\[3\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[4\] rising CLK50MHZ rise max " "Port \"RAM0_ADDRESS\[4\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[4\] rising CLK50MHZ rise min " "Port \"RAM0_ADDRESS\[4\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[5\] rising CLK50MHZ rise max " "Port \"RAM0_ADDRESS\[5\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[5\] rising CLK50MHZ rise min " "Port \"RAM0_ADDRESS\[5\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[6\] rising CLK50MHZ rise max " "Port \"RAM0_ADDRESS\[6\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[6\] rising CLK50MHZ rise min " "Port \"RAM0_ADDRESS\[6\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[7\] rising CLK50MHZ rise max " "Port \"RAM0_ADDRESS\[7\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[7\] rising CLK50MHZ rise min " "Port \"RAM0_ADDRESS\[7\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[8\] rising CLK50MHZ rise max " "Port \"RAM0_ADDRESS\[8\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[8\] rising CLK50MHZ rise min " "Port \"RAM0_ADDRESS\[8\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[9\] rising CLK50MHZ rise max " "Port \"RAM0_ADDRESS\[9\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[9\] rising CLK50MHZ rise min " "Port \"RAM0_ADDRESS\[9\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_BE0_N rising CLK50MHZ rise max " "Port \"RAM0_BE0_N\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_BE0_N rising CLK50MHZ rise min " "Port \"RAM0_BE0_N\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_BE1_N rising CLK50MHZ rise max " "Port \"RAM0_BE1_N\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_BE1_N rising CLK50MHZ rise min " "Port \"RAM0_BE1_N\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[0\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[0\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[0\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[0\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[10\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[10\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[10\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[10\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[11\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[11\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[11\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[11\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[12\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[12\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[12\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[12\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[13\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[13\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[13\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[13\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[14\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[14\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[14\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[14\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[15\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[15\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[15\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[15\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[1\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[1\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[1\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[1\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[2\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[2\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[2\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[2\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[3\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[3\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[3\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[3\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[4\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[4\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[4\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[4\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[5\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[5\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[5\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[5\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[6\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[6\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[6\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[6\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[7\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[7\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[7\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[7\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[8\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[8\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[8\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[8\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[9\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[9\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[9\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[9\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_RW_N rising CLK50MHZ rise max " "Port \"RAM0_RW_N\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_RW_N rising CLK50MHZ rise min " "Port \"RAM0_RW_N\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1627185831899 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1627185831977 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1627185832039 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1627185832055 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1627185832055 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLK50MHZ " "  20.000     CLK50MHZ" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1627185832055 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1627185832055 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "MCLOCK\[2\]  " "Promoted node MCLOCK\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "PH2_CLK:PH2_02_inst\|PH2_CLK_altclkctrl_7ji:PH2_CLK_altclkctrl_7ji_component\|clkctrl1 Global Clock " "Automatically promoted PH2_CLK:PH2_02_inst\|PH2_CLK_altclkctrl_7ji:PH2_CLK_altclkctrl_7ji_component\|clkctrl1 to use location or clock signal Global Clock" {  } { { "../CoCO3FPGA_Common/PH2_CLK.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/PH2_CLK.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 6741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627185833399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCLOCK\[2\]~11 " "Destination node MCLOCK\[2\]~11" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 950 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 11368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833399 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1627185833399 ""}  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 950 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 5572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627185833399 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "PH_2_RAW  " "Promoted node PH_2_RAW " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "PH2_CLK:PH2_CLK_inst\|PH2_CLK_altclkctrl_7ji:PH2_CLK_altclkctrl_7ji_component\|clkctrl1 Global Clock " "Automatically promoted PH2_CLK:PH2_CLK_inst\|PH2_CLK_altclkctrl_7ji:PH2_CLK_altclkctrl_7ji_component\|clkctrl1 to use location or clock signal Global Clock" {  } { { "../CoCO3FPGA_Common/PH2_CLK.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/PH2_CLK.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 3794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627185833399 ""}  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 416 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 5752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627185833399 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK50MHZ~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK50MHZ~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627185833399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCLOCK\[6\] " "Destination node MCLOCK\[6\]" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 950 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 5576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCLOCK\[9\] " "Destination node MCLOCK\[9\]" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 950 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 5579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCOKEY:coco_keyboard\|KB_CLK\[4\] " "Destination node COCOKEY:coco_keyboard\|KB_CLK\[4\]" {  } { { "../CoCO3FPGA_Common/cocokey.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/cocokey.v" 703 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 1848 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCLOCK\[2\] " "Destination node MCLOCK\[2\]" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 950 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 5572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCLOCK\[0\] " "Destination node MCLOCK\[0\]" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 950 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 5570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PH_2_RAW " "Destination node PH_2_RAW" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 416 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 5752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COM1_CLOCK_X " "Destination node COM1_CLOCK_X" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 564 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 5711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DIV_14 " "Destination node DIV_14" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 2992 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 5937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SDRAM_CLK~output " "Destination node SDRAM_CLK~output" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 209 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 20735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833399 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1627185833399 ""}  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 20932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627185833399 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUD_DACLRCK~input (placed in PIN E3 (DIFFIO_L4p, DQS2L/CQ3L,CDPCLK0)) " "Automatically promoted node AUD_DACLRCK~input (placed in PIN E3 (DIFFIO_L4p, DQS2L/CQ3L,CDPCLK0))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627185833399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DACLRCLK " "Destination node DACLRCLK" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 549 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 6060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833399 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1627185833399 ""}  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 295 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 20953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627185833399 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MCLOCK\[0\]  " "Automatically promoted node MCLOCK\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627185833399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "V_SYNC~reg0 " "Destination node V_SYNC~reg0" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 4475 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 6221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCLOCK\[1\]~9 " "Destination node MCLOCK\[1\]~9" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 950 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 11366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCO3VIDEO:COCOVID\|SYNC_FLAG " "Destination node COCO3VIDEO:COCOVID\|SYNC_FLAG" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 1484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCO3VIDEO:COCOVID\|HSYNC_N " "Destination node COCO3VIDEO:COCOVID\|HSYNC_N" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 106 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 1483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCLOCK\[0\]~27 " "Destination node MCLOCK\[0\]~27" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 950 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 18413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK~output " "Destination node VGA_CLK~output" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 244 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 20766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_XCK~output " "Destination node AUD_XCK~output" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 291 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 20770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833399 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1627185833399 ""}  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 950 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 5570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627185833399 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "COCOKEY:coco_keyboard\|KB_CLK\[4\]  " "Automatically promoted node COCOKEY:coco_keyboard\|KB_CLK\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627185833399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCOKEY:coco_keyboard\|SHIFT " "Destination node COCOKEY:coco_keyboard\|SHIFT" {  } { { "../CoCO3FPGA_Common/cocokey.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/cocokey.v" 90 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 1930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCOKEY:coco_keyboard\|KEY\[55\] " "Destination node COCOKEY:coco_keyboard\|KEY\[55\]" {  } { { "../CoCO3FPGA_Common/cocokey.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/cocokey.v" 216 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 1871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCOKEY:coco_keyboard\|KB_CLK\[4\]~10 " "Destination node COCOKEY:coco_keyboard\|KB_CLK\[4\]~10" {  } { { "../CoCO3FPGA_Common/cocokey.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/cocokey.v" 703 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 13361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCOKEY:coco_keyboard\|KEY\[1\] " "Destination node COCOKEY:coco_keyboard\|KEY\[1\]" {  } { { "../CoCO3FPGA_Common/cocokey.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/cocokey.v" 216 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 1925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCOKEY:coco_keyboard\|KEY\[0\] " "Destination node COCOKEY:coco_keyboard\|KEY\[0\]" {  } { { "../CoCO3FPGA_Common/cocokey.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/cocokey.v" 216 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 1926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCOKEY:coco_keyboard\|KEY\[3\] " "Destination node COCOKEY:coco_keyboard\|KEY\[3\]" {  } { { "../CoCO3FPGA_Common/cocokey.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/cocokey.v" 216 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 1923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCOKEY:coco_keyboard\|KEY\[2\] " "Destination node COCOKEY:coco_keyboard\|KEY\[2\]" {  } { { "../CoCO3FPGA_Common/cocokey.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/cocokey.v" 216 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 1924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCOKEY:coco_keyboard\|KEY\[5\] " "Destination node COCOKEY:coco_keyboard\|KEY\[5\]" {  } { { "../CoCO3FPGA_Common/cocokey.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/cocokey.v" 216 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 1921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCOKEY:coco_keyboard\|KEY\[4\] " "Destination node COCOKEY:coco_keyboard\|KEY\[4\]" {  } { { "../CoCO3FPGA_Common/cocokey.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/cocokey.v" 216 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 1922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCOKEY:coco_keyboard\|KEY\[7\] " "Destination node COCOKEY:coco_keyboard\|KEY\[7\]" {  } { { "../CoCO3FPGA_Common/cocokey.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/cocokey.v" 216 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 1919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1627185833399 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1627185833399 ""}  } { { "../CoCO3FPGA_Common/cocokey.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/cocokey.v" 703 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 1848 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627185833399 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MCLOCK\[6\]  " "Automatically promoted node MCLOCK\[6\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627185833399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCLOCK\[6\]~19 " "Destination node MCLOCK\[6\]~19" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 950 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 11376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PADDLE_MCLK~output " "Destination node PADDLE_MCLK~output" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 330 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 20857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833399 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1627185833399 ""}  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 950 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 5576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627185833399 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "COCO3VIDEO:COCOVID\|HSYNC_N  " "Automatically promoted node COCO3VIDEO:COCOVID\|HSYNC_N " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627185833414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCO3VIDEO:COCOVID\|VBLANKING " "Destination node COCO3VIDEO:COCOVID\|VBLANKING" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 1681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCO3VIDEO:COCOVID\|VSYNC_N " "Destination node COCO3VIDEO:COCOVID\|VSYNC_N" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 110 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 1707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCO3VIDEO:COCOVID\|Selector124~0 " "Destination node COCO3VIDEO:COCOVID\|Selector124~0" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1782 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 13115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HSYNC_INT_N " "Destination node HSYNC_INT_N" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 829 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 5870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TMR_CLK~0 " "Destination node TMR_CLK~0" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 561 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 18205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "H_SYNC~0 " "Destination node H_SYNC~0" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 271 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 18412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833414 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1627185833414 ""}  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 106 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 1483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627185833414 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "COCO3VIDEO:COCOVID\|VBLANKING  " "Automatically promoted node COCO3VIDEO:COCOVID\|VBLANKING " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627185833414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DATA_IN~811 " "Destination node DATA_IN~811" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 428 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 10313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[9\]~40 " "Destination node COCO3VIDEO:COCOVID\|ROW_ADD\[9\]~40" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 7385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[10\]~44 " "Destination node COCO3VIDEO:COCOVID\|ROW_ADD\[10\]~44" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 7389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[11\]~48 " "Destination node COCO3VIDEO:COCOVID\|ROW_ADD\[11\]~48" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 7393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[12\]~52 " "Destination node COCO3VIDEO:COCOVID\|ROW_ADD\[12\]~52" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 7397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[13\]~56 " "Destination node COCO3VIDEO:COCOVID\|ROW_ADD\[13\]~56" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 7401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[14\]~60 " "Destination node COCO3VIDEO:COCOVID\|ROW_ADD\[14\]~60" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 7405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[15\]~64 " "Destination node COCO3VIDEO:COCOVID\|ROW_ADD\[15\]~64" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 7409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[16\]~68 " "Destination node COCO3VIDEO:COCOVID\|ROW_ADD\[16\]~68" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 7413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[17\]~72 " "Destination node COCO3VIDEO:COCOVID\|ROW_ADD\[17\]~72" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 7417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1627185833414 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1627185833414 ""}  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 1681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627185833414 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "glb6551:RS232\|RX_CLK  " "Automatically promoted node glb6551:RS232\|RX_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627185833414 ""}  } { { "../CoCO3FPGA_Common/UART_6551/uart_6551.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/uart_6551.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627185833414 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "glb6551:RS232\|TX_CLK  " "Automatically promoted node glb6551:RS232\|TX_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627185833414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "glb6551:RS232\|RX_CLK " "Destination node glb6551:RS232\|RX_CLK" {  } { { "../CoCO3FPGA_Common/UART_6551/uart_6551.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/uart_6551.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833414 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1627185833414 ""}  } { { "../CoCO3FPGA_Common/UART_6551/uart_6551.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/uart_6551.v" 128 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627185833414 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "glb6850:COM1\|RX_CLK_X  " "Automatically promoted node glb6850:COM1\|RX_CLK_X " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627185833414 ""}  } { { "../CoCO3FPGA_Common/UART_6850/uart_6850.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/uart_6850.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 2115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627185833414 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "glb6850:COM2\|RX_CLK_X  " "Automatically promoted node glb6850:COM2\|RX_CLK_X " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627185833414 ""}  } { { "../CoCO3FPGA_Common/UART_6850/uart_6850.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/uart_6850.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 6391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627185833414 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "V_SYNC~reg0  " "Automatically promoted node V_SYNC~reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627185833414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DATA_IN~236 " "Destination node DATA_IN~236" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 428 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 9327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "V_SYNC~output " "Destination node V_SYNC~output" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 20763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833414 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1627185833414 ""}  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 4475 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 6221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627185833414 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MCLOCK\[9\]  " "Automatically promoted node MCLOCK\[9\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627185833414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCLOCK\[9\]~25 " "Destination node MCLOCK\[9\]~25" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 950 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 12897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RESET_N " "Destination node RESET_N" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 417 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 5758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833414 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1627185833414 ""}  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 950 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 5579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627185833414 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "glb6850:COM1\|TX_CLK_X  " "Automatically promoted node glb6850:COM1\|TX_CLK_X " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627185833414 ""}  } { { "../CoCO3FPGA_Common/UART_6850/uart_6850.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/uart_6850.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 2114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627185833414 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "glb6850:COM2\|TX_CLK_X  " "Automatically promoted node glb6850:COM2\|TX_CLK_X " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627185833414 ""}  } { { "../CoCO3FPGA_Common/UART_6850/uart_6850.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/uart_6850.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 6390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627185833414 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TMR_CLK  " "Automatically promoted node TMR_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627185833414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TIMER_INT_N " "Destination node TIMER_INT_N" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 830 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 5944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833414 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1627185833414 ""}  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 561 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 5935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627185833414 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "COM2_STATE\[2\]  " "Automatically promoted node COM2_STATE\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627185833414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "glb6551:RS232\|TX_CLK_REG " "Destination node glb6551:RS232\|TX_CLK_REG" {  } { { "../CoCO3FPGA_Common/UART_6551/uart_6551.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/uart_6551.v" 140 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "glb6551:RS232\|TX_CLK " "Destination node glb6551:RS232\|TX_CLK" {  } { { "../CoCO3FPGA_Common/UART_6551/uart_6551.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/uart_6551.v" 128 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COM2_STATE\[2\]~0 " "Destination node COM2_STATE\[2\]~0" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1948 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 15599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "glb6551:RS232\|RX_CLK " "Destination node glb6551:RS232\|RX_CLK" {  } { { "../CoCO3FPGA_Common/UART_6551/uart_6551.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/uart_6551.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833414 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1627185833414 ""}  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1948 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 4531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627185833414 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "COCO3VIDEO:COCOVID\|VSYNC_N  " "Automatically promoted node COCO3VIDEO:COCOVID\|VSYNC_N " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627185833414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "V_SYNC~reg0 " "Destination node V_SYNC~reg0" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 4475 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 6221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COCO3VIDEO:COCOVID\|Selector135~0 " "Destination node COCO3VIDEO:COCOVID\|Selector135~0" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 2261 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 13118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VSYNC1_CLK_N " "Destination node VSYNC1_CLK_N" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 854 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 5904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627185833414 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1627185833414 ""}  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 110 -1 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 1707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627185833414 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1627185837508 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1627185837524 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1627185837524 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1627185837539 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1627185837571 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1627185837617 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1627185837617 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1627185837633 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1627185838164 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "3 I/O Output Buffer " "Packed 3 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1627185838180 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1627185838180 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:26 " "Fitter preparation operations ending: elapsed time is 00:00:26" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627185842539 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1627185842930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1627185847914 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627185851414 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1627185851821 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1627185878587 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:27 " "Fitter placement operations ending: elapsed time is 00:00:27" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627185878604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1627185882509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X34_Y12 X45_Y23 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X34_Y12 to location X45_Y23" {  } { { "loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X34_Y12 to location X45_Y23"} { { 12 { 0 ""} 34 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1627185896243 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1627185896243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:26 " "Fitter routing operations ending: elapsed time is 00:00:26" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627185912024 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 7.41 " "Total time spent on timing analysis during the Fitter is 7.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1627185912806 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1627185912946 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1627185915509 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1627185915509 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1627185917227 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627185922993 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "103 Cyclone IV E " "103 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK27MHZ 3.3-V LVTTL B14 " "Pin CLK27MHZ uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { CLK27MHZ } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK27MHZ" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_RY 3.3-V LVTTL Y1 " "Pin FLASH_RY uses I/O standard 3.3-V LVTTL at Y1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { FLASH_RY } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_RY" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 296 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 297 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON_N\[1\] 3.3-V LVTTL M21 " "Pin BUTTON_N\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { BUTTON_N[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON_N\[1\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 374 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON_N\[2\] 3.3-V LVTTL N21 " "Pin BUTTON_N\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { BUTTON_N[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON_N\[2\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 374 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RAM0_DATA\[0\] 3.3-V LVTTL AH3 " "Pin RAM0_DATA\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { RAM0_DATA[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM0_DATA\[0\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1975 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RAM0_DATA\[1\] 3.3-V LVTTL AF4 " "Pin RAM0_DATA\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { RAM0_DATA[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM0_DATA\[1\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1975 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RAM0_DATA\[2\] 3.3-V LVTTL AG4 " "Pin RAM0_DATA\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { RAM0_DATA[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM0_DATA\[2\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1975 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RAM0_DATA\[3\] 3.3-V LVTTL AH4 " "Pin RAM0_DATA\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { RAM0_DATA[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM0_DATA\[3\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1975 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RAM0_DATA\[4\] 3.3-V LVTTL AF6 " "Pin RAM0_DATA\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { RAM0_DATA[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM0_DATA\[4\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1975 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RAM0_DATA\[5\] 3.3-V LVTTL AG6 " "Pin RAM0_DATA\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { RAM0_DATA[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM0_DATA\[5\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1975 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RAM0_DATA\[6\] 3.3-V LVTTL AH6 " "Pin RAM0_DATA\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { RAM0_DATA[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM0_DATA\[6\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1975 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RAM0_DATA\[7\] 3.3-V LVTTL AF7 " "Pin RAM0_DATA\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { RAM0_DATA[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM0_DATA\[7\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1975 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RAM0_DATA\[8\] 3.3-V LVTTL AD1 " "Pin RAM0_DATA\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { RAM0_DATA[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM0_DATA\[8\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1975 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RAM0_DATA\[9\] 3.3-V LVTTL AD2 " "Pin RAM0_DATA\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { RAM0_DATA[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM0_DATA\[9\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1975 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RAM0_DATA\[10\] 3.3-V LVTTL AE2 " "Pin RAM0_DATA\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { RAM0_DATA[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM0_DATA\[10\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1975 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RAM0_DATA\[11\] 3.3-V LVTTL AE1 " "Pin RAM0_DATA\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { RAM0_DATA[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM0_DATA\[11\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1975 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RAM0_DATA\[12\] 3.3-V LVTTL AE3 " "Pin RAM0_DATA\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { RAM0_DATA[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM0_DATA\[12\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1975 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RAM0_DATA\[13\] 3.3-V LVTTL AE4 " "Pin RAM0_DATA\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { RAM0_DATA[13] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM0_DATA\[13\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1975 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RAM0_DATA\[14\] 3.3-V LVTTL AF3 " "Pin RAM0_DATA\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { RAM0_DATA[14] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM0_DATA\[14\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1975 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RAM0_DATA\[15\] 3.3-V LVTTL AG3 " "Pin RAM0_DATA\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { RAM0_DATA[15] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM0_DATA\[15\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1975 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[0\] 3.3-V LVTTL AH8 " "Pin FLASH_DATA\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { FLASH_DATA[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[0\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 177 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[1\] 3.3-V LVTTL AF10 " "Pin FLASH_DATA\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { FLASH_DATA[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[1\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 177 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[2\] 3.3-V LVTTL AG10 " "Pin FLASH_DATA\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { FLASH_DATA[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[2\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 177 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[3\] 3.3-V LVTTL AH10 " "Pin FLASH_DATA\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { FLASH_DATA[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[3\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 177 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[4\] 3.3-V LVTTL AF11 " "Pin FLASH_DATA\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { FLASH_DATA[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[4\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 177 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[5\] 3.3-V LVTTL AG11 " "Pin FLASH_DATA\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { FLASH_DATA[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[5\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 177 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[6\] 3.3-V LVTTL AH11 " "Pin FLASH_DATA\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { FLASH_DATA[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[6\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 177 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[7\] 3.3-V LVTTL AF12 " "Pin FLASH_DATA\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { FLASH_DATA[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[7\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 177 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[0\] 3.3-V LVTTL W3 " "Pin SDRAM_DATA\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[0\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[1\] 3.3-V LVTTL W2 " "Pin SDRAM_DATA\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[1\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[2\] 3.3-V LVTTL V4 " "Pin SDRAM_DATA\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[2\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[3\] 3.3-V LVTTL W1 " "Pin SDRAM_DATA\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[3\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[4\] 3.3-V LVTTL V3 " "Pin SDRAM_DATA\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[4\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[5\] 3.3-V LVTTL V2 " "Pin SDRAM_DATA\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[5\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[6\] 3.3-V LVTTL V1 " "Pin SDRAM_DATA\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[6\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[7\] 3.3-V LVTTL U3 " "Pin SDRAM_DATA\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[7\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[8\] 3.3-V LVTTL Y3 " "Pin SDRAM_DATA\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[8\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[9\] 3.3-V LVTTL Y4 " "Pin SDRAM_DATA\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[9\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[10\] 3.3-V LVTTL AB1 " "Pin SDRAM_DATA\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[10\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[11\] 3.3-V LVTTL AA3 " "Pin SDRAM_DATA\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[11\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[12\] 3.3-V LVTTL AB2 " "Pin SDRAM_DATA\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[12\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[13\] 3.3-V LVTTL AC1 " "Pin SDRAM_DATA\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[13] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[13\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[14\] 3.3-V LVTTL AB3 " "Pin SDRAM_DATA\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[14] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[14\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[15\] 3.3-V LVTTL AC2 " "Pin SDRAM_DATA\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[15] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[15\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[16\] 3.3-V LVTTL M8 " "Pin SDRAM_DATA\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[16] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[16\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[17\] 3.3-V LVTTL L8 " "Pin SDRAM_DATA\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[17] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[17\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[18\] 3.3-V LVTTL P2 " "Pin SDRAM_DATA\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[18] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[18\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[19\] 3.3-V LVTTL N3 " "Pin SDRAM_DATA\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[19] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[19\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[20\] 3.3-V LVTTL N4 " "Pin SDRAM_DATA\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[20] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[20\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[21\] 3.3-V LVTTL M4 " "Pin SDRAM_DATA\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[21] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[21\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[22\] 3.3-V LVTTL M7 " "Pin SDRAM_DATA\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[22] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[22\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[23\] 3.3-V LVTTL L7 " "Pin SDRAM_DATA\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[23] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[23\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[24\] 3.3-V LVTTL U5 " "Pin SDRAM_DATA\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[24] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[24\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[25\] 3.3-V LVTTL R7 " "Pin SDRAM_DATA\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[25] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[25\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[26\] 3.3-V LVTTL R1 " "Pin SDRAM_DATA\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[26] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[26\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[27\] 3.3-V LVTTL R2 " "Pin SDRAM_DATA\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[27] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[27\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[28\] 3.3-V LVTTL R3 " "Pin SDRAM_DATA\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[28] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[28\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[29\] 3.3-V LVTTL T3 " "Pin SDRAM_DATA\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[29] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[29\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[30\] 3.3-V LVTTL U4 " "Pin SDRAM_DATA\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[30] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[30\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DATA\[31\] 3.3-V LVTTL U1 " "Pin SDRAM_DATA\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DATA[31] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DATA\[31\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_DAT 3.3-V LVTTL A8 " "Pin I2C_DAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { I2C_DAT } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_DAT" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CK_CLK 3.3-V LVTTL AD15 " "Pin CK_CLK uses I/O standard 3.3-V LVTTL at AD15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { CK_CLK } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CK_CLK" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 386 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CK_DAT 3.3-V LVTTL AG25 " "Pin CK_DAT uses I/O standard 3.3-V LVTTL at AG25" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { CK_DAT } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CK_DAT" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL AB22 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at AB22" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 384 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL AC15 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 384 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL AB21 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 384 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL Y17 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 384 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL AC21 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 384 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL Y16 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 384 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL AD21 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 384 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL AE16 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 384 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK50MHZ 3.3-V LVTTL Y2 " "Pin CLK50MHZ uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { CLK50MHZ } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK50MHZ" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SWITCH\[9\] 3.3-V LVTTL AB25 " "Pin SWITCH\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SWITCH[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWITCH\[9\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DE1RXD 3.3-V LVTTL G12 " "Pin DE1RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DE1RXD } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE1RXD" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 284 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OPTRXD 3.3-V LVTTL AE21 " "Pin OPTRXD uses I/O standard 3.3-V LVTTL at AE21" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { OPTRXD } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OPTRXD" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 286 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AF14 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AF14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SD_WP_N } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 339 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SWITCH\[6\] 3.3-V LVTTL AD26 " "Pin SWITCH\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SWITCH[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWITCH\[6\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P_SWITCH\[3\] 3.3-V LVTTL AF21 " "Pin P_SWITCH\[3\] uses I/O standard 3.3-V LVTTL at AF21" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { P_SWITCH[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P_SWITCH\[3\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 332 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P_SWITCH\[0\] 3.3-V LVTTL AF25 " "Pin P_SWITCH\[0\] uses I/O standard 3.3-V LVTTL at AF25" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { P_SWITCH[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P_SWITCH\[0\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 332 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P_SWITCH\[2\] 3.3-V LVTTL AE22 " "Pin P_SWITCH\[2\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { P_SWITCH[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P_SWITCH\[2\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 332 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "P_SWITCH\[1\] 3.3-V LVTTL AC22 " "Pin P_SWITCH\[1\] uses I/O standard 3.3-V LVTTL at AC22" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { P_SWITCH[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P_SWITCH\[1\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 332 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON_N\[0\] 3.3-V LVTTL M23 " "Pin BUTTON_N\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { BUTTON_N[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON_N\[0\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 374 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SWITCH\[2\] 3.3-V LVTTL AC27 " "Pin SWITCH\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SWITCH[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWITCH\[2\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SWITCH\[1\] 3.3-V LVTTL AC28 " "Pin SWITCH\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SWITCH[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWITCH\[1\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON_N\[3\] 3.3-V LVTTL R24 " "Pin BUTTON_N\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { BUTTON_N[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON_N\[3\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 374 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SWITCH\[3\] 3.3-V LVTTL AD27 " "Pin SWITCH\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SWITCH[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWITCH\[3\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 292 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MISO 3.3-V LVTTL AE14 " "Pin MISO uses I/O standard 3.3-V LVTTL at AE14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { MISO } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MISO" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 335 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PADDLE_CLK\[2\] 3.3-V LVTTL AF15 " "Pin PADDLE_CLK\[2\] uses I/O standard 3.3-V LVTTL at AF15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PADDLE_CLK[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PADDLE_CLK\[2\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 331 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PADDLE_CLK\[3\] 3.3-V LVTTL AD19 " "Pin PADDLE_CLK\[3\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PADDLE_CLK[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PADDLE_CLK\[3\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 331 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PADDLE_CLK\[0\] 3.3-V LVTTL AF16 " "Pin PADDLE_CLK\[0\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PADDLE_CLK[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PADDLE_CLK\[0\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 331 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PADDLE_CLK\[1\] 3.3-V LVTTL AC19 " "Pin PADDLE_CLK\[1\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PADDLE_CLK[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PADDLE_CLK\[1\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 331 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 295 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SWITCH\[0\] 3.3-V LVTTL AB28 " "Pin SWITCH\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SWITCH[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWITCH\[0\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SWITCH\[7\] 3.3-V LVTTL AB26 " "Pin SWITCH\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SWITCH[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWITCH\[7\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SWITCH\[8\] 3.3-V LVTTL AC25 " "Pin SWITCH\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SWITCH[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWITCH\[8\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SWITCH\[5\] 3.3-V LVTTL AC26 " "Pin SWITCH\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SWITCH[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWITCH\[5\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_clk 3.3-V LVTTL G6 " "Pin ps2_clk uses I/O standard 3.3-V LVTTL at G6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ps2_clk } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_clk" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 279 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_data 3.3-V LVTTL H5 " "Pin ps2_data uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ps2_data } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_data" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 280 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SWITCH\[4\] 3.3-V LVTTL AB27 " "Pin SWITCH\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SWITCH[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWITCH\[4\]" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "WF_RXD 3.3-V LVTTL AD25 " "Pin WF_RXD uses I/O standard 3.3-V LVTTL at AD25" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { WF_RXD } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "WF_RXD" } } } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 380 0 0 } } { "temporary_test_loc" "" { Generic "X:/COCO3_Mister/CoCo3FPGA/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1627185929071 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1627185929071 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "X:/COCO3_Mister/CoCo3FPGA/coco3fpga_dw.fit.smsg " "Generated suppressed messages file X:/COCO3_Mister/CoCo3FPGA/coco3fpga_dw.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1627185930103 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 152 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 152 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6230 " "Peak virtual memory: 6230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627185938306 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 24 21:05:38 2021 " "Processing ended: Sat Jul 24 21:05:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627185938306 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:51 " "Elapsed time: 00:02:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627185938306 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:09 " "Total CPU time (on all processors): 00:03:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627185938306 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1627185938306 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1627185954088 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627185954088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 24 21:05:53 2021 " "Processing started: Sat Jul 24 21:05:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627185954088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1627185954088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off coco3fpga_dw -c coco3fpga_dw " "Command: quartus_asm --read_settings_files=off --write_settings_files=off coco3fpga_dw -c coco3fpga_dw" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1627185954088 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1627185955416 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1627185961541 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1627185961744 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627185970103 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 24 21:06:10 2021 " "Processing ended: Sat Jul 24 21:06:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627185970103 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627185970103 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627185970103 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1627185970103 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1627185973978 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1627185976353 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627185976353 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 24 21:06:14 2021 " "Processing started: Sat Jul 24 21:06:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627185976353 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185976353 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta coco3fpga_dw -c coco3fpga_dw " "Command: quartus_sta coco3fpga_dw -c coco3fpga_dw" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185976353 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1627185976525 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185977760 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185977760 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185977807 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185977807 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "31 " "TimeQuest Timing Analyzer is analyzing 31 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185980229 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_14i1 " "Entity dcfifo_14i1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627185982400 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627185982400 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1627185982400 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_m6m1 " "Entity dcfifo_m6m1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627185982400 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627185982400 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1627185982400 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_s6m1 " "Entity dcfifo_s6m1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627185982400 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627185982400 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1627185982400 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982400 ""}
{ "Info" "ISTA_SDC_FOUND" "coco3fpga_dw.sdc " "Reading SDC File: 'coco3fpga_dw.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982432 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982447 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CoCo3FPGA_dw.sdc 26 RAM1_DATA* port " "Ignored filter at CoCo3FPGA_dw.sdc(26): RAM1_DATA* could not be matched with a port" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CoCo3FPGA_dw.sdc 26 Argument <targets> is an empty collection " "Ignored set_input_delay at CoCo3FPGA_dw.sdc(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -fall -clock CLK50MHZ 10 \[get_ports RAM1_DATA*\] " "set_input_delay -fall -clock CLK50MHZ 10 \[get_ports RAM1_DATA*\]" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1627185982447 ""}  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982447 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CoCo3FPGA_dw.sdc 27 RAM1_ADDRESS* port " "Ignored filter at CoCo3FPGA_dw.sdc(27): RAM1_ADDRESS* could not be matched with a port" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay CoCo3FPGA_dw.sdc 27 Argument <targets> is an empty collection " "Ignored set_output_delay at CoCo3FPGA_dw.sdc(27): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -fall -clock CLK50MHZ 1 \[get_ports RAM1_ADDRESS*\] " "set_output_delay -fall -clock CLK50MHZ 1 \[get_ports RAM1_ADDRESS*\]" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1627185982447 ""}  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982447 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CoCo3FPGA_dw.sdc 28 RAM1_RW* port " "Ignored filter at CoCo3FPGA_dw.sdc(28): RAM1_RW* could not be matched with a port" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay CoCo3FPGA_dw.sdc 28 Argument <targets> is an empty collection " "Ignored set_output_delay at CoCo3FPGA_dw.sdc(28): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -fall -clock CLK50MHZ 1 \[get_ports RAM1_RW*\] " "set_output_delay -fall -clock CLK50MHZ 1 \[get_ports RAM1_RW*\]" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1627185982447 ""}  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982447 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CoCo3FPGA_dw.sdc 29 RAM1_BE* port " "Ignored filter at CoCo3FPGA_dw.sdc(29): RAM1_BE* could not be matched with a port" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay CoCo3FPGA_dw.sdc 29 Argument <targets> is an empty collection " "Ignored set_output_delay at CoCo3FPGA_dw.sdc(29): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -fall -clock CLK50MHZ 4 \[get_ports RAM1_BE*\] " "set_output_delay -fall -clock CLK50MHZ 4 \[get_ports RAM1_BE*\]" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1627185982447 ""}  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982447 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CoCo3FPGA_dw.sdc 31 PH_2 port " "Ignored filter at CoCo3FPGA_dw.sdc(31): PH_2 could not be matched with a port" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay CoCo3FPGA_dw.sdc 31 Argument <targets> is an empty collection " "Ignored set_output_delay at CoCo3FPGA_dw.sdc(31): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -fall -clock CLK50MHZ 1 \[get_ports PH_2\] " "set_output_delay -fall -clock CLK50MHZ 1 \[get_ports PH_2\]" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1627185982447 ""}  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982447 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PH_2_RAW " "Node: PH_2_RAW was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpu09:GLBCPU09\|state.pshu_cc_state PH_2_RAW " "Register cpu09:GLBCPU09\|state.pshu_cc_state is being clocked by PH_2_RAW" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185982510 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982510 "|coco3fpga_dw|PH_2_RAW"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TIMER_INT_N " "Node: TIMER_INT_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TIMER3_IRQ_STAT_N TIMER_INT_N " "Register TIMER3_IRQ_STAT_N is being clocked by TIMER_INT_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185982525 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982525 "|coco3fpga_dw|TIMER_INT_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MCLOCK\[9\] " "Node: MCLOCK\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU_RESET MCLOCK\[9\] " "Register CPU_RESET is being clocked by MCLOCK\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185982525 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982525 "|coco3fpga_dw|MCLOCK[9]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COCOKEY:coco_keyboard\|KB_CLK\[4\] " "Node: COCOKEY:coco_keyboard\|KB_CLK\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COCOKEY:coco_keyboard\|RESET COCOKEY:coco_keyboard\|KB_CLK\[4\] " "Register COCOKEY:coco_keyboard\|RESET is being clocked by COCOKEY:coco_keyboard\|KB_CLK\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185982525 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982525 "|coco3fpga_dw|COCOKEY:coco_keyboard|KB_CLK[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COCO3VIDEO:COCOVID\|VSYNC_N " "Node: COCO3VIDEO:COCOVID\|VSYNC_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COCOKEY:coco_keyboard\|SLO_RESET\[4\] COCO3VIDEO:COCOVID\|VSYNC_N " "Register COCOKEY:coco_keyboard\|SLO_RESET\[4\] is being clocked by COCO3VIDEO:COCOVID\|VSYNC_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185982525 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982525 "|coco3fpga_dw|COCO3VIDEO:COCOVID|VSYNC_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COCO3VIDEO:COCOVID\|HSYNC_N " "Node: COCO3VIDEO:COCOVID\|HSYNC_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COCO3VIDEO:COCOVID\|VSYNC_N COCO3VIDEO:COCOVID\|HSYNC_N " "Register COCO3VIDEO:COCOVID\|VSYNC_N is being clocked by COCO3VIDEO:COCOVID\|HSYNC_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185982525 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982525 "|coco3fpga_dw|COCO3VIDEO:COCOVID|HSYNC_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MCLOCK\[0\] " "Node: MCLOCK\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COCO3VIDEO:COCOVID\|HSYNC_N MCLOCK\[0\] " "Register COCO3VIDEO:COCOVID\|HSYNC_N is being clocked by MCLOCK\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185982525 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982525 "|coco3fpga_dw|MCLOCK[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MCLOCK\[2\] " "Node: MCLOCK\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component\|dcfifo_s6m1:auto_generated\|rdptr_g\[9\] MCLOCK\[2\] " "Register FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component\|dcfifo_s6m1:auto_generated\|rdptr_g\[9\] is being clocked by MCLOCK\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185982525 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982525 "|coco3fpga_dw|MCLOCK[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COCO3VIDEO:COCOVID\|VBLANKING " "Node: COCO3VIDEO:COCOVID\|VBLANKING was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch COCO3VIDEO:COCOVID\|ROW_ADD\[9\]~39 COCO3VIDEO:COCOVID\|VBLANKING " "Latch COCO3VIDEO:COCOVID\|ROW_ADD\[9\]~39 is being clocked by COCO3VIDEO:COCOVID\|VBLANKING" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185982525 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982525 "|coco3fpga_dw|COCO3VIDEO:COCOVID|VBLANKING"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "glb6551:RS232\|TX_CLK_REG " "Node: glb6551:RS232\|TX_CLK_REG was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register glb6551:RS232\|uart51_rx:rx\|READY glb6551:RS232\|TX_CLK_REG " "Register glb6551:RS232\|uart51_rx:rx\|READY is being clocked by glb6551:RS232\|TX_CLK_REG" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185982525 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982525 "|coco3fpga_dw|glb6551:RS232|TX_CLK_REG"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COM1_CLOCK_X " "Node: COM1_CLOCK_X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COM2_STATE\[2\] COM1_CLOCK_X " "Register COM2_STATE\[2\] is being clocked by COM1_CLOCK_X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185982525 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982525 "|coco3fpga_dw|COM1_CLOCK_X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COM2_STATE\[2\] " "Node: COM2_STATE\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register glb6551:RS232\|TX_CLK_REG COM2_STATE\[2\] " "Register glb6551:RS232\|TX_CLK_REG is being clocked by COM2_STATE\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185982525 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982525 "|coco3fpga_dw|COM2_STATE[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MCLOCK\[6\] " "Node: MCLOCK\[6\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C:GLB_I2C\|DATA_IN\[5\] MCLOCK\[6\] " "Register I2C:GLB_I2C\|DATA_IN\[5\] is being clocked by MCLOCK\[6\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185982525 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982525 "|coco3fpga_dw|MCLOCK[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "V_SYNC~reg0 " "Node: V_SYNC~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SEC\[9\] V_SYNC~reg0 " "Register SEC\[9\] is being clocked by V_SYNC~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185982525 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982525 "|coco3fpga_dw|V_SYNC~reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PADDLE_CLK\[3\] " "Node: PADDLE_CLK\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PADDLE_LATCH_3\[11\] PADDLE_CLK\[3\] " "Register PADDLE_LATCH_3\[11\] is being clocked by PADDLE_CLK\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185982525 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982525 "|coco3fpga_dw|PADDLE_CLK[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PADDLE_CLK\[2\] " "Node: PADDLE_CLK\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PADDLE_LATCH_2\[3\] PADDLE_CLK\[2\] " "Register PADDLE_LATCH_2\[3\] is being clocked by PADDLE_CLK\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185982525 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982525 "|coco3fpga_dw|PADDLE_CLK[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PADDLE_CLK\[1\] " "Node: PADDLE_CLK\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PADDLE_LATCH_1\[11\] PADDLE_CLK\[1\] " "Register PADDLE_LATCH_1\[11\] is being clocked by PADDLE_CLK\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185982525 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982525 "|coco3fpga_dw|PADDLE_CLK[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PADDLE_CLK\[0\] " "Node: PADDLE_CLK\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PADDLE_LATCH_0\[3\] PADDLE_CLK\[0\] " "Register PADDLE_LATCH_0\[3\] is being clocked by PADDLE_CLK\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185982525 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982525 "|coco3fpga_dw|PADDLE_CLK[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CART1_POL " "Node: CART1_POL was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CART1_FIRQ_STAT_N CART1_POL " "Register CART1_FIRQ_STAT_N is being clocked by CART1_POL" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185982525 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982525 "|coco3fpga_dw|CART1_POL"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BUTTON_N\[0\] " "Node: BUTTON_N\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KEY3_FIRQ_STAT_N BUTTON_N\[0\] " "Register KEY3_FIRQ_STAT_N is being clocked by BUTTON_N\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185982525 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982525 "|coco3fpga_dw|BUTTON_N[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RESET_N " "Node: RESET_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MPI_CTS\[1\]~1 RESET_N " "Latch MPI_CTS\[1\]~1 is being clocked by RESET_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185982525 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982525 "|coco3fpga_dw|RESET_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CART_INT_IN_N " "Node: CART_INT_IN_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CART3_FIRQ_STAT_N CART_INT_IN_N " "Register CART3_FIRQ_STAT_N is being clocked by CART_INT_IN_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185982525 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982525 "|coco3fpga_dw|CART_INT_IN_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_DACLRCK " "Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register altshift_taps:LEFT_BUF2_rtl_0\|shift_taps_56m:auto_generated\|altsyncram_uk31:altsyncram4\|ram_block5a0 AUD_DACLRCK " "Register altshift_taps:LEFT_BUF2_rtl_0\|shift_taps_56m:auto_generated\|altsyncram_uk31:altsyncram4\|ram_block5a0 is being clocked by AUD_DACLRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185982525 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982525 "|coco3fpga_dw|AUD_DACLRCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUD_DACDAT~reg0 AUD_BCLK " "Register AUD_DACDAT~reg0 is being clocked by AUD_BCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185982525 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982525 "|coco3fpga_dw|AUD_BCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BUTTON_N\[3\] " "Node: BUTTON_N\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MUGS BUTTON_N\[3\] " "Latch MUGS is being clocked by BUTTON_N\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185982525 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982525 "|coco3fpga_dw|BUTTON_N[3]"}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[0\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[0\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982541 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[0\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[0\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982541 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[10\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[10\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982541 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[10\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[10\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982541 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[11\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[11\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982541 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[11\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[11\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982541 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[12\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[12\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982541 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[12\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[12\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982541 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[13\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[13\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982541 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[13\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[13\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982541 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[14\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[14\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982541 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[14\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[14\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982541 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[15\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[15\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982541 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[15\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[15\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982541 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[1\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[1\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982541 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[1\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[1\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982541 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[2\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[2\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982541 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[2\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[2\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982541 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[3\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[3\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982541 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[3\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[3\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982541 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[4\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[4\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982541 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[4\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[4\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982541 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[5\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[5\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982541 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[5\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[5\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982541 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[6\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[6\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982541 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[6\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[6\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982541 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[7\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[7\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982541 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[7\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[7\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982541 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[8\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[8\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982541 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[8\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[8\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982541 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[9\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[9\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input RAM0_DATA\[9\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[9\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[0\] rising CLK50MHZ rise max " "Port \"RAM0_ADDRESS\[0\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[0\] rising CLK50MHZ rise min " "Port \"RAM0_ADDRESS\[0\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[10\] rising CLK50MHZ rise max " "Port \"RAM0_ADDRESS\[10\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[10\] rising CLK50MHZ rise min " "Port \"RAM0_ADDRESS\[10\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[11\] rising CLK50MHZ rise max " "Port \"RAM0_ADDRESS\[11\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[11\] rising CLK50MHZ rise min " "Port \"RAM0_ADDRESS\[11\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[12\] rising CLK50MHZ rise max " "Port \"RAM0_ADDRESS\[12\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[12\] rising CLK50MHZ rise min " "Port \"RAM0_ADDRESS\[12\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[13\] rising CLK50MHZ rise max " "Port \"RAM0_ADDRESS\[13\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[13\] rising CLK50MHZ rise min " "Port \"RAM0_ADDRESS\[13\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[14\] rising CLK50MHZ rise max " "Port \"RAM0_ADDRESS\[14\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[14\] rising CLK50MHZ rise min " "Port \"RAM0_ADDRESS\[14\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[15\] rising CLK50MHZ rise max " "Port \"RAM0_ADDRESS\[15\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[15\] rising CLK50MHZ rise min " "Port \"RAM0_ADDRESS\[15\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[16\] rising CLK50MHZ rise max " "Port \"RAM0_ADDRESS\[16\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[16\] rising CLK50MHZ rise min " "Port \"RAM0_ADDRESS\[16\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[17\] rising CLK50MHZ rise max " "Port \"RAM0_ADDRESS\[17\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[17\] rising CLK50MHZ rise min " "Port \"RAM0_ADDRESS\[17\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[18\] rising CLK50MHZ rise max " "Port \"RAM0_ADDRESS\[18\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[18\] rising CLK50MHZ rise min " "Port \"RAM0_ADDRESS\[18\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[19\] rising CLK50MHZ rise max " "Port \"RAM0_ADDRESS\[19\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[19\] rising CLK50MHZ rise min " "Port \"RAM0_ADDRESS\[19\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[1\] rising CLK50MHZ rise max " "Port \"RAM0_ADDRESS\[1\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[1\] rising CLK50MHZ rise min " "Port \"RAM0_ADDRESS\[1\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[2\] rising CLK50MHZ rise max " "Port \"RAM0_ADDRESS\[2\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[2\] rising CLK50MHZ rise min " "Port \"RAM0_ADDRESS\[2\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[3\] rising CLK50MHZ rise max " "Port \"RAM0_ADDRESS\[3\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[3\] rising CLK50MHZ rise min " "Port \"RAM0_ADDRESS\[3\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[4\] rising CLK50MHZ rise max " "Port \"RAM0_ADDRESS\[4\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[4\] rising CLK50MHZ rise min " "Port \"RAM0_ADDRESS\[4\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[5\] rising CLK50MHZ rise max " "Port \"RAM0_ADDRESS\[5\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[5\] rising CLK50MHZ rise min " "Port \"RAM0_ADDRESS\[5\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[6\] rising CLK50MHZ rise max " "Port \"RAM0_ADDRESS\[6\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[6\] rising CLK50MHZ rise min " "Port \"RAM0_ADDRESS\[6\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[7\] rising CLK50MHZ rise max " "Port \"RAM0_ADDRESS\[7\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[7\] rising CLK50MHZ rise min " "Port \"RAM0_ADDRESS\[7\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[8\] rising CLK50MHZ rise max " "Port \"RAM0_ADDRESS\[8\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[8\] rising CLK50MHZ rise min " "Port \"RAM0_ADDRESS\[8\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[9\] rising CLK50MHZ rise max " "Port \"RAM0_ADDRESS\[9\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_ADDRESS\[9\] rising CLK50MHZ rise min " "Port \"RAM0_ADDRESS\[9\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_BE0_N rising CLK50MHZ rise max " "Port \"RAM0_BE0_N\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_BE0_N rising CLK50MHZ rise min " "Port \"RAM0_BE0_N\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_BE1_N rising CLK50MHZ rise max " "Port \"RAM0_BE1_N\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_BE1_N rising CLK50MHZ rise min " "Port \"RAM0_BE1_N\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[0\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[0\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[0\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[0\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[10\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[10\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[10\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[10\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[11\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[11\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[11\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[11\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[12\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[12\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[12\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[12\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[13\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[13\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[13\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[13\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[14\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[14\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[14\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[14\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[15\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[15\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[15\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[15\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[1\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[1\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[1\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[1\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[2\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[2\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[2\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[2\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[3\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[3\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[3\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[3\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[4\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[4\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[4\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[4\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[5\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[5\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[5\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[5\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[6\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[6\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[6\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[6\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[7\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[7\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[7\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[7\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[8\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[8\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[8\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[8\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[9\] rising CLK50MHZ rise max " "Port \"RAM0_DATA\[9\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_DATA\[9\] rising CLK50MHZ rise min " "Port \"RAM0_DATA\[9\]\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_RW_N rising CLK50MHZ rise max " "Port \"RAM0_RW_N\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output RAM0_RW_N rising CLK50MHZ rise min " "Port \"RAM0_RW_N\" relative to the rising edge of clock \"CLK50MHZ\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982557 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982572 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1627185982604 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1627185982744 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1627185982854 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.244 " "Worst-case setup slack is -0.244" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627185982869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627185982869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.244              -0.425 CLK50MHZ  " "   -0.244              -0.425 CLK50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627185982869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627185982900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627185982900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 CLK50MHZ  " "    0.402               0.000 CLK50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627185982900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982900 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982979 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185982994 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.511 " "Worst-case minimum pulse width slack is 9.511" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627185983010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627185983010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.511               0.000 CLK50MHZ  " "    9.511               0.000 CLK50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627185983010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185983010 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185983166 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627185983244 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 17 " "Number of Synchronizer Chains Found: 17" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627185983244 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627185983244 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627185983244 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 21.218 ns " "Worst Case Available Settling Time: 21.218 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627185983244 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627185983244 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185983244 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1627185983275 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185983557 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185986557 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PH_2_RAW " "Node: PH_2_RAW was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpu09:GLBCPU09\|state.pshu_cc_state PH_2_RAW " "Register cpu09:GLBCPU09\|state.pshu_cc_state is being clocked by PH_2_RAW" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185987682 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185987682 "|coco3fpga_dw|PH_2_RAW"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TIMER_INT_N " "Node: TIMER_INT_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TIMER3_IRQ_STAT_N TIMER_INT_N " "Register TIMER3_IRQ_STAT_N is being clocked by TIMER_INT_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185987682 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185987682 "|coco3fpga_dw|TIMER_INT_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MCLOCK\[9\] " "Node: MCLOCK\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU_RESET MCLOCK\[9\] " "Register CPU_RESET is being clocked by MCLOCK\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185987682 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185987682 "|coco3fpga_dw|MCLOCK[9]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COCOKEY:coco_keyboard\|KB_CLK\[4\] " "Node: COCOKEY:coco_keyboard\|KB_CLK\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COCOKEY:coco_keyboard\|RESET COCOKEY:coco_keyboard\|KB_CLK\[4\] " "Register COCOKEY:coco_keyboard\|RESET is being clocked by COCOKEY:coco_keyboard\|KB_CLK\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185987682 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185987682 "|coco3fpga_dw|COCOKEY:coco_keyboard|KB_CLK[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COCO3VIDEO:COCOVID\|VSYNC_N " "Node: COCO3VIDEO:COCOVID\|VSYNC_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COCOKEY:coco_keyboard\|SLO_RESET\[4\] COCO3VIDEO:COCOVID\|VSYNC_N " "Register COCOKEY:coco_keyboard\|SLO_RESET\[4\] is being clocked by COCO3VIDEO:COCOVID\|VSYNC_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185987682 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185987682 "|coco3fpga_dw|COCO3VIDEO:COCOVID|VSYNC_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COCO3VIDEO:COCOVID\|HSYNC_N " "Node: COCO3VIDEO:COCOVID\|HSYNC_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COCO3VIDEO:COCOVID\|VSYNC_N COCO3VIDEO:COCOVID\|HSYNC_N " "Register COCO3VIDEO:COCOVID\|VSYNC_N is being clocked by COCO3VIDEO:COCOVID\|HSYNC_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185987682 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185987682 "|coco3fpga_dw|COCO3VIDEO:COCOVID|HSYNC_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MCLOCK\[0\] " "Node: MCLOCK\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COCO3VIDEO:COCOVID\|HSYNC_N MCLOCK\[0\] " "Register COCO3VIDEO:COCOVID\|HSYNC_N is being clocked by MCLOCK\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185987682 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185987682 "|coco3fpga_dw|MCLOCK[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MCLOCK\[2\] " "Node: MCLOCK\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component\|dcfifo_s6m1:auto_generated\|rdptr_g\[9\] MCLOCK\[2\] " "Register FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component\|dcfifo_s6m1:auto_generated\|rdptr_g\[9\] is being clocked by MCLOCK\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185987682 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185987682 "|coco3fpga_dw|MCLOCK[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COCO3VIDEO:COCOVID\|VBLANKING " "Node: COCO3VIDEO:COCOVID\|VBLANKING was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch COCO3VIDEO:COCOVID\|ROW_ADD\[9\]~39 COCO3VIDEO:COCOVID\|VBLANKING " "Latch COCO3VIDEO:COCOVID\|ROW_ADD\[9\]~39 is being clocked by COCO3VIDEO:COCOVID\|VBLANKING" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185987682 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185987682 "|coco3fpga_dw|COCO3VIDEO:COCOVID|VBLANKING"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "glb6551:RS232\|TX_CLK_REG " "Node: glb6551:RS232\|TX_CLK_REG was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register glb6551:RS232\|uart51_rx:rx\|READY glb6551:RS232\|TX_CLK_REG " "Register glb6551:RS232\|uart51_rx:rx\|READY is being clocked by glb6551:RS232\|TX_CLK_REG" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185987697 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185987697 "|coco3fpga_dw|glb6551:RS232|TX_CLK_REG"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COM1_CLOCK_X " "Node: COM1_CLOCK_X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COM2_STATE\[2\] COM1_CLOCK_X " "Register COM2_STATE\[2\] is being clocked by COM1_CLOCK_X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185987697 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185987697 "|coco3fpga_dw|COM1_CLOCK_X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COM2_STATE\[2\] " "Node: COM2_STATE\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register glb6551:RS232\|TX_CLK_REG COM2_STATE\[2\] " "Register glb6551:RS232\|TX_CLK_REG is being clocked by COM2_STATE\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185987697 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185987697 "|coco3fpga_dw|COM2_STATE[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MCLOCK\[6\] " "Node: MCLOCK\[6\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C:GLB_I2C\|DATA_IN\[5\] MCLOCK\[6\] " "Register I2C:GLB_I2C\|DATA_IN\[5\] is being clocked by MCLOCK\[6\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185987697 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185987697 "|coco3fpga_dw|MCLOCK[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "V_SYNC~reg0 " "Node: V_SYNC~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SEC\[9\] V_SYNC~reg0 " "Register SEC\[9\] is being clocked by V_SYNC~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185987697 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185987697 "|coco3fpga_dw|V_SYNC~reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PADDLE_CLK\[3\] " "Node: PADDLE_CLK\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PADDLE_LATCH_3\[11\] PADDLE_CLK\[3\] " "Register PADDLE_LATCH_3\[11\] is being clocked by PADDLE_CLK\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185987697 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185987697 "|coco3fpga_dw|PADDLE_CLK[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PADDLE_CLK\[2\] " "Node: PADDLE_CLK\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PADDLE_LATCH_2\[3\] PADDLE_CLK\[2\] " "Register PADDLE_LATCH_2\[3\] is being clocked by PADDLE_CLK\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185987697 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185987697 "|coco3fpga_dw|PADDLE_CLK[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PADDLE_CLK\[1\] " "Node: PADDLE_CLK\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PADDLE_LATCH_1\[11\] PADDLE_CLK\[1\] " "Register PADDLE_LATCH_1\[11\] is being clocked by PADDLE_CLK\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185987697 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185987697 "|coco3fpga_dw|PADDLE_CLK[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PADDLE_CLK\[0\] " "Node: PADDLE_CLK\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PADDLE_LATCH_0\[3\] PADDLE_CLK\[0\] " "Register PADDLE_LATCH_0\[3\] is being clocked by PADDLE_CLK\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185987697 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185987697 "|coco3fpga_dw|PADDLE_CLK[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CART1_POL " "Node: CART1_POL was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CART1_FIRQ_STAT_N CART1_POL " "Register CART1_FIRQ_STAT_N is being clocked by CART1_POL" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185987697 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185987697 "|coco3fpga_dw|CART1_POL"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BUTTON_N\[0\] " "Node: BUTTON_N\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KEY3_FIRQ_STAT_N BUTTON_N\[0\] " "Register KEY3_FIRQ_STAT_N is being clocked by BUTTON_N\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185987697 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185987697 "|coco3fpga_dw|BUTTON_N[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RESET_N " "Node: RESET_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MPI_CTS\[1\]~1 RESET_N " "Latch MPI_CTS\[1\]~1 is being clocked by RESET_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185987697 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185987697 "|coco3fpga_dw|RESET_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CART_INT_IN_N " "Node: CART_INT_IN_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CART3_FIRQ_STAT_N CART_INT_IN_N " "Register CART3_FIRQ_STAT_N is being clocked by CART_INT_IN_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185987697 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185987697 "|coco3fpga_dw|CART_INT_IN_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_DACLRCK " "Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register altshift_taps:LEFT_BUF2_rtl_0\|shift_taps_56m:auto_generated\|altsyncram_uk31:altsyncram4\|ram_block5a0 AUD_DACLRCK " "Register altshift_taps:LEFT_BUF2_rtl_0\|shift_taps_56m:auto_generated\|altsyncram_uk31:altsyncram4\|ram_block5a0 is being clocked by AUD_DACLRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185987697 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185987697 "|coco3fpga_dw|AUD_DACLRCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUD_DACDAT~reg0 AUD_BCLK " "Register AUD_DACDAT~reg0 is being clocked by AUD_BCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185987697 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185987697 "|coco3fpga_dw|AUD_BCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BUTTON_N\[3\] " "Node: BUTTON_N\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MUGS BUTTON_N\[3\] " "Latch MUGS is being clocked by BUTTON_N\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185987697 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185987697 "|coco3fpga_dw|BUTTON_N[3]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185987697 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1627185987744 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185987744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.238 " "Worst-case setup slack is -0.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627185987775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627185987775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.238              -0.438 CLK50MHZ  " "   -0.238              -0.438 CLK50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627185987775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185987775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627185987807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627185987807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 CLK50MHZ  " "    0.354               0.000 CLK50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627185987807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185987807 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185987824 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185987838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.460 " "Worst-case minimum pulse width slack is 9.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627185987900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627185987900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.460               0.000 CLK50MHZ  " "    9.460               0.000 CLK50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627185987900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185987900 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185987979 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627185988010 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 17 " "Number of Synchronizer Chains Found: 17" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627185988010 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627185988010 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627185988010 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 21.789 ns " "Worst Case Available Settling Time: 21.789 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627185988010 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627185988010 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185988010 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1627185988041 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PH_2_RAW " "Node: PH_2_RAW was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpu09:GLBCPU09\|state.pshu_cc_state PH_2_RAW " "Register cpu09:GLBCPU09\|state.pshu_cc_state is being clocked by PH_2_RAW" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185990057 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185990057 "|coco3fpga_dw|PH_2_RAW"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TIMER_INT_N " "Node: TIMER_INT_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TIMER3_IRQ_STAT_N TIMER_INT_N " "Register TIMER3_IRQ_STAT_N is being clocked by TIMER_INT_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185990057 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185990057 "|coco3fpga_dw|TIMER_INT_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MCLOCK\[9\] " "Node: MCLOCK\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU_RESET MCLOCK\[9\] " "Register CPU_RESET is being clocked by MCLOCK\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185990057 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185990057 "|coco3fpga_dw|MCLOCK[9]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COCOKEY:coco_keyboard\|KB_CLK\[4\] " "Node: COCOKEY:coco_keyboard\|KB_CLK\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COCOKEY:coco_keyboard\|RESET COCOKEY:coco_keyboard\|KB_CLK\[4\] " "Register COCOKEY:coco_keyboard\|RESET is being clocked by COCOKEY:coco_keyboard\|KB_CLK\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185990057 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185990057 "|coco3fpga_dw|COCOKEY:coco_keyboard|KB_CLK[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COCO3VIDEO:COCOVID\|VSYNC_N " "Node: COCO3VIDEO:COCOVID\|VSYNC_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COCOKEY:coco_keyboard\|SLO_RESET\[4\] COCO3VIDEO:COCOVID\|VSYNC_N " "Register COCOKEY:coco_keyboard\|SLO_RESET\[4\] is being clocked by COCO3VIDEO:COCOVID\|VSYNC_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185990057 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185990057 "|coco3fpga_dw|COCO3VIDEO:COCOVID|VSYNC_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COCO3VIDEO:COCOVID\|HSYNC_N " "Node: COCO3VIDEO:COCOVID\|HSYNC_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COCO3VIDEO:COCOVID\|VSYNC_N COCO3VIDEO:COCOVID\|HSYNC_N " "Register COCO3VIDEO:COCOVID\|VSYNC_N is being clocked by COCO3VIDEO:COCOVID\|HSYNC_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185990057 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185990057 "|coco3fpga_dw|COCO3VIDEO:COCOVID|HSYNC_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MCLOCK\[0\] " "Node: MCLOCK\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COCO3VIDEO:COCOVID\|HSYNC_N MCLOCK\[0\] " "Register COCO3VIDEO:COCOVID\|HSYNC_N is being clocked by MCLOCK\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185990057 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185990057 "|coco3fpga_dw|MCLOCK[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MCLOCK\[2\] " "Node: MCLOCK\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component\|dcfifo_s6m1:auto_generated\|rdptr_g\[9\] MCLOCK\[2\] " "Register FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component\|dcfifo_s6m1:auto_generated\|rdptr_g\[9\] is being clocked by MCLOCK\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185990057 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185990057 "|coco3fpga_dw|MCLOCK[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COCO3VIDEO:COCOVID\|VBLANKING " "Node: COCO3VIDEO:COCOVID\|VBLANKING was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch COCO3VIDEO:COCOVID\|ROW_ADD\[9\]~39 COCO3VIDEO:COCOVID\|VBLANKING " "Latch COCO3VIDEO:COCOVID\|ROW_ADD\[9\]~39 is being clocked by COCO3VIDEO:COCOVID\|VBLANKING" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185990057 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185990057 "|coco3fpga_dw|COCO3VIDEO:COCOVID|VBLANKING"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "glb6551:RS232\|TX_CLK_REG " "Node: glb6551:RS232\|TX_CLK_REG was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register glb6551:RS232\|uart51_rx:rx\|READY glb6551:RS232\|TX_CLK_REG " "Register glb6551:RS232\|uart51_rx:rx\|READY is being clocked by glb6551:RS232\|TX_CLK_REG" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185990057 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185990057 "|coco3fpga_dw|glb6551:RS232|TX_CLK_REG"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COM1_CLOCK_X " "Node: COM1_CLOCK_X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COM2_STATE\[2\] COM1_CLOCK_X " "Register COM2_STATE\[2\] is being clocked by COM1_CLOCK_X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185990057 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185990057 "|coco3fpga_dw|COM1_CLOCK_X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COM2_STATE\[2\] " "Node: COM2_STATE\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register glb6551:RS232\|TX_CLK_REG COM2_STATE\[2\] " "Register glb6551:RS232\|TX_CLK_REG is being clocked by COM2_STATE\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185990057 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185990057 "|coco3fpga_dw|COM2_STATE[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MCLOCK\[6\] " "Node: MCLOCK\[6\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C:GLB_I2C\|DATA_IN\[5\] MCLOCK\[6\] " "Register I2C:GLB_I2C\|DATA_IN\[5\] is being clocked by MCLOCK\[6\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185990072 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185990072 "|coco3fpga_dw|MCLOCK[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "V_SYNC~reg0 " "Node: V_SYNC~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SEC\[9\] V_SYNC~reg0 " "Register SEC\[9\] is being clocked by V_SYNC~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185990072 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185990072 "|coco3fpga_dw|V_SYNC~reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PADDLE_CLK\[3\] " "Node: PADDLE_CLK\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PADDLE_LATCH_3\[11\] PADDLE_CLK\[3\] " "Register PADDLE_LATCH_3\[11\] is being clocked by PADDLE_CLK\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185990072 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185990072 "|coco3fpga_dw|PADDLE_CLK[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PADDLE_CLK\[2\] " "Node: PADDLE_CLK\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PADDLE_LATCH_2\[3\] PADDLE_CLK\[2\] " "Register PADDLE_LATCH_2\[3\] is being clocked by PADDLE_CLK\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185990072 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185990072 "|coco3fpga_dw|PADDLE_CLK[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PADDLE_CLK\[1\] " "Node: PADDLE_CLK\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PADDLE_LATCH_1\[11\] PADDLE_CLK\[1\] " "Register PADDLE_LATCH_1\[11\] is being clocked by PADDLE_CLK\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185990072 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185990072 "|coco3fpga_dw|PADDLE_CLK[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PADDLE_CLK\[0\] " "Node: PADDLE_CLK\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PADDLE_LATCH_0\[3\] PADDLE_CLK\[0\] " "Register PADDLE_LATCH_0\[3\] is being clocked by PADDLE_CLK\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185990072 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185990072 "|coco3fpga_dw|PADDLE_CLK[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CART1_POL " "Node: CART1_POL was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CART1_FIRQ_STAT_N CART1_POL " "Register CART1_FIRQ_STAT_N is being clocked by CART1_POL" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185990088 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185990088 "|coco3fpga_dw|CART1_POL"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BUTTON_N\[0\] " "Node: BUTTON_N\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KEY3_FIRQ_STAT_N BUTTON_N\[0\] " "Register KEY3_FIRQ_STAT_N is being clocked by BUTTON_N\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185990088 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185990088 "|coco3fpga_dw|BUTTON_N[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RESET_N " "Node: RESET_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MPI_CTS\[1\]~1 RESET_N " "Latch MPI_CTS\[1\]~1 is being clocked by RESET_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185990088 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185990088 "|coco3fpga_dw|RESET_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CART_INT_IN_N " "Node: CART_INT_IN_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CART3_FIRQ_STAT_N CART_INT_IN_N " "Register CART3_FIRQ_STAT_N is being clocked by CART_INT_IN_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185990088 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185990088 "|coco3fpga_dw|CART_INT_IN_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_DACLRCK " "Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register altshift_taps:LEFT_BUF2_rtl_0\|shift_taps_56m:auto_generated\|altsyncram_uk31:altsyncram4\|ram_block5a0 AUD_DACLRCK " "Register altshift_taps:LEFT_BUF2_rtl_0\|shift_taps_56m:auto_generated\|altsyncram_uk31:altsyncram4\|ram_block5a0 is being clocked by AUD_DACLRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185990088 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185990088 "|coco3fpga_dw|AUD_DACLRCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUD_DACDAT~reg0 AUD_BCLK " "Register AUD_DACDAT~reg0 is being clocked by AUD_BCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185990088 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185990088 "|coco3fpga_dw|AUD_BCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BUTTON_N\[3\] " "Node: BUTTON_N\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MUGS BUTTON_N\[3\] " "Latch MUGS is being clocked by BUTTON_N\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627185990088 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185990088 "|coco3fpga_dw|BUTTON_N[3]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185990088 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1627185990104 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185990104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.092 " "Worst-case setup slack is -0.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627185990119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627185990119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.092              -0.170 CLK50MHZ  " "   -0.092              -0.170 CLK50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627185990119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185990119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627185990151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627185990151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 CLK50MHZ  " "    0.180               0.000 CLK50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627185990151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185990151 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185990183 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185990213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.198 " "Worst-case minimum pulse width slack is 9.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627185990229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627185990229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.198               0.000 CLK50MHZ  " "    9.198               0.000 CLK50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627185990229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185990229 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185990354 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627185990385 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 17 " "Number of Synchronizer Chains Found: 17" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627185990385 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627185990385 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627185990385 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 25.954 ns " "Worst Case Available Settling Time: 25.954 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627185990385 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627185990385 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185990385 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185993854 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185993901 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 203 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 203 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5010 " "Peak virtual memory: 5010 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627185994619 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 24 21:06:34 2021 " "Processing ended: Sat Jul 24 21:06:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627185994619 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627185994619 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627185994619 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627185994619 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1627186003463 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627186003463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 24 21:06:43 2021 " "Processing started: Sat Jul 24 21:06:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627186003463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1627186003463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off coco3fpga_dw -c coco3fpga_dw " "Command: quartus_eda --read_settings_files=off --write_settings_files=off coco3fpga_dw -c coco3fpga_dw" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1627186003463 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1627186004807 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "coco3fpga_dw_7_1200mv_85c_slow.vo X:/COCO3_Mister/CoCo3FPGA/simulation/modelsim/ simulation " "Generated file coco3fpga_dw_7_1200mv_85c_slow.vo in folder \"X:/COCO3_Mister/CoCo3FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1627186017807 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "coco3fpga_dw_7_1200mv_0c_slow.vo X:/COCO3_Mister/CoCo3FPGA/simulation/modelsim/ simulation " "Generated file coco3fpga_dw_7_1200mv_0c_slow.vo in folder \"X:/COCO3_Mister/CoCo3FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1627186022604 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "coco3fpga_dw_min_1200mv_0c_fast.vo X:/COCO3_Mister/CoCo3FPGA/simulation/modelsim/ simulation " "Generated file coco3fpga_dw_min_1200mv_0c_fast.vo in folder \"X:/COCO3_Mister/CoCo3FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1627186030448 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "coco3fpga_dw.vo X:/COCO3_Mister/CoCo3FPGA/simulation/modelsim/ simulation " "Generated file coco3fpga_dw.vo in folder \"X:/COCO3_Mister/CoCo3FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1627186039010 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "coco3fpga_dw_7_1200mv_85c_v_slow.sdo X:/COCO3_Mister/CoCo3FPGA/simulation/modelsim/ simulation " "Generated file coco3fpga_dw_7_1200mv_85c_v_slow.sdo in folder \"X:/COCO3_Mister/CoCo3FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1627186044870 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "coco3fpga_dw_7_1200mv_0c_v_slow.sdo X:/COCO3_Mister/CoCo3FPGA/simulation/modelsim/ simulation " "Generated file coco3fpga_dw_7_1200mv_0c_v_slow.sdo in folder \"X:/COCO3_Mister/CoCo3FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1627186050667 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "coco3fpga_dw_min_1200mv_0c_v_fast.sdo X:/COCO3_Mister/CoCo3FPGA/simulation/modelsim/ simulation " "Generated file coco3fpga_dw_min_1200mv_0c_v_fast.sdo in folder \"X:/COCO3_Mister/CoCo3FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1627186059104 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "coco3fpga_dw_v.sdo X:/COCO3_Mister/CoCo3FPGA/simulation/modelsim/ simulation " "Generated file coco3fpga_dw_v.sdo in folder \"X:/COCO3_Mister/CoCo3FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1627186068480 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627186070042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 24 21:07:50 2021 " "Processing ended: Sat Jul 24 21:07:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627186070042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627186070042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627186070042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1627186070042 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 677 s " "Quartus Prime Full Compilation was successful. 0 errors, 677 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1627186071105 ""}
