INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shane/Documents/DIGITAL-SYSTEMS-DESIGN/LabA/tutorial code/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shane/Documents/DIGITAL-SYSTEMS-DESIGN/LabA/tutorial code/project_A/project_A.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
