/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* ADC */
.set ADC_DEC__COHER, CYREG_DEC_COHER
.set ADC_DEC__CR, CYREG_DEC_CR
.set ADC_DEC__DR1, CYREG_DEC_DR1
.set ADC_DEC__DR2, CYREG_DEC_DR2
.set ADC_DEC__DR2H, CYREG_DEC_DR2H
.set ADC_DEC__GCOR, CYREG_DEC_GCOR
.set ADC_DEC__GCORH, CYREG_DEC_GCORH
.set ADC_DEC__GVAL, CYREG_DEC_GVAL
.set ADC_DEC__OCOR, CYREG_DEC_OCOR
.set ADC_DEC__OCORH, CYREG_DEC_OCORH
.set ADC_DEC__OCORM, CYREG_DEC_OCORM
.set ADC_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ADC_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ADC_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ADC_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ADC_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ADC_DEC__PM_ACT_MSK, 0x01
.set ADC_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ADC_DEC__PM_STBY_MSK, 0x01
.set ADC_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ADC_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ADC_DEC__SR, CYREG_DEC_SR
.set ADC_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set ADC_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set ADC_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set ADC_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set ADC_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set ADC_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set ADC_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set ADC_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8
.set ADC_DSM__BUF0, CYREG_DSM0_BUF0
.set ADC_DSM__BUF1, CYREG_DSM0_BUF1
.set ADC_DSM__BUF2, CYREG_DSM0_BUF2
.set ADC_DSM__BUF3, CYREG_DSM0_BUF3
.set ADC_DSM__CLK, CYREG_DSM0_CLK
.set ADC_DSM__CR0, CYREG_DSM0_CR0
.set ADC_DSM__CR1, CYREG_DSM0_CR1
.set ADC_DSM__CR10, CYREG_DSM0_CR10
.set ADC_DSM__CR11, CYREG_DSM0_CR11
.set ADC_DSM__CR12, CYREG_DSM0_CR12
.set ADC_DSM__CR13, CYREG_DSM0_CR13
.set ADC_DSM__CR14, CYREG_DSM0_CR14
.set ADC_DSM__CR15, CYREG_DSM0_CR15
.set ADC_DSM__CR16, CYREG_DSM0_CR16
.set ADC_DSM__CR17, CYREG_DSM0_CR17
.set ADC_DSM__CR2, CYREG_DSM0_CR2
.set ADC_DSM__CR3, CYREG_DSM0_CR3
.set ADC_DSM__CR4, CYREG_DSM0_CR4
.set ADC_DSM__CR5, CYREG_DSM0_CR5
.set ADC_DSM__CR6, CYREG_DSM0_CR6
.set ADC_DSM__CR7, CYREG_DSM0_CR7
.set ADC_DSM__CR8, CYREG_DSM0_CR8
.set ADC_DSM__CR9, CYREG_DSM0_CR9
.set ADC_DSM__DEM0, CYREG_DSM0_DEM0
.set ADC_DSM__DEM1, CYREG_DSM0_DEM1
.set ADC_DSM__MISC, CYREG_DSM0_MISC
.set ADC_DSM__OUT0, CYREG_DSM0_OUT0
.set ADC_DSM__OUT1, CYREG_DSM0_OUT1
.set ADC_DSM__REF0, CYREG_DSM0_REF0
.set ADC_DSM__REF1, CYREG_DSM0_REF1
.set ADC_DSM__REF2, CYREG_DSM0_REF2
.set ADC_DSM__REF3, CYREG_DSM0_REF3
.set ADC_DSM__RSVD1, CYREG_DSM0_RSVD1
.set ADC_DSM__SW0, CYREG_DSM0_SW0
.set ADC_DSM__SW2, CYREG_DSM0_SW2
.set ADC_DSM__SW3, CYREG_DSM0_SW3
.set ADC_DSM__SW4, CYREG_DSM0_SW4
.set ADC_DSM__SW6, CYREG_DSM0_SW6
.set ADC_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set ADC_DSM__TST0, CYREG_DSM0_TST0
.set ADC_DSM__TST1, CYREG_DSM0_TST1
.set ADC_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ADC_Ext_CP_Clk__INDEX, 0x00
.set ADC_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_Ext_CP_Clk__PM_ACT_MSK, 0x01
.set ADC_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_Ext_CP_Clk__PM_STBY_MSK, 0x01
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_IRQ__INTC_MASK, 0x20000000
.set ADC_IRQ__INTC_NUMBER, 29
.set ADC_IRQ__INTC_PRIOR_NUM, 7
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_theACLK__INDEX, 0x00
.set ADC_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_theACLK__PM_ACT_MSK, 0x01
.set ADC_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_theACLK__PM_STBY_MSK, 0x01

/* Buzzer */
.set Buzzer__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set Buzzer__0__MASK, 0x10
.set Buzzer__0__PC, CYREG_PRT2_PC4
.set Buzzer__0__PORT, 2
.set Buzzer__0__SHIFT, 4
.set Buzzer__AG, CYREG_PRT2_AG
.set Buzzer__AMUX, CYREG_PRT2_AMUX
.set Buzzer__BIE, CYREG_PRT2_BIE
.set Buzzer__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Buzzer__BYP, CYREG_PRT2_BYP
.set Buzzer__CTL, CYREG_PRT2_CTL
.set Buzzer__DM0, CYREG_PRT2_DM0
.set Buzzer__DM1, CYREG_PRT2_DM1
.set Buzzer__DM2, CYREG_PRT2_DM2
.set Buzzer__DR, CYREG_PRT2_DR
.set Buzzer__INP_DIS, CYREG_PRT2_INP_DIS
.set Buzzer__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Buzzer__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Buzzer__LCD_EN, CYREG_PRT2_LCD_EN
.set Buzzer__MASK, 0x10
.set Buzzer__PORT, 2
.set Buzzer__PRT, CYREG_PRT2_PRT
.set Buzzer__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Buzzer__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Buzzer__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Buzzer__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Buzzer__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Buzzer__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Buzzer__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Buzzer__PS, CYREG_PRT2_PS
.set Buzzer__SHIFT, 4
.set Buzzer__SLW, CYREG_PRT2_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x01
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x02
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x02

/* Clock_PWM */
.set Clock_PWM__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set Clock_PWM__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set Clock_PWM__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set Clock_PWM__CFG2_SRC_SEL_MASK, 0x07
.set Clock_PWM__INDEX, 0x03
.set Clock_PWM__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_PWM__PM_ACT_MSK, 0x08
.set Clock_PWM__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_PWM__PM_STBY_MSK, 0x08

/* Clock_ultrasonic */
.set Clock_ultrasonic__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_ultrasonic__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_ultrasonic__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_ultrasonic__CFG2_SRC_SEL_MASK, 0x07
.set Clock_ultrasonic__INDEX, 0x02
.set Clock_ultrasonic__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_ultrasonic__PM_ACT_MSK, 0x04
.set Clock_ultrasonic__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_ultrasonic__PM_STBY_MSK, 0x04

/* Echo_F */
.set Echo_F__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set Echo_F__0__MASK, 0x04
.set Echo_F__0__PC, CYREG_PRT0_PC2
.set Echo_F__0__PORT, 0
.set Echo_F__0__SHIFT, 2
.set Echo_F__AG, CYREG_PRT0_AG
.set Echo_F__AMUX, CYREG_PRT0_AMUX
.set Echo_F__BIE, CYREG_PRT0_BIE
.set Echo_F__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Echo_F__BYP, CYREG_PRT0_BYP
.set Echo_F__CTL, CYREG_PRT0_CTL
.set Echo_F__DM0, CYREG_PRT0_DM0
.set Echo_F__DM1, CYREG_PRT0_DM1
.set Echo_F__DM2, CYREG_PRT0_DM2
.set Echo_F__DR, CYREG_PRT0_DR
.set Echo_F__INP_DIS, CYREG_PRT0_INP_DIS
.set Echo_F__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Echo_F__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Echo_F__LCD_EN, CYREG_PRT0_LCD_EN
.set Echo_F__MASK, 0x04
.set Echo_F__PORT, 0
.set Echo_F__PRT, CYREG_PRT0_PRT
.set Echo_F__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Echo_F__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Echo_F__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Echo_F__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Echo_F__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Echo_F__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Echo_F__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Echo_F__PS, CYREG_PRT0_PS
.set Echo_F__SHIFT, 2
.set Echo_F__SLW, CYREG_PRT0_SLW

/* Echo_L */
.set Echo_L__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set Echo_L__0__MASK, 0x10
.set Echo_L__0__PC, CYREG_PRT0_PC4
.set Echo_L__0__PORT, 0
.set Echo_L__0__SHIFT, 4
.set Echo_L__AG, CYREG_PRT0_AG
.set Echo_L__AMUX, CYREG_PRT0_AMUX
.set Echo_L__BIE, CYREG_PRT0_BIE
.set Echo_L__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Echo_L__BYP, CYREG_PRT0_BYP
.set Echo_L__CTL, CYREG_PRT0_CTL
.set Echo_L__DM0, CYREG_PRT0_DM0
.set Echo_L__DM1, CYREG_PRT0_DM1
.set Echo_L__DM2, CYREG_PRT0_DM2
.set Echo_L__DR, CYREG_PRT0_DR
.set Echo_L__INP_DIS, CYREG_PRT0_INP_DIS
.set Echo_L__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Echo_L__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Echo_L__LCD_EN, CYREG_PRT0_LCD_EN
.set Echo_L__MASK, 0x10
.set Echo_L__PORT, 0
.set Echo_L__PRT, CYREG_PRT0_PRT
.set Echo_L__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Echo_L__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Echo_L__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Echo_L__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Echo_L__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Echo_L__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Echo_L__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Echo_L__PS, CYREG_PRT0_PS
.set Echo_L__SHIFT, 4
.set Echo_L__SLW, CYREG_PRT0_SLW

/* Echo_R */
.set Echo_R__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set Echo_R__0__MASK, 0x02
.set Echo_R__0__PC, CYREG_IO_PC_PRT15_PC1
.set Echo_R__0__PORT, 15
.set Echo_R__0__SHIFT, 1
.set Echo_R__AG, CYREG_PRT15_AG
.set Echo_R__AMUX, CYREG_PRT15_AMUX
.set Echo_R__BIE, CYREG_PRT15_BIE
.set Echo_R__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Echo_R__BYP, CYREG_PRT15_BYP
.set Echo_R__CTL, CYREG_PRT15_CTL
.set Echo_R__DM0, CYREG_PRT15_DM0
.set Echo_R__DM1, CYREG_PRT15_DM1
.set Echo_R__DM2, CYREG_PRT15_DM2
.set Echo_R__DR, CYREG_PRT15_DR
.set Echo_R__INP_DIS, CYREG_PRT15_INP_DIS
.set Echo_R__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Echo_R__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Echo_R__LCD_EN, CYREG_PRT15_LCD_EN
.set Echo_R__MASK, 0x02
.set Echo_R__PORT, 15
.set Echo_R__PRT, CYREG_PRT15_PRT
.set Echo_R__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Echo_R__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Echo_R__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Echo_R__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Echo_R__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Echo_R__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Echo_R__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Echo_R__PS, CYREG_PRT15_PS
.set Echo_R__SHIFT, 1
.set Echo_R__SLW, CYREG_PRT15_SLW

/* Flag */
.set Flag__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set Flag__0__MASK, 0x04
.set Flag__0__PC, CYREG_PRT2_PC2
.set Flag__0__PORT, 2
.set Flag__0__SHIFT, 2
.set Flag__AG, CYREG_PRT2_AG
.set Flag__AMUX, CYREG_PRT2_AMUX
.set Flag__BIE, CYREG_PRT2_BIE
.set Flag__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Flag__BYP, CYREG_PRT2_BYP
.set Flag__CTL, CYREG_PRT2_CTL
.set Flag__DM0, CYREG_PRT2_DM0
.set Flag__DM1, CYREG_PRT2_DM1
.set Flag__DM2, CYREG_PRT2_DM2
.set Flag__DR, CYREG_PRT2_DR
.set Flag__INP_DIS, CYREG_PRT2_INP_DIS
.set Flag__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Flag__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Flag__LCD_EN, CYREG_PRT2_LCD_EN
.set Flag__MASK, 0x04
.set Flag__PORT, 2
.set Flag__PRT, CYREG_PRT2_PRT
.set Flag__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Flag__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Flag__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Flag__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Flag__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Flag__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Flag__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Flag__PS, CYREG_PRT2_PS
.set Flag__SHIFT, 2
.set Flag__SLW, CYREG_PRT2_SLW

/* Grip_Servo */
.set Grip_Servo__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set Grip_Servo__0__MASK, 0x10
.set Grip_Servo__0__PC, CYREG_PRT1_PC4
.set Grip_Servo__0__PORT, 1
.set Grip_Servo__0__SHIFT, 4
.set Grip_Servo__AG, CYREG_PRT1_AG
.set Grip_Servo__AMUX, CYREG_PRT1_AMUX
.set Grip_Servo__BIE, CYREG_PRT1_BIE
.set Grip_Servo__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Grip_Servo__BYP, CYREG_PRT1_BYP
.set Grip_Servo__CTL, CYREG_PRT1_CTL
.set Grip_Servo__DM0, CYREG_PRT1_DM0
.set Grip_Servo__DM1, CYREG_PRT1_DM1
.set Grip_Servo__DM2, CYREG_PRT1_DM2
.set Grip_Servo__DR, CYREG_PRT1_DR
.set Grip_Servo__INP_DIS, CYREG_PRT1_INP_DIS
.set Grip_Servo__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Grip_Servo__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Grip_Servo__LCD_EN, CYREG_PRT1_LCD_EN
.set Grip_Servo__MASK, 0x10
.set Grip_Servo__PORT, 1
.set Grip_Servo__PRT, CYREG_PRT1_PRT
.set Grip_Servo__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Grip_Servo__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Grip_Servo__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Grip_Servo__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Grip_Servo__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Grip_Servo__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Grip_Servo__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Grip_Servo__PS, CYREG_PRT1_PS
.set Grip_Servo__SHIFT, 4
.set Grip_Servo__SLW, CYREG_PRT1_SLW

/* IDAC8 */
.set IDAC8_viDAC8__CR0, CYREG_DAC2_CR0
.set IDAC8_viDAC8__CR1, CYREG_DAC2_CR1
.set IDAC8_viDAC8__D, CYREG_DAC2_D
.set IDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set IDAC8_viDAC8__PM_ACT_MSK, 0x04
.set IDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set IDAC8_viDAC8__PM_STBY_MSK, 0x04
.set IDAC8_viDAC8__STROBE, CYREG_DAC2_STROBE
.set IDAC8_viDAC8__SW0, CYREG_DAC2_SW0
.set IDAC8_viDAC8__SW2, CYREG_DAC2_SW2
.set IDAC8_viDAC8__SW3, CYREG_DAC2_SW3
.set IDAC8_viDAC8__SW4, CYREG_DAC2_SW4
.set IDAC8_viDAC8__TR, CYREG_DAC2_TR
.set IDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set IDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set IDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set IDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set IDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set IDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set IDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set IDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set IDAC8_viDAC8__TST, CYREG_DAC2_TST

/* LED */
.set LED__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set LED__0__MASK, 0x02
.set LED__0__PC, CYREG_PRT2_PC1
.set LED__0__PORT, 2
.set LED__0__SHIFT, 1
.set LED__AG, CYREG_PRT2_AG
.set LED__AMUX, CYREG_PRT2_AMUX
.set LED__BIE, CYREG_PRT2_BIE
.set LED__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED__BYP, CYREG_PRT2_BYP
.set LED__CTL, CYREG_PRT2_CTL
.set LED__DM0, CYREG_PRT2_DM0
.set LED__DM1, CYREG_PRT2_DM1
.set LED__DM2, CYREG_PRT2_DM2
.set LED__DR, CYREG_PRT2_DR
.set LED__INP_DIS, CYREG_PRT2_INP_DIS
.set LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LED__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED__LCD_EN, CYREG_PRT2_LCD_EN
.set LED__MASK, 0x02
.set LED__PORT, 2
.set LED__PRT, CYREG_PRT2_PRT
.set LED__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED__PS, CYREG_PRT2_PS
.set LED__SHIFT, 1
.set LED__SLW, CYREG_PRT2_SLW
.set LED_Blue__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set LED_Blue__0__MASK, 0x80
.set LED_Blue__0__PC, CYREG_PRT0_PC7
.set LED_Blue__0__PORT, 0
.set LED_Blue__0__SHIFT, 7
.set LED_Blue__AG, CYREG_PRT0_AG
.set LED_Blue__AMUX, CYREG_PRT0_AMUX
.set LED_Blue__BIE, CYREG_PRT0_BIE
.set LED_Blue__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LED_Blue__BYP, CYREG_PRT0_BYP
.set LED_Blue__CTL, CYREG_PRT0_CTL
.set LED_Blue__DM0, CYREG_PRT0_DM0
.set LED_Blue__DM1, CYREG_PRT0_DM1
.set LED_Blue__DM2, CYREG_PRT0_DM2
.set LED_Blue__DR, CYREG_PRT0_DR
.set LED_Blue__INP_DIS, CYREG_PRT0_INP_DIS
.set LED_Blue__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LED_Blue__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LED_Blue__LCD_EN, CYREG_PRT0_LCD_EN
.set LED_Blue__MASK, 0x80
.set LED_Blue__PORT, 0
.set LED_Blue__PRT, CYREG_PRT0_PRT
.set LED_Blue__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LED_Blue__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LED_Blue__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LED_Blue__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LED_Blue__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LED_Blue__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LED_Blue__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LED_Blue__PS, CYREG_PRT0_PS
.set LED_Blue__SHIFT, 7
.set LED_Blue__SLW, CYREG_PRT0_SLW
.set LED_Green__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set LED_Green__0__MASK, 0x40
.set LED_Green__0__PC, CYREG_PRT0_PC6
.set LED_Green__0__PORT, 0
.set LED_Green__0__SHIFT, 6
.set LED_Green__AG, CYREG_PRT0_AG
.set LED_Green__AMUX, CYREG_PRT0_AMUX
.set LED_Green__BIE, CYREG_PRT0_BIE
.set LED_Green__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LED_Green__BYP, CYREG_PRT0_BYP
.set LED_Green__CTL, CYREG_PRT0_CTL
.set LED_Green__DM0, CYREG_PRT0_DM0
.set LED_Green__DM1, CYREG_PRT0_DM1
.set LED_Green__DM2, CYREG_PRT0_DM2
.set LED_Green__DR, CYREG_PRT0_DR
.set LED_Green__INP_DIS, CYREG_PRT0_INP_DIS
.set LED_Green__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LED_Green__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LED_Green__LCD_EN, CYREG_PRT0_LCD_EN
.set LED_Green__MASK, 0x40
.set LED_Green__PORT, 0
.set LED_Green__PRT, CYREG_PRT0_PRT
.set LED_Green__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LED_Green__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LED_Green__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LED_Green__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LED_Green__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LED_Green__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LED_Green__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LED_Green__PS, CYREG_PRT0_PS
.set LED_Green__SHIFT, 6
.set LED_Green__SLW, CYREG_PRT0_SLW
.set LED_Red__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set LED_Red__0__MASK, 0x20
.set LED_Red__0__PC, CYREG_PRT0_PC5
.set LED_Red__0__PORT, 0
.set LED_Red__0__SHIFT, 5
.set LED_Red__AG, CYREG_PRT0_AG
.set LED_Red__AMUX, CYREG_PRT0_AMUX
.set LED_Red__BIE, CYREG_PRT0_BIE
.set LED_Red__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LED_Red__BYP, CYREG_PRT0_BYP
.set LED_Red__CTL, CYREG_PRT0_CTL
.set LED_Red__DM0, CYREG_PRT0_DM0
.set LED_Red__DM1, CYREG_PRT0_DM1
.set LED_Red__DM2, CYREG_PRT0_DM2
.set LED_Red__DR, CYREG_PRT0_DR
.set LED_Red__INP_DIS, CYREG_PRT0_INP_DIS
.set LED_Red__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LED_Red__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LED_Red__LCD_EN, CYREG_PRT0_LCD_EN
.set LED_Red__MASK, 0x20
.set LED_Red__PORT, 0
.set LED_Red__PRT, CYREG_PRT0_PRT
.set LED_Red__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LED_Red__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LED_Red__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LED_Red__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LED_Red__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LED_Red__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LED_Red__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LED_Red__PS, CYREG_PRT0_PS
.set LED_Red__SHIFT, 5
.set LED_Red__SLW, CYREG_PRT0_SLW

/* Left_bumper */
.set Left_bumper__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set Left_bumper__0__MASK, 0x80
.set Left_bumper__0__PC, CYREG_PRT1_PC7
.set Left_bumper__0__PORT, 1
.set Left_bumper__0__SHIFT, 7
.set Left_bumper__AG, CYREG_PRT1_AG
.set Left_bumper__AMUX, CYREG_PRT1_AMUX
.set Left_bumper__BIE, CYREG_PRT1_BIE
.set Left_bumper__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Left_bumper__BYP, CYREG_PRT1_BYP
.set Left_bumper__CTL, CYREG_PRT1_CTL
.set Left_bumper__DM0, CYREG_PRT1_DM0
.set Left_bumper__DM1, CYREG_PRT1_DM1
.set Left_bumper__DM2, CYREG_PRT1_DM2
.set Left_bumper__DR, CYREG_PRT1_DR
.set Left_bumper__INP_DIS, CYREG_PRT1_INP_DIS
.set Left_bumper__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Left_bumper__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Left_bumper__LCD_EN, CYREG_PRT1_LCD_EN
.set Left_bumper__MASK, 0x80
.set Left_bumper__PORT, 1
.set Left_bumper__PRT, CYREG_PRT1_PRT
.set Left_bumper__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Left_bumper__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Left_bumper__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Left_bumper__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Left_bumper__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Left_bumper__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Left_bumper__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Left_bumper__PS, CYREG_PRT1_PS
.set Left_bumper__SHIFT, 7
.set Left_bumper__SLW, CYREG_PRT1_SLW

/* Lift_Servo */
.set Lift_Servo__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set Lift_Servo__0__MASK, 0x20
.set Lift_Servo__0__PC, CYREG_PRT1_PC5
.set Lift_Servo__0__PORT, 1
.set Lift_Servo__0__SHIFT, 5
.set Lift_Servo__AG, CYREG_PRT1_AG
.set Lift_Servo__AMUX, CYREG_PRT1_AMUX
.set Lift_Servo__BIE, CYREG_PRT1_BIE
.set Lift_Servo__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Lift_Servo__BYP, CYREG_PRT1_BYP
.set Lift_Servo__CTL, CYREG_PRT1_CTL
.set Lift_Servo__DM0, CYREG_PRT1_DM0
.set Lift_Servo__DM1, CYREG_PRT1_DM1
.set Lift_Servo__DM2, CYREG_PRT1_DM2
.set Lift_Servo__DR, CYREG_PRT1_DR
.set Lift_Servo__INP_DIS, CYREG_PRT1_INP_DIS
.set Lift_Servo__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Lift_Servo__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Lift_Servo__LCD_EN, CYREG_PRT1_LCD_EN
.set Lift_Servo__MASK, 0x20
.set Lift_Servo__PORT, 1
.set Lift_Servo__PRT, CYREG_PRT1_PRT
.set Lift_Servo__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Lift_Servo__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Lift_Servo__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Lift_Servo__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Lift_Servo__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Lift_Servo__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Lift_Servo__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Lift_Servo__PS, CYREG_PRT1_PS
.set Lift_Servo__SHIFT, 5
.set Lift_Servo__SLW, CYREG_PRT1_SLW

/* M1_Backward */
.set M1_Backward__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set M1_Backward__0__MASK, 0x20
.set M1_Backward__0__PC, CYREG_PRT3_PC5
.set M1_Backward__0__PORT, 3
.set M1_Backward__0__SHIFT, 5
.set M1_Backward__AG, CYREG_PRT3_AG
.set M1_Backward__AMUX, CYREG_PRT3_AMUX
.set M1_Backward__BIE, CYREG_PRT3_BIE
.set M1_Backward__BIT_MASK, CYREG_PRT3_BIT_MASK
.set M1_Backward__BYP, CYREG_PRT3_BYP
.set M1_Backward__CTL, CYREG_PRT3_CTL
.set M1_Backward__DM0, CYREG_PRT3_DM0
.set M1_Backward__DM1, CYREG_PRT3_DM1
.set M1_Backward__DM2, CYREG_PRT3_DM2
.set M1_Backward__DR, CYREG_PRT3_DR
.set M1_Backward__INP_DIS, CYREG_PRT3_INP_DIS
.set M1_Backward__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set M1_Backward__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set M1_Backward__LCD_EN, CYREG_PRT3_LCD_EN
.set M1_Backward__MASK, 0x20
.set M1_Backward__PORT, 3
.set M1_Backward__PRT, CYREG_PRT3_PRT
.set M1_Backward__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set M1_Backward__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set M1_Backward__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set M1_Backward__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set M1_Backward__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set M1_Backward__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set M1_Backward__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set M1_Backward__PS, CYREG_PRT3_PS
.set M1_Backward__SHIFT, 5
.set M1_Backward__SLW, CYREG_PRT3_SLW

/* M1_Direction */
.set M1_Direction_Sync_ctrl_reg__0__MASK, 0x01
.set M1_Direction_Sync_ctrl_reg__0__POS, 0
.set M1_Direction_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set M1_Direction_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set M1_Direction_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set M1_Direction_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set M1_Direction_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set M1_Direction_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set M1_Direction_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set M1_Direction_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set M1_Direction_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set M1_Direction_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set M1_Direction_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set M1_Direction_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set M1_Direction_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB05_CTL
.set M1_Direction_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set M1_Direction_Sync_ctrl_reg__MASK, 0x01
.set M1_Direction_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set M1_Direction_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set M1_Direction_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB05_MSK

/* M1_Forward */
.set M1_Forward__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set M1_Forward__0__MASK, 0x10
.set M1_Forward__0__PC, CYREG_PRT3_PC4
.set M1_Forward__0__PORT, 3
.set M1_Forward__0__SHIFT, 4
.set M1_Forward__AG, CYREG_PRT3_AG
.set M1_Forward__AMUX, CYREG_PRT3_AMUX
.set M1_Forward__BIE, CYREG_PRT3_BIE
.set M1_Forward__BIT_MASK, CYREG_PRT3_BIT_MASK
.set M1_Forward__BYP, CYREG_PRT3_BYP
.set M1_Forward__CTL, CYREG_PRT3_CTL
.set M1_Forward__DM0, CYREG_PRT3_DM0
.set M1_Forward__DM1, CYREG_PRT3_DM1
.set M1_Forward__DM2, CYREG_PRT3_DM2
.set M1_Forward__DR, CYREG_PRT3_DR
.set M1_Forward__INP_DIS, CYREG_PRT3_INP_DIS
.set M1_Forward__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set M1_Forward__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set M1_Forward__LCD_EN, CYREG_PRT3_LCD_EN
.set M1_Forward__MASK, 0x10
.set M1_Forward__PORT, 3
.set M1_Forward__PRT, CYREG_PRT3_PRT
.set M1_Forward__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set M1_Forward__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set M1_Forward__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set M1_Forward__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set M1_Forward__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set M1_Forward__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set M1_Forward__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set M1_Forward__PS, CYREG_PRT3_PS
.set M1_Forward__SHIFT, 4
.set M1_Forward__SLW, CYREG_PRT3_SLW

/* M2_Backward */
.set M2_Backward__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set M2_Backward__0__MASK, 0x02
.set M2_Backward__0__PC, CYREG_PRT3_PC1
.set M2_Backward__0__PORT, 3
.set M2_Backward__0__SHIFT, 1
.set M2_Backward__AG, CYREG_PRT3_AG
.set M2_Backward__AMUX, CYREG_PRT3_AMUX
.set M2_Backward__BIE, CYREG_PRT3_BIE
.set M2_Backward__BIT_MASK, CYREG_PRT3_BIT_MASK
.set M2_Backward__BYP, CYREG_PRT3_BYP
.set M2_Backward__CTL, CYREG_PRT3_CTL
.set M2_Backward__DM0, CYREG_PRT3_DM0
.set M2_Backward__DM1, CYREG_PRT3_DM1
.set M2_Backward__DM2, CYREG_PRT3_DM2
.set M2_Backward__DR, CYREG_PRT3_DR
.set M2_Backward__INP_DIS, CYREG_PRT3_INP_DIS
.set M2_Backward__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set M2_Backward__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set M2_Backward__LCD_EN, CYREG_PRT3_LCD_EN
.set M2_Backward__MASK, 0x02
.set M2_Backward__PORT, 3
.set M2_Backward__PRT, CYREG_PRT3_PRT
.set M2_Backward__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set M2_Backward__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set M2_Backward__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set M2_Backward__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set M2_Backward__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set M2_Backward__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set M2_Backward__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set M2_Backward__PS, CYREG_PRT3_PS
.set M2_Backward__SHIFT, 1
.set M2_Backward__SLW, CYREG_PRT3_SLW

/* M2_Direction */
.set M2_Direction_Sync_ctrl_reg__0__MASK, 0x01
.set M2_Direction_Sync_ctrl_reg__0__POS, 0
.set M2_Direction_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set M2_Direction_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set M2_Direction_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set M2_Direction_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set M2_Direction_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set M2_Direction_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set M2_Direction_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set M2_Direction_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set M2_Direction_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set M2_Direction_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set M2_Direction_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set M2_Direction_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set M2_Direction_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB05_CTL
.set M2_Direction_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set M2_Direction_Sync_ctrl_reg__MASK, 0x01
.set M2_Direction_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set M2_Direction_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set M2_Direction_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB05_MSK

/* M2_Forward */
.set M2_Forward__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set M2_Forward__0__MASK, 0x01
.set M2_Forward__0__PC, CYREG_PRT3_PC0
.set M2_Forward__0__PORT, 3
.set M2_Forward__0__SHIFT, 0
.set M2_Forward__AG, CYREG_PRT3_AG
.set M2_Forward__AMUX, CYREG_PRT3_AMUX
.set M2_Forward__BIE, CYREG_PRT3_BIE
.set M2_Forward__BIT_MASK, CYREG_PRT3_BIT_MASK
.set M2_Forward__BYP, CYREG_PRT3_BYP
.set M2_Forward__CTL, CYREG_PRT3_CTL
.set M2_Forward__DM0, CYREG_PRT3_DM0
.set M2_Forward__DM1, CYREG_PRT3_DM1
.set M2_Forward__DM2, CYREG_PRT3_DM2
.set M2_Forward__DR, CYREG_PRT3_DR
.set M2_Forward__INP_DIS, CYREG_PRT3_INP_DIS
.set M2_Forward__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set M2_Forward__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set M2_Forward__LCD_EN, CYREG_PRT3_LCD_EN
.set M2_Forward__MASK, 0x01
.set M2_Forward__PORT, 3
.set M2_Forward__PRT, CYREG_PRT3_PRT
.set M2_Forward__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set M2_Forward__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set M2_Forward__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set M2_Forward__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set M2_Forward__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set M2_Forward__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set M2_Forward__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set M2_Forward__PS, CYREG_PRT3_PS
.set M2_Forward__SHIFT, 0
.set M2_Forward__SLW, CYREG_PRT3_SLW

/* PDiode */
.set PDiode__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set PDiode__0__MASK, 0x40
.set PDiode__0__PC, CYREG_PRT2_PC6
.set PDiode__0__PORT, 2
.set PDiode__0__SHIFT, 6
.set PDiode__AG, CYREG_PRT2_AG
.set PDiode__AMUX, CYREG_PRT2_AMUX
.set PDiode__BIE, CYREG_PRT2_BIE
.set PDiode__BIT_MASK, CYREG_PRT2_BIT_MASK
.set PDiode__BYP, CYREG_PRT2_BYP
.set PDiode__CTL, CYREG_PRT2_CTL
.set PDiode__DM0, CYREG_PRT2_DM0
.set PDiode__DM1, CYREG_PRT2_DM1
.set PDiode__DM2, CYREG_PRT2_DM2
.set PDiode__DR, CYREG_PRT2_DR
.set PDiode__INP_DIS, CYREG_PRT2_INP_DIS
.set PDiode__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set PDiode__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set PDiode__LCD_EN, CYREG_PRT2_LCD_EN
.set PDiode__MASK, 0x40
.set PDiode__PORT, 2
.set PDiode__PRT, CYREG_PRT2_PRT
.set PDiode__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set PDiode__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set PDiode__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set PDiode__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set PDiode__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set PDiode__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set PDiode__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set PDiode__PS, CYREG_PRT2_PS
.set PDiode__SHIFT, 6
.set PDiode__SLW, CYREG_PRT2_SLW

/* PWM_Grip */
.set PWM_Grip_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_Grip_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_Grip_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set PWM_Grip_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB15_CTL
.set PWM_Grip_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB15_ST_CTL
.set PWM_Grip_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB15_CTL
.set PWM_Grip_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB15_ST_CTL
.set PWM_Grip_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_Grip_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWM_Grip_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWM_Grip_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB15_MSK
.set PWM_Grip_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_Grip_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_Grip_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_Grip_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_Grip_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_Grip_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_Grip_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_Grip_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB15_MSK
.set PWM_Grip_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWM_Grip_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWM_Grip_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set PWM_Grip_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB15_ST_CTL
.set PWM_Grip_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB15_ST_CTL
.set PWM_Grip_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB15_ST
.set PWM_Grip_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set PWM_Grip_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set PWM_Grip_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set PWM_Grip_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set PWM_Grip_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set PWM_Grip_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set PWM_Grip_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set PWM_Grip_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set PWM_Grip_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB14_A0
.set PWM_Grip_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB14_A1
.set PWM_Grip_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set PWM_Grip_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB14_D0
.set PWM_Grip_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB14_D1
.set PWM_Grip_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set PWM_Grip_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set PWM_Grip_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB14_F0
.set PWM_Grip_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB14_F1
.set PWM_Grip_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PWM_Grip_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PWM_Grip_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set PWM_Grip_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB15_A0
.set PWM_Grip_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB15_A1
.set PWM_Grip_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set PWM_Grip_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB15_D0
.set PWM_Grip_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB15_D1
.set PWM_Grip_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set PWM_Grip_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set PWM_Grip_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB15_F0
.set PWM_Grip_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB15_F1
.set PWM_Grip_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWM_Grip_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL

/* PWM_Lift */
.set PWM_Lift_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set PWM_Lift_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set PWM_Lift_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set PWM_Lift_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set PWM_Lift_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set PWM_Lift_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set PWM_Lift_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set PWM_Lift_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set PWM_Lift_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set PWM_Lift_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_Lift_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_Lift_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set PWM_Lift_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set PWM_Lift_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set PWM_Lift_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB11_CTL
.set PWM_Lift_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set PWM_Lift_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_Lift_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set PWM_Lift_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set PWM_Lift_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB11_MSK
.set PWM_Lift_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_Lift_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_Lift_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set PWM_Lift_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set PWM_Lift_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_Lift_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_Lift_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_Lift_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_Lift_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_Lift_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB09_MSK
.set PWM_Lift_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set PWM_Lift_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB09_ST
.set PWM_Lift_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set PWM_Lift_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set PWM_Lift_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set PWM_Lift_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set PWM_Lift_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set PWM_Lift_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set PWM_Lift_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set PWM_Lift_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set PWM_Lift_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB08_A0
.set PWM_Lift_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB08_A1
.set PWM_Lift_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set PWM_Lift_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB08_D0
.set PWM_Lift_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB08_D1
.set PWM_Lift_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set PWM_Lift_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set PWM_Lift_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB08_F0
.set PWM_Lift_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB08_F1
.set PWM_Lift_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set PWM_Lift_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set PWM_Lift_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set PWM_Lift_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set PWM_Lift_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set PWM_Lift_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set PWM_Lift_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set PWM_Lift_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set PWM_Lift_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB09_A0
.set PWM_Lift_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB09_A1
.set PWM_Lift_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set PWM_Lift_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB09_D0
.set PWM_Lift_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB09_D1
.set PWM_Lift_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set PWM_Lift_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set PWM_Lift_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB09_F0
.set PWM_Lift_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB09_F1
.set PWM_Lift_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set PWM_Lift_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL

/* PWM_M1 */
.set PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set PWM_M1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_M1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_M1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set PWM_M1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set PWM_M1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set PWM_M1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB07_CTL
.set PWM_M1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set PWM_M1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_M1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set PWM_M1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set PWM_M1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB07_MSK
.set PWM_M1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_M1_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_M1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWM_M1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set PWM_M1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_M1_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_M1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_M1_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_M1_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_M1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB05_MSK
.set PWM_M1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_M1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_M1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWM_M1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set PWM_M1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set PWM_M1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB05_ST
.set PWM_M1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set PWM_M1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set PWM_M1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set PWM_M1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set PWM_M1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set PWM_M1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set PWM_M1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set PWM_M1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set PWM_M1_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set PWM_M1_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set PWM_M1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set PWM_M1_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set PWM_M1_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set PWM_M1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set PWM_M1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set PWM_M1_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set PWM_M1_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set PWM_M1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set PWM_M1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set PWM_M1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set PWM_M1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set PWM_M1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWM_M1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set PWM_M1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set PWM_M1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set PWM_M1_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set PWM_M1_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set PWM_M1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set PWM_M1_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set PWM_M1_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set PWM_M1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWM_M1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set PWM_M1_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set PWM_M1_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set PWM_M1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_M1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL

/* PWM_M2 */
.set PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set PWM_M2_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_M2_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_M2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set PWM_M2_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB10_CTL
.set PWM_M2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set PWM_M2_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB10_CTL
.set PWM_M2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set PWM_M2_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_M2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set PWM_M2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set PWM_M2_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB10_MSK
.set PWM_M2_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_M2_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_M2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set PWM_M2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set PWM_M2_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_M2_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_M2_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_M2_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_M2_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_M2_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB06_MSK
.set PWM_M2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set PWM_M2_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB06_ST
.set PWM_M2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set PWM_M2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set PWM_M2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set PWM_M2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set PWM_M2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set PWM_M2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set PWM_M2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set PWM_M2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set PWM_M2_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB06_A0
.set PWM_M2_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB06_A1
.set PWM_M2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set PWM_M2_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB06_D0
.set PWM_M2_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB06_D1
.set PWM_M2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set PWM_M2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set PWM_M2_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB06_F0
.set PWM_M2_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB06_F1
.set PWM_M2_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set PWM_M2_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set PWM_M2_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set PWM_M2_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set PWM_M2_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set PWM_M2_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set PWM_M2_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set PWM_M2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set PWM_M2_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB07_A0
.set PWM_M2_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB07_A1
.set PWM_M2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set PWM_M2_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB07_D0
.set PWM_M2_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB07_D1
.set PWM_M2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set PWM_M2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set PWM_M2_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB07_F0
.set PWM_M2_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB07_F1
.set PWM_M2_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set PWM_M2_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL

/* Phase_LA */
.set Phase_LA__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set Phase_LA__0__MASK, 0x04
.set Phase_LA__0__PC, CYREG_PRT3_PC2
.set Phase_LA__0__PORT, 3
.set Phase_LA__0__SHIFT, 2
.set Phase_LA__AG, CYREG_PRT3_AG
.set Phase_LA__AMUX, CYREG_PRT3_AMUX
.set Phase_LA__BIE, CYREG_PRT3_BIE
.set Phase_LA__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Phase_LA__BYP, CYREG_PRT3_BYP
.set Phase_LA__CTL, CYREG_PRT3_CTL
.set Phase_LA__DM0, CYREG_PRT3_DM0
.set Phase_LA__DM1, CYREG_PRT3_DM1
.set Phase_LA__DM2, CYREG_PRT3_DM2
.set Phase_LA__DR, CYREG_PRT3_DR
.set Phase_LA__INP_DIS, CYREG_PRT3_INP_DIS
.set Phase_LA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Phase_LA__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Phase_LA__LCD_EN, CYREG_PRT3_LCD_EN
.set Phase_LA__MASK, 0x04
.set Phase_LA__PORT, 3
.set Phase_LA__PRT, CYREG_PRT3_PRT
.set Phase_LA__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Phase_LA__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Phase_LA__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Phase_LA__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Phase_LA__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Phase_LA__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Phase_LA__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Phase_LA__PS, CYREG_PRT3_PS
.set Phase_LA__SHIFT, 2
.set Phase_LA__SLW, CYREG_PRT3_SLW

/* Phase_LB */
.set Phase_LB__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set Phase_LB__0__MASK, 0x08
.set Phase_LB__0__PC, CYREG_PRT3_PC3
.set Phase_LB__0__PORT, 3
.set Phase_LB__0__SHIFT, 3
.set Phase_LB__AG, CYREG_PRT3_AG
.set Phase_LB__AMUX, CYREG_PRT3_AMUX
.set Phase_LB__BIE, CYREG_PRT3_BIE
.set Phase_LB__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Phase_LB__BYP, CYREG_PRT3_BYP
.set Phase_LB__CTL, CYREG_PRT3_CTL
.set Phase_LB__DM0, CYREG_PRT3_DM0
.set Phase_LB__DM1, CYREG_PRT3_DM1
.set Phase_LB__DM2, CYREG_PRT3_DM2
.set Phase_LB__DR, CYREG_PRT3_DR
.set Phase_LB__INP_DIS, CYREG_PRT3_INP_DIS
.set Phase_LB__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Phase_LB__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Phase_LB__LCD_EN, CYREG_PRT3_LCD_EN
.set Phase_LB__MASK, 0x08
.set Phase_LB__PORT, 3
.set Phase_LB__PRT, CYREG_PRT3_PRT
.set Phase_LB__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Phase_LB__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Phase_LB__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Phase_LB__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Phase_LB__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Phase_LB__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Phase_LB__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Phase_LB__PS, CYREG_PRT3_PS
.set Phase_LB__SHIFT, 3
.set Phase_LB__SLW, CYREG_PRT3_SLW

/* Phase_RA */
.set Phase_RA__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set Phase_RA__0__MASK, 0x40
.set Phase_RA__0__PC, CYREG_PRT3_PC6
.set Phase_RA__0__PORT, 3
.set Phase_RA__0__SHIFT, 6
.set Phase_RA__AG, CYREG_PRT3_AG
.set Phase_RA__AMUX, CYREG_PRT3_AMUX
.set Phase_RA__BIE, CYREG_PRT3_BIE
.set Phase_RA__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Phase_RA__BYP, CYREG_PRT3_BYP
.set Phase_RA__CTL, CYREG_PRT3_CTL
.set Phase_RA__DM0, CYREG_PRT3_DM0
.set Phase_RA__DM1, CYREG_PRT3_DM1
.set Phase_RA__DM2, CYREG_PRT3_DM2
.set Phase_RA__DR, CYREG_PRT3_DR
.set Phase_RA__INP_DIS, CYREG_PRT3_INP_DIS
.set Phase_RA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Phase_RA__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Phase_RA__LCD_EN, CYREG_PRT3_LCD_EN
.set Phase_RA__MASK, 0x40
.set Phase_RA__PORT, 3
.set Phase_RA__PRT, CYREG_PRT3_PRT
.set Phase_RA__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Phase_RA__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Phase_RA__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Phase_RA__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Phase_RA__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Phase_RA__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Phase_RA__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Phase_RA__PS, CYREG_PRT3_PS
.set Phase_RA__SHIFT, 6
.set Phase_RA__SLW, CYREG_PRT3_SLW

/* Phase_RB */
.set Phase_RB__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set Phase_RB__0__MASK, 0x80
.set Phase_RB__0__PC, CYREG_PRT3_PC7
.set Phase_RB__0__PORT, 3
.set Phase_RB__0__SHIFT, 7
.set Phase_RB__AG, CYREG_PRT3_AG
.set Phase_RB__AMUX, CYREG_PRT3_AMUX
.set Phase_RB__BIE, CYREG_PRT3_BIE
.set Phase_RB__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Phase_RB__BYP, CYREG_PRT3_BYP
.set Phase_RB__CTL, CYREG_PRT3_CTL
.set Phase_RB__DM0, CYREG_PRT3_DM0
.set Phase_RB__DM1, CYREG_PRT3_DM1
.set Phase_RB__DM2, CYREG_PRT3_DM2
.set Phase_RB__DR, CYREG_PRT3_DR
.set Phase_RB__INP_DIS, CYREG_PRT3_INP_DIS
.set Phase_RB__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Phase_RB__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Phase_RB__LCD_EN, CYREG_PRT3_LCD_EN
.set Phase_RB__MASK, 0x80
.set Phase_RB__PORT, 3
.set Phase_RB__PRT, CYREG_PRT3_PRT
.set Phase_RB__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Phase_RB__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Phase_RB__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Phase_RB__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Phase_RB__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Phase_RB__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Phase_RB__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Phase_RB__PS, CYREG_PRT3_PS
.set Phase_RB__SHIFT, 7
.set Phase_RB__SLW, CYREG_PRT3_SLW

/* QuadDec_Left */
.set QuadDec_Left_bQuadDec_Stsreg__0__MASK, 0x01
.set QuadDec_Left_bQuadDec_Stsreg__0__POS, 0
.set QuadDec_Left_bQuadDec_Stsreg__1__MASK, 0x02
.set QuadDec_Left_bQuadDec_Stsreg__1__POS, 1
.set QuadDec_Left_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set QuadDec_Left_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set QuadDec_Left_bQuadDec_Stsreg__2__MASK, 0x04
.set QuadDec_Left_bQuadDec_Stsreg__2__POS, 2
.set QuadDec_Left_bQuadDec_Stsreg__3__MASK, 0x08
.set QuadDec_Left_bQuadDec_Stsreg__3__POS, 3
.set QuadDec_Left_bQuadDec_Stsreg__MASK, 0x0F
.set QuadDec_Left_bQuadDec_Stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set QuadDec_Left_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set QuadDec_Left_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set QuadDec_Left_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set QuadDec_Left_bQuadDec_Stsreg__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set QuadDec_Left_bQuadDec_Stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set QuadDec_Left_bQuadDec_Stsreg__STATUS_REG, CYREG_B1_UDB07_ST
.set QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB07_A0
.set QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB07_A1
.set QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB07_D0
.set QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB07_D1
.set QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB07_F0
.set QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB07_F1
.set QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB06_CTL
.set QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB06_MSK
.set QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB07_MSK
.set QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB07_ST
.set QuadDec_Left_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set QuadDec_Left_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set QuadDec_Left_isr__INTC_MASK, 0x01
.set QuadDec_Left_isr__INTC_NUMBER, 0
.set QuadDec_Left_isr__INTC_PRIOR_NUM, 7
.set QuadDec_Left_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set QuadDec_Left_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set QuadDec_Left_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* QuadDec_Right */
.set QuadDec_Right_bQuadDec_Stsreg__0__MASK, 0x01
.set QuadDec_Right_bQuadDec_Stsreg__0__POS, 0
.set QuadDec_Right_bQuadDec_Stsreg__1__MASK, 0x02
.set QuadDec_Right_bQuadDec_Stsreg__1__POS, 1
.set QuadDec_Right_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set QuadDec_Right_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set QuadDec_Right_bQuadDec_Stsreg__2__MASK, 0x04
.set QuadDec_Right_bQuadDec_Stsreg__2__POS, 2
.set QuadDec_Right_bQuadDec_Stsreg__3__MASK, 0x08
.set QuadDec_Right_bQuadDec_Stsreg__3__POS, 3
.set QuadDec_Right_bQuadDec_Stsreg__MASK, 0x0F
.set QuadDec_Right_bQuadDec_Stsreg__MASK_REG, CYREG_B0_UDB10_MSK
.set QuadDec_Right_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set QuadDec_Right_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set QuadDec_Right_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set QuadDec_Right_bQuadDec_Stsreg__STATUS_CNT_REG, CYREG_B0_UDB10_ST_CTL
.set QuadDec_Right_bQuadDec_Stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB10_ST_CTL
.set QuadDec_Right_bQuadDec_Stsreg__STATUS_REG, CYREG_B0_UDB10_ST
.set QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B1_UDB08_F1
.set QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B1_UDB09_A0
.set QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B1_UDB09_A1
.set QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B1_UDB09_D0
.set QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B1_UDB09_D1
.set QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B1_UDB09_F0
.set QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B1_UDB09_F1
.set QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB09_CTL
.set QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB09_MSK
.set QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB09_MSK
.set QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B0_UDB09_ST_CTL
.set QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB09_ST_CTL
.set QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB09_ST
.set QuadDec_Right_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set QuadDec_Right_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set QuadDec_Right_isr__INTC_MASK, 0x02
.set QuadDec_Right_isr__INTC_NUMBER, 1
.set QuadDec_Right_isr__INTC_PRIOR_NUM, 7
.set QuadDec_Right_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set QuadDec_Right_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set QuadDec_Right_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Reset */
.set Reset__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Reset__0__MASK, 0x01
.set Reset__0__PC, CYREG_PRT0_PC0
.set Reset__0__PORT, 0
.set Reset__0__SHIFT, 0
.set Reset__AG, CYREG_PRT0_AG
.set Reset__AMUX, CYREG_PRT0_AMUX
.set Reset__BIE, CYREG_PRT0_BIE
.set Reset__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Reset__BYP, CYREG_PRT0_BYP
.set Reset__CTL, CYREG_PRT0_CTL
.set Reset__DM0, CYREG_PRT0_DM0
.set Reset__DM1, CYREG_PRT0_DM1
.set Reset__DM2, CYREG_PRT0_DM2
.set Reset__DR, CYREG_PRT0_DR
.set Reset__INP_DIS, CYREG_PRT0_INP_DIS
.set Reset__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Reset__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Reset__LCD_EN, CYREG_PRT0_LCD_EN
.set Reset__MASK, 0x01
.set Reset__PORT, 0
.set Reset__PRT, CYREG_PRT0_PRT
.set Reset__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Reset__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Reset__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Reset__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Reset__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Reset__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Reset__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Reset__PS, CYREG_PRT0_PS
.set Reset__SHIFT, 0
.set Reset__SLW, CYREG_PRT0_SLW

/* Right_bumper */
.set Right_bumper__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Right_bumper__0__MASK, 0x40
.set Right_bumper__0__PC, CYREG_PRT1_PC6
.set Right_bumper__0__PORT, 1
.set Right_bumper__0__SHIFT, 6
.set Right_bumper__AG, CYREG_PRT1_AG
.set Right_bumper__AMUX, CYREG_PRT1_AMUX
.set Right_bumper__BIE, CYREG_PRT1_BIE
.set Right_bumper__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Right_bumper__BYP, CYREG_PRT1_BYP
.set Right_bumper__CTL, CYREG_PRT1_CTL
.set Right_bumper__DM0, CYREG_PRT1_DM0
.set Right_bumper__DM1, CYREG_PRT1_DM1
.set Right_bumper__DM2, CYREG_PRT1_DM2
.set Right_bumper__DR, CYREG_PRT1_DR
.set Right_bumper__INP_DIS, CYREG_PRT1_INP_DIS
.set Right_bumper__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Right_bumper__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Right_bumper__LCD_EN, CYREG_PRT1_LCD_EN
.set Right_bumper__MASK, 0x40
.set Right_bumper__PORT, 1
.set Right_bumper__PRT, CYREG_PRT1_PRT
.set Right_bumper__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Right_bumper__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Right_bumper__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Right_bumper__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Right_bumper__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Right_bumper__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Right_bumper__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Right_bumper__PS, CYREG_PRT1_PS
.set Right_bumper__SHIFT, 6
.set Right_bumper__SLW, CYREG_PRT1_SLW

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT12_PC6
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* TIA_SC */
.set TIA_SC__BST, CYREG_SC2_BST
.set TIA_SC__CLK, CYREG_SC2_CLK
.set TIA_SC__CMPINV, CYREG_SC_CMPINV
.set TIA_SC__CMPINV_MASK, 0x04
.set TIA_SC__CPTR, CYREG_SC_CPTR
.set TIA_SC__CPTR_MASK, 0x04
.set TIA_SC__CR0, CYREG_SC2_CR0
.set TIA_SC__CR1, CYREG_SC2_CR1
.set TIA_SC__CR2, CYREG_SC2_CR2
.set TIA_SC__MSK, CYREG_SC_MSK
.set TIA_SC__MSK_MASK, 0x04
.set TIA_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set TIA_SC__PM_ACT_MSK, 0x04
.set TIA_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set TIA_SC__PM_STBY_MSK, 0x04
.set TIA_SC__SR, CYREG_SC_SR
.set TIA_SC__SR_MASK, 0x04
.set TIA_SC__SW0, CYREG_SC2_SW0
.set TIA_SC__SW10, CYREG_SC2_SW10
.set TIA_SC__SW2, CYREG_SC2_SW2
.set TIA_SC__SW3, CYREG_SC2_SW3
.set TIA_SC__SW4, CYREG_SC2_SW4
.set TIA_SC__SW6, CYREG_SC2_SW6
.set TIA_SC__SW7, CYREG_SC2_SW7
.set TIA_SC__SW8, CYREG_SC2_SW8
.set TIA_SC__WRK1, CYREG_SC_WRK1
.set TIA_SC__WRK1_MASK, 0x04

/* Timer_ULTRASONIC_F */
.set Timer_ULTRASONIC_F_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_ULTRASONIC_F_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_ULTRASONIC_F_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set Timer_ULTRASONIC_F_TimerUDB_rstSts_stsreg__1__POS, 1
.set Timer_ULTRASONIC_F_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Timer_ULTRASONIC_F_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set Timer_ULTRASONIC_F_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_ULTRASONIC_F_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_ULTRASONIC_F_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_ULTRASONIC_F_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_ULTRASONIC_F_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set Timer_ULTRASONIC_F_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB02_MSK
.set Timer_ULTRASONIC_F_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Timer_ULTRASONIC_F_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Timer_ULTRASONIC_F_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Timer_ULTRASONIC_F_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB02_ST_CTL
.set Timer_ULTRASONIC_F_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB02_ST_CTL
.set Timer_ULTRASONIC_F_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB02_ST
.set Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK, 0x01
.set Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS, 0
.set Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK, 0x02
.set Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS, 1
.set Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB02_CTL
.set Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x83
.set Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Timer_ULTRASONIC_F_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB02_MSK
.set Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB04_F1
.set Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB05_A0
.set Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB05_A1
.set Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB05_D0
.set Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB05_D1
.set Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB05_F0
.set Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB05_F1
.set Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Timer_ULTRASONIC_F_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL

/* Timer_ULTRASONIC_L */
.set Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__1__POS, 1
.set Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB03_MSK
.set Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB03_ST
.set Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK, 0x01
.set Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS, 0
.set Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK, 0x02
.set Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS, 1
.set Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB00_CTL
.set Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB00_CTL
.set Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x83
.set Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB00_MSK
.set Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB00_A0
.set Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB00_A1
.set Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB00_D0
.set Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB00_D1
.set Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB00_F0
.set Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB00_F1
.set Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB01_A0
.set Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB01_A1
.set Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB01_D0
.set Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB01_D1
.set Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB01_F0
.set Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB01_F1

/* Timer_ULTRASONIC_R */
.set Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__1__POS, 1
.set Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB13_MSK
.set Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB13_ST
.set Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK, 0x01
.set Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS, 0
.set Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK, 0x02
.set Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS, 1
.set Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB14_CTL
.set Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB14_CTL
.set Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x83
.set Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB14_MSK
.set Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB12_A0
.set Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB12_A1
.set Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB12_D0
.set Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB12_D1
.set Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB12_F0
.set Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB12_F1
.set Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB13_A0
.set Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB13_A1
.set Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB13_D0
.set Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB13_D1
.set Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB13_F0
.set Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB13_F1

/* Trigger_F */
.set Trigger_F__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set Trigger_F__0__MASK, 0x80
.set Trigger_F__0__PC, CYREG_PRT2_PC7
.set Trigger_F__0__PORT, 2
.set Trigger_F__0__SHIFT, 7
.set Trigger_F__AG, CYREG_PRT2_AG
.set Trigger_F__AMUX, CYREG_PRT2_AMUX
.set Trigger_F__BIE, CYREG_PRT2_BIE
.set Trigger_F__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Trigger_F__BYP, CYREG_PRT2_BYP
.set Trigger_F__CTL, CYREG_PRT2_CTL
.set Trigger_F__DM0, CYREG_PRT2_DM0
.set Trigger_F__DM1, CYREG_PRT2_DM1
.set Trigger_F__DM2, CYREG_PRT2_DM2
.set Trigger_F__DR, CYREG_PRT2_DR
.set Trigger_F__INP_DIS, CYREG_PRT2_INP_DIS
.set Trigger_F__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Trigger_F__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Trigger_F__LCD_EN, CYREG_PRT2_LCD_EN
.set Trigger_F__MASK, 0x80
.set Trigger_F__PORT, 2
.set Trigger_F__PRT, CYREG_PRT2_PRT
.set Trigger_F__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Trigger_F__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Trigger_F__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Trigger_F__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Trigger_F__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Trigger_F__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Trigger_F__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Trigger_F__PS, CYREG_PRT2_PS
.set Trigger_F__SHIFT, 7
.set Trigger_F__SLW, CYREG_PRT2_SLW

/* Trigger_L */
.set Trigger_L__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set Trigger_L__0__MASK, 0x20
.set Trigger_L__0__PC, CYREG_PRT2_PC5
.set Trigger_L__0__PORT, 2
.set Trigger_L__0__SHIFT, 5
.set Trigger_L__AG, CYREG_PRT2_AG
.set Trigger_L__AMUX, CYREG_PRT2_AMUX
.set Trigger_L__BIE, CYREG_PRT2_BIE
.set Trigger_L__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Trigger_L__BYP, CYREG_PRT2_BYP
.set Trigger_L__CTL, CYREG_PRT2_CTL
.set Trigger_L__DM0, CYREG_PRT2_DM0
.set Trigger_L__DM1, CYREG_PRT2_DM1
.set Trigger_L__DM2, CYREG_PRT2_DM2
.set Trigger_L__DR, CYREG_PRT2_DR
.set Trigger_L__INP_DIS, CYREG_PRT2_INP_DIS
.set Trigger_L__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Trigger_L__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Trigger_L__LCD_EN, CYREG_PRT2_LCD_EN
.set Trigger_L__MASK, 0x20
.set Trigger_L__PORT, 2
.set Trigger_L__PRT, CYREG_PRT2_PRT
.set Trigger_L__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Trigger_L__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Trigger_L__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Trigger_L__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Trigger_L__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Trigger_L__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Trigger_L__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Trigger_L__PS, CYREG_PRT2_PS
.set Trigger_L__SHIFT, 5
.set Trigger_L__SLW, CYREG_PRT2_SLW

/* Trigger_R */
.set Trigger_R__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set Trigger_R__0__MASK, 0x20
.set Trigger_R__0__PC, CYREG_IO_PC_PRT15_PC5
.set Trigger_R__0__PORT, 15
.set Trigger_R__0__SHIFT, 5
.set Trigger_R__AG, CYREG_PRT15_AG
.set Trigger_R__AMUX, CYREG_PRT15_AMUX
.set Trigger_R__BIE, CYREG_PRT15_BIE
.set Trigger_R__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Trigger_R__BYP, CYREG_PRT15_BYP
.set Trigger_R__CTL, CYREG_PRT15_CTL
.set Trigger_R__DM0, CYREG_PRT15_DM0
.set Trigger_R__DM1, CYREG_PRT15_DM1
.set Trigger_R__DM2, CYREG_PRT15_DM2
.set Trigger_R__DR, CYREG_PRT15_DR
.set Trigger_R__INP_DIS, CYREG_PRT15_INP_DIS
.set Trigger_R__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Trigger_R__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Trigger_R__LCD_EN, CYREG_PRT15_LCD_EN
.set Trigger_R__MASK, 0x20
.set Trigger_R__PORT, 15
.set Trigger_R__PRT, CYREG_PRT15_PRT
.set Trigger_R__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Trigger_R__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Trigger_R__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Trigger_R__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Trigger_R__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Trigger_R__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Trigger_R__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Trigger_R__PS, CYREG_PRT15_PS
.set Trigger_R__SHIFT, 5
.set Trigger_R__SLW, CYREG_PRT15_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT12_PC7
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* UART_BUART */
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB11_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB11_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB11_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB11_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB11_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB11_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB11_ST
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB11_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB11_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB11_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB11_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB11_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB11_F1
.set UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB12_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB12_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB11_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB11_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB11_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB11_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB11_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB11_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB10_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB10_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB10_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB10_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB10_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB10_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB08_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB08_ST

/* UART_IntClock */
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x04
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x10
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x10

/* isr_F */
.set isr_F__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_F__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_F__INTC_MASK, 0x04
.set isr_F__INTC_NUMBER, 2
.set isr_F__INTC_PRIOR_NUM, 7
.set isr_F__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isr_F__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_F__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_L */
.set isr_L__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_L__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_L__INTC_MASK, 0x08
.set isr_L__INTC_NUMBER, 3
.set isr_L__INTC_PRIOR_NUM, 7
.set isr_L__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set isr_L__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_L__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_R */
.set isr_R__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_R__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_R__INTC_MASK, 0x10
.set isr_R__INTC_NUMBER, 4
.set isr_R__INTC_PRIOR_NUM, 7
.set isr_R__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set isr_R__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_R__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set autoVrefComparator_0__CLK, CYREG_CMP2_CLK
.set autoVrefComparator_0__CMP_MASK, 0x04
.set autoVrefComparator_0__CMP_NUMBER, 2
.set autoVrefComparator_0__CR, CYREG_CMP2_CR
.set autoVrefComparator_0__LUT__CR, CYREG_LUT2_CR
.set autoVrefComparator_0__LUT__MSK, CYREG_LUT_MSK
.set autoVrefComparator_0__LUT__MSK_MASK, 0x04
.set autoVrefComparator_0__LUT__MSK_SHIFT, 2
.set autoVrefComparator_0__LUT__MX, CYREG_LUT2_MX
.set autoVrefComparator_0__LUT__SR, CYREG_LUT_SR
.set autoVrefComparator_0__LUT__SR_MASK, 0x04
.set autoVrefComparator_0__LUT__SR_SHIFT, 2
.set autoVrefComparator_0__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set autoVrefComparator_0__PM_ACT_MSK, 0x04
.set autoVrefComparator_0__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set autoVrefComparator_0__PM_STBY_MSK, 0x04
.set autoVrefComparator_0__SW0, CYREG_CMP2_SW0
.set autoVrefComparator_0__SW2, CYREG_CMP2_SW2
.set autoVrefComparator_0__SW3, CYREG_CMP2_SW3
.set autoVrefComparator_0__SW4, CYREG_CMP2_SW4
.set autoVrefComparator_0__SW6, CYREG_CMP2_SW6
.set autoVrefComparator_0__TR0, CYREG_CMP2_TR0
.set autoVrefComparator_0__TR1, CYREG_CMP2_TR1
.set autoVrefComparator_0__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP2_TR0
.set autoVrefComparator_0__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
.set autoVrefComparator_0__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP2_TR1
.set autoVrefComparator_0__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
.set autoVrefComparator_0__WRK, CYREG_CMP_WRK
.set autoVrefComparator_0__WRK_MASK, 0x04
.set autoVrefComparator_0__WRK_SHIFT, 2
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 16
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 16
.set CYDEV_CHIP_MEMBER_4D, 12
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 17
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 15
.set CYDEV_CHIP_MEMBER_4I, 21
.set CYDEV_CHIP_MEMBER_4J, 13
.set CYDEV_CHIP_MEMBER_4K, 14
.set CYDEV_CHIP_MEMBER_4L, 20
.set CYDEV_CHIP_MEMBER_4M, 19
.set CYDEV_CHIP_MEMBER_4N, 9
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 18
.set CYDEV_CHIP_MEMBER_4Q, 11
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 22
.set CYDEV_CHIP_MEMBER_FM3, 26
.set CYDEV_CHIP_MEMBER_FM4, 27
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 23
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 24
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 25
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 0
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000001F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
