{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1756114243674 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756114243675 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 25 17:30:43 2025 " "Processing started: Mon Aug 25 17:30:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756114243675 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114243675 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_epcq_controller -c fpga_epcq_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_epcq_controller -c fpga_epcq_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114243675 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1756114244378 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1756114244379 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "NIOS.qsys " "Elaborating Platform Designer system entity \"NIOS.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114253266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.08.25.17:30:56 Progress: Loading Platform_Designer/NIOS.qsys " "2025.08.25.17:30:56 Progress: Loading Platform_Designer/NIOS.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114256656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.08.25.17:30:57 Progress: Reading input file " "2025.08.25.17:30:57 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114257847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.08.25.17:30:57 Progress: Adding CLK \[clock_source 23.1\] " "2025.08.25.17:30:57 Progress: Adding CLK \[clock_source 23.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114257927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.08.25.17:30:58 Progress: Parameterizing module CLK " "2025.08.25.17:30:58 Progress: Parameterizing module CLK" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114258536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.08.25.17:30:58 Progress: Adding DEBUG \[altera_avalon_jtag_uart 23.1\] " "2025.08.25.17:30:58 Progress: Adding DEBUG \[altera_avalon_jtag_uart 23.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114258538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.08.25.17:30:58 Progress: Parameterizing module DEBUG " "2025.08.25.17:30:58 Progress: Parameterizing module DEBUG" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114258685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.08.25.17:30:58 Progress: Adding EPCQ \[altera_epcq_controller2 23.1\] " "2025.08.25.17:30:58 Progress: Adding EPCQ \[altera_epcq_controller2 23.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114258687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.08.25.17:30:58 Progress: Parameterizing module EPCQ " "2025.08.25.17:30:58 Progress: Parameterizing module EPCQ" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114258778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.08.25.17:30:58 Progress: Adding LED \[altera_avalon_pio 23.1\] " "2025.08.25.17:30:58 Progress: Adding LED \[altera_avalon_pio 23.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114258779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.08.25.17:30:58 Progress: Parameterizing module LED " "2025.08.25.17:30:58 Progress: Parameterizing module LED" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114258802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.08.25.17:30:58 Progress: Adding NIOS \[altera_nios2_gen2 23.1\] " "2025.08.25.17:30:58 Progress: Adding NIOS \[altera_nios2_gen2 23.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114258803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.08.25.17:30:59 Progress: Parameterizing module NIOS " "2025.08.25.17:30:59 Progress: Parameterizing module NIOS" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114259009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.08.25.17:30:59 Progress: Adding RAM \[altera_avalon_onchip_memory2 23.1\] " "2025.08.25.17:30:59 Progress: Adding RAM \[altera_avalon_onchip_memory2 23.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114259014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.08.25.17:30:59 Progress: Parameterizing module RAM " "2025.08.25.17:30:59 Progress: Parameterizing module RAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114259043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.08.25.17:30:59 Progress: Building connections " "2025.08.25.17:30:59 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114259044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.08.25.17:30:59 Progress: Parameterizing connections " "2025.08.25.17:30:59 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114259089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.08.25.17:30:59 Progress: Validating " "2025.08.25.17:30:59 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114259093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.08.25.17:31:04 Progress: Done reading input file " "2025.08.25.17:31:04 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114264513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS.DEBUG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "NIOS.DEBUG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114267288 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "NIOS.NIOS: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable. " "NIOS.NIOS: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114267289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS: Generating NIOS \"NIOS\" for QUARTUS_SYNTH " "NIOS: Generating NIOS \"NIOS\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114267939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DEBUG: Starting RTL generation for module 'NIOS_DEBUG' " "DEBUG: Starting RTL generation for module 'NIOS_DEBUG'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114277939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DEBUG:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOS_DEBUG --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0325_4759274282549430108.dir/0002_DEBUG_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0325_4759274282549430108.dir/0002_DEBUG_gen//NIOS_DEBUG_component_configuration.pl --do_build_sim=0\}\] " "DEBUG:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOS_DEBUG --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0325_4759274282549430108.dir/0002_DEBUG_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0325_4759274282549430108.dir/0002_DEBUG_gen//NIOS_DEBUG_component_configuration.pl --do_build_sim=0\}\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114277940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DEBUG: Done RTL generation for module 'NIOS_DEBUG' " "DEBUG: Done RTL generation for module 'NIOS_DEBUG'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114278496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DEBUG: \"NIOS\" instantiated altera_avalon_jtag_uart \"DEBUG\" " "DEBUG: \"NIOS\" instantiated altera_avalon_jtag_uart \"DEBUG\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114278513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "EPCQ: \"NIOS\" instantiated altera_epcq_controller2 \"EPCQ\" " "EPCQ: \"NIOS\" instantiated altera_epcq_controller2 \"EPCQ\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114283121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED: Starting RTL generation for module 'NIOS_LED' " "LED: Starting RTL generation for module 'NIOS_LED'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114283130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_LED --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0325_4759274282549430108.dir/0003_LED_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0325_4759274282549430108.dir/0003_LED_gen//NIOS_LED_component_configuration.pl --do_build_sim=0\}\] " "LED:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_LED --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0325_4759274282549430108.dir/0003_LED_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0325_4759274282549430108.dir/0003_LED_gen//NIOS_LED_component_configuration.pl --do_build_sim=0\}\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114283130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED: Done RTL generation for module 'NIOS_LED' " "LED: Done RTL generation for module 'NIOS_LED'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114283458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED: \"NIOS\" instantiated altera_avalon_pio \"LED\" " "LED: \"NIOS\" instantiated altera_avalon_pio \"LED\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114283464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS: \"NIOS\" instantiated altera_nios2_gen2 \"NIOS\" " "NIOS: \"NIOS\" instantiated altera_nios2_gen2 \"NIOS\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114284812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: Starting RTL generation for module 'NIOS_RAM' " "RAM: Starting RTL generation for module 'NIOS_RAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114284820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NIOS_RAM --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0325_4759274282549430108.dir/0004_RAM_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0325_4759274282549430108.dir/0004_RAM_gen//NIOS_RAM_component_configuration.pl --do_build_sim=0\}\] " "RAM:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NIOS_RAM --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0325_4759274282549430108.dir/0004_RAM_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0325_4759274282549430108.dir/0004_RAM_gen//NIOS_RAM_component_configuration.pl --do_build_sim=0\}\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114284820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: Done RTL generation for module 'NIOS_RAM' " "RAM: Done RTL generation for module 'NIOS_RAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114285118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: \"NIOS\" instantiated altera_avalon_onchip_memory2 \"RAM\" " "RAM: \"NIOS\" instantiated altera_avalon_onchip_memory2 \"RAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114285121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114292038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114292697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114293366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114294036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114294660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114295278 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"NIOS\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"NIOS\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114299737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"NIOS\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"NIOS\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114299750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"NIOS\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"NIOS\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114299759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Asmi2_inst_epcq_ctrl: \"EPCQ\" instantiated altera_asmi_parallel2 \"asmi2_inst_epcq_ctrl\" " "Asmi2_inst_epcq_ctrl: \"EPCQ\" instantiated altera_asmi_parallel2 \"asmi2_inst_epcq_ctrl\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114300960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_adaption_0: \"EPCQ\" instantiated altera_qspi_address_adaption \"addr_adaption_0\" " "Addr_adaption_0: \"EPCQ\" instantiated altera_qspi_address_adaption \"addr_adaption_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114300966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'NIOS_NIOS_cpu' " "Cpu: Starting RTL generation for module 'NIOS_NIOS_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114300985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=NIOS_NIOS_cpu --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0325_4759274282549430108.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0325_4759274282549430108.dir/0008_cpu_gen//NIOS_NIOS_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=NIOS_NIOS_cpu --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0325_4759274282549430108.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0325_4759274282549430108.dir/0008_cpu_gen//NIOS_NIOS_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114300985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.08.25 17:31:41 (*) Starting Nios II generation " "Cpu: # 2025.08.25 17:31:41 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114302591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.08.25 17:31:41 (*)   Elaborating CPU configuration settings " "Cpu: # 2025.08.25 17:31:41 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114302591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.08.25 17:31:41 (*)   Creating all objects for CPU " "Cpu: # 2025.08.25 17:31:41 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114302591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.08.25 17:31:42 (*)   Generating RTL from CPU objects " "Cpu: # 2025.08.25 17:31:42 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114302592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.08.25 17:31:42 (*)   Creating plain-text RTL " "Cpu: # 2025.08.25 17:31:42 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114302592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.08.25 17:31:42 (*) Done Nios II generation " "Cpu: # 2025.08.25 17:31:42 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114302592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'NIOS_NIOS_cpu' " "Cpu: Done RTL generation for module 'NIOS_NIOS_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114302594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"NIOS\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"NIOS\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114302608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"NIOS_data_master_translator\" " "NIOS_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"NIOS_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114302625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DEBUG_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"DEBUG_avalon_jtag_slave_translator\" " "DEBUG_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"DEBUG_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114302631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"NIOS_data_master_agent\" " "NIOS_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"NIOS_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114302635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DEBUG_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"DEBUG_avalon_jtag_slave_agent\" " "DEBUG_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"DEBUG_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114302642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DEBUG_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"DEBUG_avalon_jtag_slave_agent_rsp_fifo\" " "DEBUG_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"DEBUG_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114302649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114302662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114302674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114302686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114302700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114302708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114302714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114302746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\" " "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114302775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/ip/NIOS/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/ip/NIOS/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114302778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114302784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114302798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/ip/NIOS/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/ip/NIOS/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114302800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114302815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/ip/NIOS/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/ip/NIOS/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114302817 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114304246 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Csr_controller: \"asmi2_inst_epcq_ctrl\" instantiated altera_asmi2_csr_controller \"csr_controller\" " "Csr_controller: \"asmi2_inst_epcq_ctrl\" instantiated altera_asmi2_csr_controller \"csr_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114304265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avst_fifo: \"Generating: avst_fifo\" " "Avst_fifo: \"Generating: avst_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114304285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Xip_controller: \"asmi2_inst_epcq_ctrl\" instantiated altera_asmi2_xip_controller \"xip_controller\" " "Xip_controller: \"asmi2_inst_epcq_ctrl\" instantiated altera_asmi2_xip_controller \"xip_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114304288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_demultiplexer_0: \"asmi2_inst_epcq_ctrl\" instantiated altera_merlin_demultiplexer \"merlin_demultiplexer_0\" " "Merlin_demultiplexer_0: \"asmi2_inst_epcq_ctrl\" instantiated altera_merlin_demultiplexer \"merlin_demultiplexer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114304293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Multiplexer: \"asmi2_inst_epcq_ctrl\" instantiated altera_merlin_multiplexer \"multiplexer\" " "Multiplexer: \"asmi2_inst_epcq_ctrl\" instantiated altera_merlin_multiplexer \"multiplexer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114304312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/ip/NIOS/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/ip/NIOS/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114304315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Asmi2_cmd_generator_0: \"asmi2_inst_epcq_ctrl\" instantiated altera_asmi2_cmd_generator \"asmi2_cmd_generator_0\" " "Asmi2_cmd_generator_0: \"asmi2_inst_epcq_ctrl\" instantiated altera_asmi2_cmd_generator \"asmi2_cmd_generator_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114304319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Asmi2_qspi_interface_0: \"asmi2_inst_epcq_ctrl\" instantiated altera_asmi2_qspi_interface \"asmi2_qspi_interface_0\" " "Asmi2_qspi_interface_0: \"asmi2_inst_epcq_ctrl\" instantiated altera_asmi2_qspi_interface \"asmi2_qspi_interface_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114304338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114304347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avst_fifo: \"xip_controller\" instantiated altera_asmi2_xip_controller \"avst_fifo\" " "Avst_fifo: \"xip_controller\" instantiated altera_asmi2_xip_controller \"avst_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114304368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS: Done \"NIOS\" with 37 modules, 53 files " "NIOS: Done \"NIOS\" with 37 modules, 53 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114304370 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "NIOS.qsys " "Finished elaborating Platform Designer system entity \"NIOS.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114305279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/nios.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS " "Found entity 1: NIOS" {  } { { "Platform_Designer/NIOS/synthesis/NIOS.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/NIOS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_irq_mapper " "Found entity 1: NIOS_irq_mapper" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_irq_mapper.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0 " "Found entity 1: NIOS_mm_interconnect_0" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_avalon_st_adapter " "Found entity 1: NIOS_mm_interconnect_0_avalon_st_adapter" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_rsp_mux_001 " "Found entity 1: NIOS_mm_interconnect_0_rsp_mux_001" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer/nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305477 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_rsp_mux " "Found entity 1: NIOS_mm_interconnect_0_rsp_mux" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_rsp_demux " "Found entity 1: NIOS_mm_interconnect_0_rsp_demux" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_cmd_mux_003 " "Found entity 1: NIOS_mm_interconnect_0_cmd_mux_003" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_cmd_mux " "Found entity 1: NIOS_mm_interconnect_0_cmd_mux" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_cmd_demux_001 " "Found entity 1: NIOS_mm_interconnect_0_cmd_demux_001" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_cmd_demux " "Found entity 1: NIOS_mm_interconnect_0_cmd_demux" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305496 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at NIOS_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1756114305500 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at NIOS_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1756114305500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_router_005_default_decode " "Found entity 1: NIOS_mm_interconnect_0_router_005_default_decode" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305501 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_mm_interconnect_0_router_005 " "Found entity 2: NIOS_mm_interconnect_0_router_005" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305501 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at NIOS_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1756114305504 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at NIOS_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1756114305505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_router_002_default_decode " "Found entity 1: NIOS_mm_interconnect_0_router_002_default_decode" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305506 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_mm_interconnect_0_router_002 " "Found entity 2: NIOS_mm_interconnect_0_router_002" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305506 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at NIOS_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1756114305508 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at NIOS_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1756114305509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_router_001_default_decode " "Found entity 1: NIOS_mm_interconnect_0_router_001_default_decode" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305509 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_mm_interconnect_0_router_001 " "Found entity 2: NIOS_mm_interconnect_0_router_001" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305509 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at NIOS_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1756114305513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at NIOS_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1756114305513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_router_default_decode " "Found entity 1: NIOS_mm_interconnect_0_router_default_decode" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305514 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_mm_interconnect_0_router " "Found entity 2: NIOS_mm_interconnect_0_router" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_RAM " "Found entity 1: NIOS_RAM" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_RAM.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_RAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_NIOS " "Found entity 1: NIOS_NIOS" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_nios_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file platform_designer/nios/synthesis/submodules/nios_nios_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_NIOS_cpu_register_bank_a_module " "Found entity 1: NIOS_NIOS_cpu_register_bank_a_module" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305558 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_NIOS_cpu_register_bank_b_module " "Found entity 2: NIOS_NIOS_cpu_register_bank_b_module" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305558 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOS_NIOS_cpu_nios2_oci_debug " "Found entity 3: NIOS_NIOS_cpu_nios2_oci_debug" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305558 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOS_NIOS_cpu_nios2_oci_break " "Found entity 4: NIOS_NIOS_cpu_nios2_oci_break" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305558 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOS_NIOS_cpu_nios2_oci_xbrk " "Found entity 5: NIOS_NIOS_cpu_nios2_oci_xbrk" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305558 ""} { "Info" "ISGN_ENTITY_NAME" "6 NIOS_NIOS_cpu_nios2_oci_dbrk " "Found entity 6: NIOS_NIOS_cpu_nios2_oci_dbrk" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305558 ""} { "Info" "ISGN_ENTITY_NAME" "7 NIOS_NIOS_cpu_nios2_oci_itrace " "Found entity 7: NIOS_NIOS_cpu_nios2_oci_itrace" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305558 ""} { "Info" "ISGN_ENTITY_NAME" "8 NIOS_NIOS_cpu_nios2_oci_td_mode " "Found entity 8: NIOS_NIOS_cpu_nios2_oci_td_mode" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 1136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305558 ""} { "Info" "ISGN_ENTITY_NAME" "9 NIOS_NIOS_cpu_nios2_oci_dtrace " "Found entity 9: NIOS_NIOS_cpu_nios2_oci_dtrace" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 1204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305558 ""} { "Info" "ISGN_ENTITY_NAME" "10 NIOS_NIOS_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: NIOS_NIOS_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305558 ""} { "Info" "ISGN_ENTITY_NAME" "11 NIOS_NIOS_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: NIOS_NIOS_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 1358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305558 ""} { "Info" "ISGN_ENTITY_NAME" "12 NIOS_NIOS_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: NIOS_NIOS_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 1401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305558 ""} { "Info" "ISGN_ENTITY_NAME" "13 NIOS_NIOS_cpu_nios2_oci_fifo " "Found entity 13: NIOS_NIOS_cpu_nios2_oci_fifo" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 1448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305558 ""} { "Info" "ISGN_ENTITY_NAME" "14 NIOS_NIOS_cpu_nios2_oci_pib " "Found entity 14: NIOS_NIOS_cpu_nios2_oci_pib" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 1934 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305558 ""} { "Info" "ISGN_ENTITY_NAME" "15 NIOS_NIOS_cpu_nios2_oci_im " "Found entity 15: NIOS_NIOS_cpu_nios2_oci_im" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305558 ""} { "Info" "ISGN_ENTITY_NAME" "16 NIOS_NIOS_cpu_nios2_performance_monitors " "Found entity 16: NIOS_NIOS_cpu_nios2_performance_monitors" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305558 ""} { "Info" "ISGN_ENTITY_NAME" "17 NIOS_NIOS_cpu_nios2_avalon_reg " "Found entity 17: NIOS_NIOS_cpu_nios2_avalon_reg" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2044 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305558 ""} { "Info" "ISGN_ENTITY_NAME" "18 NIOS_NIOS_cpu_ociram_sp_ram_module " "Found entity 18: NIOS_NIOS_cpu_ociram_sp_ram_module" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305558 ""} { "Info" "ISGN_ENTITY_NAME" "19 NIOS_NIOS_cpu_nios2_ocimem " "Found entity 19: NIOS_NIOS_cpu_nios2_ocimem" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305558 ""} { "Info" "ISGN_ENTITY_NAME" "20 NIOS_NIOS_cpu_nios2_oci " "Found entity 20: NIOS_NIOS_cpu_nios2_oci" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305558 ""} { "Info" "ISGN_ENTITY_NAME" "21 NIOS_NIOS_cpu " "Found entity 21: NIOS_NIOS_cpu" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_nios_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_nios_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_NIOS_cpu_debug_slave_sysclk " "Found entity 1: NIOS_NIOS_cpu_debug_slave_sysclk" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_nios_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_nios_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_NIOS_cpu_debug_slave_tck " "Found entity 1: NIOS_NIOS_cpu_debug_slave_tck" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_tck.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_nios_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_nios_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_NIOS_cpu_debug_slave_wrapper " "Found entity 1: NIOS_NIOS_cpu_debug_slave_wrapper" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_nios_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_nios_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_NIOS_cpu_test_bench " "Found entity 1: NIOS_NIOS_cpu_test_bench" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_test_bench.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_led.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_LED " "Found entity 1: NIOS_LED" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_LED.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_LED.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_epcq.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_epcq.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_EPCQ " "Found entity 1: NIOS_EPCQ" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/altera_qspi_address_adaption.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/altera_qspi_address_adaption.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_qspi_address_adaption " "Found entity 1: altera_qspi_address_adaption" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/altera_qspi_address_adaption_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/altera_qspi_address_adaption_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_qspi_address_adaption_core " "Found entity 1: altera_qspi_address_adaption_core" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_epcq_asmi2_inst_epcq_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_epcq_asmi2_inst_epcq_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_EPCQ_asmi2_inst_epcq_ctrl " "Found entity 1: NIOS_EPCQ_asmi2_inst_epcq_ctrl" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/altera_asmi2_qspi_interface_asmiblock.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/altera_asmi2_qspi_interface_asmiblock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_asmi2_qspi_interface_asmiblock " "Found entity 1: altera_asmi2_qspi_interface_asmiblock" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_qspi_interface_asmiblock.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_qspi_interface_asmiblock.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_epcq_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_epcq_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0 " "Found entity 1: NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/altera_asmi2_cmd_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/altera_asmi2_cmd_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_asmi2_cmd_generator " "Found entity 1: altera_asmi2_cmd_generator" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intel_asmi2_data_adapter_32_8 " "Found entity 1: intel_asmi2_data_adapter_32_8" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intel_asmi2_data_adapter_8_32 " "Found entity 1: intel_asmi2_data_adapter_8_32" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_epcq_asmi2_inst_epcq_ctrl_multiplexer.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_epcq_asmi2_inst_epcq_ctrl_multiplexer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_EPCQ_asmi2_inst_epcq_ctrl_multiplexer " "Found entity 1: NIOS_EPCQ_asmi2_inst_epcq_ctrl_multiplexer" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_multiplexer.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_multiplexer.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_epcq_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_epcq_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_EPCQ_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0 " "Found entity 1: NIOS_EPCQ_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/altera_asmi2_xip_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/altera_asmi2_xip_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_asmi2_xip_controller " "Found entity 1: altera_asmi2_xip_controller" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_xip_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_xip_controller.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/avst_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/avst_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 avst_fifo " "Found entity 1: avst_fifo" {  } { { "Platform_Designer/NIOS/synthesis/submodules/avst_fifo.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/avst_fifo.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller " "Found entity 1: NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_debug.v 5 5 " "Found 5 design units, including 5 entities, in source file platform_designer/nios/synthesis/submodules/nios_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_DEBUG_sim_scfifo_w " "Found entity 1: NIOS_DEBUG_sim_scfifo_w" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305642 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_DEBUG_scfifo_w " "Found entity 2: NIOS_DEBUG_scfifo_w" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305642 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOS_DEBUG_sim_scfifo_r " "Found entity 3: NIOS_DEBUG_sim_scfifo_r" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305642 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOS_DEBUG_scfifo_r " "Found entity 4: NIOS_DEBUG_scfifo_r" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305642 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOS_DEBUG " "Found entity 5: NIOS_DEBUG" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_epcq_controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpga_epcq_controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_epcq_controller " "Found entity 1: fpga_epcq_controller" {  } { { "fpga_epcq_controller.bdf" "" { Schematic "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/fpga_epcq_controller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114305645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305645 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/nios.v C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/NIOS.v " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/nios.v\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/NIOS.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/nios.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/nios.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305647 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_debug.v C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_debug.v\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_debug.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_debug.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305649 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_epcq.v C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ.v " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_epcq.v\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_epcq.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_epcq.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305651 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_epcq_asmi2_inst_epcq_ctrl.v C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl.v " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_epcq_asmi2_inst_epcq_ctrl.v\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_epcq_asmi2_inst_epcq_ctrl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_epcq_asmi2_inst_epcq_ctrl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305652 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_epcq_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_epcq_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_epcq_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_epcq_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305656 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305658 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_epcq_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_epcq_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_epcq_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_epcq_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305659 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_epcq_asmi2_inst_epcq_ctrl_multiplexer.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_multiplexer.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_epcq_asmi2_inst_epcq_ctrl_multiplexer.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_multiplexer.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_epcq_asmi2_inst_epcq_ctrl_multiplexer.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_epcq_asmi2_inst_epcq_ctrl_multiplexer.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305661 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_led.v C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_LED.v " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_led.v\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_LED.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_led.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_led.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305662 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_nios.v C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS.v " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_nios.v\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_nios.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305664 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_nios_cpu.v C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_nios_cpu.v\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_nios_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305667 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_nios_cpu_debug_slave_sysclk.v C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_sysclk.v " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_nios_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_nios_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305669 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_nios_cpu_debug_slave_tck.v C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_tck.v " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_nios_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_nios_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305672 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_nios_cpu_debug_slave_wrapper.v C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_wrapper.v " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_nios_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_nios_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305674 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_nios_cpu_test_bench.v C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_test_bench.v " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_nios_cpu_test_bench.v\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_nios_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305677 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_ram.v C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_RAM.v " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_ram.v\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_RAM.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_ram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_ram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305678 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_irq_mapper.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_irq_mapper.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_irq_mapper.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305679 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0.v C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305682 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_avalon_st_adapter.v " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305684 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305685 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_demux.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305688 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_001.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_demux_001.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305691 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_mux.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305694 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_003.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_mux_003.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_003.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_mux_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305696 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305698 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_001.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305700 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_002.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305701 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_router_005.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_005.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_router_005.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_005.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router_005.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router_005.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305703 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_rsp_demux.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305706 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_rsp_mux.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305707 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_rsp_mux_001.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305709 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_asmi2_cmd_generator.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_asmi2_cmd_generator.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_asmi2_cmd_generator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/altera_asmi2_cmd_generator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305711 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_asmi2_qspi_interface_asmiblock.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_qspi_interface_asmiblock.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_asmi2_qspi_interface_asmiblock.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_qspi_interface_asmiblock.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_asmi2_qspi_interface_asmiblock.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/altera_asmi2_qspi_interface_asmiblock.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305712 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_asmi2_xip_controller.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_xip_controller.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_asmi2_xip_controller.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_xip_controller.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_asmi2_xip_controller.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/altera_asmi2_xip_controller.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305714 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_avalon_sc_fifo.v C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305716 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_merlin_arbitrator.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305717 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305719 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_merlin_master_agent.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_master_agent.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305720 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_merlin_master_translator.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_master_translator.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305722 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_merlin_slave_agent.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305724 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_merlin_slave_translator.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305725 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_qspi_address_adaption.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_qspi_address_adaption.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_qspi_address_adaption.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/altera_qspi_address_adaption.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305727 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_qspi_address_adaption_core.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_qspi_address_adaption_core.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_qspi_address_adaption_core.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/altera_qspi_address_adaption_core.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305728 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_reset_controller.v C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_reset_controller.v " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305730 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_reset_synchronizer.v C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305732 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/avst_fifo.v C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/avst_fifo.v " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/avst_fifo.v\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/avst_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/avst_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/avst_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305733 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/intel_asmi2_data_adapter_32_8.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/intel_asmi2_data_adapter_32_8.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/intel_asmi2_data_adapter_32_8.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/intel_asmi2_data_adapter_32_8.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305735 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/intel_asmi2_data_adapter_8_32.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/intel_asmi2_data_adapter_8_32.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1756114305736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/intel_asmi2_data_adapter_8_32.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/intel_asmi2_data_adapter_8_32.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114305736 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_epcq_controller " "Elaborating entity \"fpga_epcq_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1756114305933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS NIOS:inst " "Elaborating entity \"NIOS\" for hierarchy \"NIOS:inst\"" {  } { { "fpga_epcq_controller.bdf" "inst" { Schematic "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/fpga_epcq_controller.bdf" { { 200 472 704 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114305956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_DEBUG NIOS:inst\|NIOS_DEBUG:debug " "Elaborating entity \"NIOS_DEBUG\" for hierarchy \"NIOS:inst\|NIOS_DEBUG:debug\"" {  } { { "Platform_Designer/NIOS/synthesis/NIOS.v" "debug" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/NIOS.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114306012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_DEBUG_scfifo_w NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_w:the_NIOS_DEBUG_scfifo_w " "Elaborating entity \"NIOS_DEBUG_scfifo_w\" for hierarchy \"NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_w:the_NIOS_DEBUG_scfifo_w\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" "the_NIOS_DEBUG_scfifo_w" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114306032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_w:the_NIOS_DEBUG_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_w:the_NIOS_DEBUG_scfifo_w\|scfifo:wfifo\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" "wfifo" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114306238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_w:the_NIOS_DEBUG_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_w:the_NIOS_DEBUG_scfifo_w\|scfifo:wfifo\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114306248 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_w:the_NIOS_DEBUG_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_w:the_NIOS_DEBUG_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114306249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114306249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114306249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114306249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114306249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114306249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114306249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114306249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114306249 ""}  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756114306249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_cr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_cr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_cr21 " "Found entity 1: scfifo_cr21" {  } { { "db/scfifo_cr21.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/scfifo_cr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114306291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114306291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_cr21 NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_w:the_NIOS_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated " "Elaborating entity \"scfifo_cr21\" for hierarchy \"NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_w:the_NIOS_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114306292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_e011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_e011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_e011 " "Found entity 1: a_dpfifo_e011" {  } { { "db/a_dpfifo_e011.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/a_dpfifo_e011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114306312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114306312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_e011 NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_w:the_NIOS_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo " "Elaborating entity \"a_dpfifo_e011\" for hierarchy \"NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_w:the_NIOS_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\"" {  } { { "db/scfifo_cr21.tdf" "dpfifo" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/scfifo_cr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114306313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114306335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114306335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_w:the_NIOS_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_w:the_NIOS_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_e011.tdf" "fifo_state" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/a_dpfifo_e011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114306336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6o7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6o7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6o7 " "Found entity 1: cntr_6o7" {  } { { "db/cntr_6o7.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/cntr_6o7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114306384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114306384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6o7 NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_w:the_NIOS_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_6o7:count_usedw " "Elaborating entity \"cntr_6o7\" for hierarchy \"NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_w:the_NIOS_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_6o7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114306385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gio1 " "Found entity 1: altsyncram_gio1" {  } { { "db/altsyncram_gio1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/altsyncram_gio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114306436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114306436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gio1 NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_w:the_NIOS_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|altsyncram_gio1:FIFOram " "Elaborating entity \"altsyncram_gio1\" for hierarchy \"NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_w:the_NIOS_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|altsyncram_gio1:FIFOram\"" {  } { { "db/a_dpfifo_e011.tdf" "FIFOram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/a_dpfifo_e011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114306438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qnb " "Found entity 1: cntr_qnb" {  } { { "db/cntr_qnb.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/cntr_qnb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114306485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114306485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qnb NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_w:the_NIOS_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|cntr_qnb:rd_ptr_count " "Elaborating entity \"cntr_qnb\" for hierarchy \"NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_w:the_NIOS_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|cntr_qnb:rd_ptr_count\"" {  } { { "db/a_dpfifo_e011.tdf" "rd_ptr_count" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/a_dpfifo_e011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114306486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_DEBUG_scfifo_r NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_r:the_NIOS_DEBUG_scfifo_r " "Elaborating entity \"NIOS_DEBUG_scfifo_r\" for hierarchy \"NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_r:the_NIOS_DEBUG_scfifo_r\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" "the_NIOS_DEBUG_scfifo_r" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114306501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic NIOS:inst\|NIOS_DEBUG:debug\|alt_jtag_atlantic:NIOS_DEBUG_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"NIOS:inst\|NIOS_DEBUG:debug\|alt_jtag_atlantic:NIOS_DEBUG_alt_jtag_atlantic\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" "NIOS_DEBUG_alt_jtag_atlantic" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114306725 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS:inst\|NIOS_DEBUG:debug\|alt_jtag_atlantic:NIOS_DEBUG_alt_jtag_atlantic " "Elaborated megafunction instantiation \"NIOS:inst\|NIOS_DEBUG:debug\|alt_jtag_atlantic:NIOS_DEBUG_alt_jtag_atlantic\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114306743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS:inst\|NIOS_DEBUG:debug\|alt_jtag_atlantic:NIOS_DEBUG_alt_jtag_atlantic " "Instantiated megafunction \"NIOS:inst\|NIOS_DEBUG:debug\|alt_jtag_atlantic:NIOS_DEBUG_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114306744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114306744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114306744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114306744 ""}  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756114306744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOS:inst\|NIOS_DEBUG:debug\|alt_jtag_atlantic:NIOS_DEBUG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOS:inst\|NIOS_DEBUG:debug\|alt_jtag_atlantic:NIOS_DEBUG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114307269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOS:inst\|NIOS_DEBUG:debug\|alt_jtag_atlantic:NIOS_DEBUG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOS:inst\|NIOS_DEBUG:debug\|alt_jtag_atlantic:NIOS_DEBUG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114307399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_EPCQ NIOS:inst\|NIOS_EPCQ:epcq " "Elaborating entity \"NIOS_EPCQ\" for hierarchy \"NIOS:inst\|NIOS_EPCQ:epcq\"" {  } { { "Platform_Designer/NIOS/synthesis/NIOS.v" "epcq" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/NIOS.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114307449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_EPCQ_asmi2_inst_epcq_ctrl NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl " "Elaborating entity \"NIOS_EPCQ_asmi2_inst_epcq_ctrl\" for hierarchy \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ.v" "asmi2_inst_epcq_ctrl" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114307468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller " "Elaborating entity \"NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller\" for hierarchy \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl.v" "csr_controller" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114307495 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_rd_status NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(157) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(157): object \"write_csr_rd_status\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307498 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_isr NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(160) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(160): object \"write_csr_isr\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307498 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_ier NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(161) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(161): object \"write_csr_ier\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307498 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_com_10 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(164) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(164): object \"write_csr_com_10\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307498 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_com_11 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(165) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(165): object \"write_csr_com_11\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307499 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_com_12 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(166) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(166): object \"write_csr_com_12\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307499 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_misc_14 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(168) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(168): object \"write_csr_misc_14\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307499 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_misc_15 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(169) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(169): object \"write_csr_misc_15\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307499 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_device_id_data_0 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(177) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(177): object \"write_csr_device_id_data_0\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307499 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_device_id_data_1 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(178) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(178): object \"write_csr_device_id_data_1\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307499 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_device_id_data_2 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(179) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(179): object \"write_csr_device_id_data_2\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307499 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_device_id_data_3 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(180) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(180): object \"write_csr_device_id_data_3\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307499 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_device_id_data_4 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(181) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(181): object \"write_csr_device_id_data_4\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307499 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_wr_enable NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(183) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(183): object \"read_csr_wr_enable\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307499 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_wr_disable NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(184) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(184): object \"read_csr_wr_disable\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307499 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_wr_status NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(185) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(185): object \"read_csr_wr_status\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307499 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_sector_erase NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(187) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(187): object \"read_csr_sector_erase\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307499 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_subsector_erase NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(188) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(188): object \"read_csr_subsector_erase\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307499 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_isr NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(189) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(189): object \"read_csr_isr\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307499 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_ier NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(190) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(190): object \"read_csr_ier\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307499 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_control NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(191) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(191): object \"read_csr_control\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307499 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_com_10 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(193) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(193): object \"read_csr_com_10\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307499 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_com_11 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(194) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(194): object \"read_csr_com_11\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307499 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_com_12 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(195) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(195): object \"read_csr_com_12\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307500 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_misc_13 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(196) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(196): object \"read_csr_misc_13\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307500 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_misc_16 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(199) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(199): object \"read_csr_misc_16\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307500 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_misc_17 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(200) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(200): object \"read_csr_misc_17\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307500 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_misc_18 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(201) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(201): object \"read_csr_misc_18\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307500 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_4bytes_addr_en NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(202) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(202): object \"read_csr_4bytes_addr_en\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307500 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_4bytes_addr_ex NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(203) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(203): object \"read_csr_4bytes_addr_ex\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307500 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_sector_protect NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(204) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(204): object \"read_csr_sector_protect\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307500 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_device_id_data_0 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(208) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(208): object \"read_csr_device_id_data_0\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307500 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_device_id_data_1 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(209) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(209): object \"read_csr_device_id_data_1\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307500 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_device_id_data_2 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(210) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(210): object \"read_csr_device_id_data_2\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 210 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307500 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_device_id_data_3 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(211) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(211): object \"read_csr_device_id_data_3\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307500 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_device_id_data_4 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(212) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(212): object \"read_csr_device_id_data_4\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307500 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "csr_misc_13_data_reg NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(492) " "Verilog HDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(492): object csr_misc_13_data_reg used but never assigned" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 492 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1756114307501 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "csr_misc_14_data_reg NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(493) " "Verilog HDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(493): object csr_misc_14_data_reg used but never assigned" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 493 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1756114307501 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "csr_misc_15_data_reg NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(494) " "Verilog HDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(494): object csr_misc_15_data_reg used but never assigned" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 494 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1756114307501 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "csr_misc_16_data_reg NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(495) " "Verilog HDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(495): object csr_misc_16_data_reg used but never assigned" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 495 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1756114307501 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "csr_misc_18_data_reg NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(497) " "Verilog HDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(497): object csr_misc_18_data_reg used but never assigned" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 497 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1756114307501 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_rd_device_id_data_reg NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(506) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(506): object \"csr_rd_device_id_data_reg\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 506 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307502 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(432) " "Verilog HDL assignment warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(432): truncated value with size 32 to match size of target (1)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756114307506 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "csr_control_data_reg NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Verilog HDL Always Construct warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564): inferring latch(es) for variable \"csr_control_data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1756114307509 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[1\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[1\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114307528 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[2\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[2\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114307528 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[3\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[3\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114307528 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[8\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[8\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114307528 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[9\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[9\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114307528 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[10\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[10\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114307528 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[11\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[11\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114307528 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[12\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[12\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114307528 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[13\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[13\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114307528 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[14\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[14\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114307528 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[15\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[15\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114307528 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[16\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[16\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114307528 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[17\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[17\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114307528 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[18\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[18\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114307528 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[19\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[19\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114307529 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[20\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[20\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114307529 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[21\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[21\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114307529 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[22\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[22\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114307529 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[23\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[23\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114307529 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[24\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[24\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114307529 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[25\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[25\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114307529 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[26\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[26\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114307529 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[27\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[27\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114307529 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[28\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[28\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114307529 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[29\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[29\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114307529 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[30\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[30\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114307529 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[31\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[31\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114307529 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_asmi2_xip_controller NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller " "Elaborating entity \"altera_asmi2_xip_controller\" for hierarchy \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl.v" "xip_controller" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114307577 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_wr_combi_reg altera_asmi2_xip_controller.sv(60) " "Verilog HDL or VHDL warning at altera_asmi2_xip_controller.sv(60): object \"mem_wr_combi_reg\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_xip_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_xip_controller.sv" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307578 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_xip_controller:xip_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wr_burstcount_cnt_done altera_asmi2_xip_controller.sv(75) " "Verilog HDL warning at altera_asmi2_xip_controller.sv(75): object wr_burstcount_cnt_done used but never assigned" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_xip_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_xip_controller.sv" 75 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1756114307578 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_xip_controller:xip_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_burst altera_asmi2_xip_controller.sv(507) " "Verilog HDL or VHDL warning at altera_asmi2_xip_controller.sv(507): object \"is_burst\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_xip_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_xip_controller.sv" 507 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307578 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_xip_controller:xip_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avst_fifo NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst " "Elaborating entity \"avst_fifo\" for hierarchy \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_xip_controller.sv" "avst_fifo_inst" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_xip_controller.sv" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114307612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/avst_fifo.v" "avst_fifo" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/avst_fifo.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114307631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_EPCQ_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0 NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0:merlin_demultiplexer_0 " "Elaborating entity \"NIOS_EPCQ_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0\" for hierarchy \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0:merlin_demultiplexer_0\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl.v" "merlin_demultiplexer_0" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114307664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_EPCQ_asmi2_inst_epcq_ctrl_multiplexer NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_multiplexer:multiplexer " "Elaborating entity \"NIOS_EPCQ_asmi2_inst_epcq_ctrl_multiplexer\" for hierarchy \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_multiplexer:multiplexer\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl.v" "multiplexer" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114307678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_multiplexer:multiplexer\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_multiplexer:multiplexer\|altera_merlin_arbitrator:arb\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_multiplexer.sv" "arb" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_multiplexer.sv" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114307698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_multiplexer:multiplexer\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_multiplexer:multiplexer\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114307713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_asmi2_cmd_generator NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0 " "Elaborating entity \"altera_asmi2_cmd_generator\" for hierarchy \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl.v" "asmi2_cmd_generator_0" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114307727 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "has_dummy altera_asmi2_cmd_generator.sv(86) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(86): object \"has_dummy\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307728 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "last_data_word_in altera_asmi2_cmd_generator.sv(111) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(111): object \"last_data_word_in\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307729 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "discard_rsp_pck altera_asmi2_cmd_generator.sv(112) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(112): object \"discard_rsp_pck\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307729 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_cmd_eop_reg altera_asmi2_cmd_generator.sv(114) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(114): object \"in_cmd_eop_reg\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307729 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "has_data_in_reg altera_asmi2_cmd_generator.sv(498) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(498): object \"has_data_in_reg\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" 498 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307729 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 altera_asmi2_cmd_generator.sv(144) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(144): truncated value with size 9 to match size of target (8)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756114307729 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 altera_asmi2_cmd_generator.sv(216) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(216): truncated value with size 4 to match size of target (3)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756114307730 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_asmi2_cmd_generator.sv(446) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(446): truncated value with size 32 to match size of target (8)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756114307731 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_asmi2_cmd_generator.sv(453) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(453): truncated value with size 32 to match size of target (8)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756114307731 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_asmi2_cmd_generator.sv(460) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(460): truncated value with size 32 to match size of target (8)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756114307732 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intel_asmi2_data_adapter_32_8 NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0\|intel_asmi2_data_adapter_32_8:intel_asmi2_data_adapter_32_8_inst " "Elaborating entity \"intel_asmi2_data_adapter_32_8\" for hierarchy \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0\|intel_asmi2_data_adapter_32_8:intel_asmi2_data_adapter_32_8_inst\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" "intel_asmi2_data_adapter_32_8_inst" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114307759 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_read_addr intel_asmi2_data_adapter_32_8.sv(38) " "Verilog HDL or VHDL warning at intel_asmi2_data_adapter_32_8.sv(38): object \"state_read_addr\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307760 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_32_8:intel_asmi2_data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_d1 intel_asmi2_data_adapter_32_8.sv(42) " "Verilog HDL or VHDL warning at intel_asmi2_data_adapter_32_8.sv(42): object \"state_d1\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307760 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_32_8:intel_asmi2_data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready_d1 intel_asmi2_data_adapter_32_8.sv(44) " "Verilog HDL or VHDL warning at intel_asmi2_data_adapter_32_8.sv(44): object \"in_ready_d1\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307760 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_32_8:intel_asmi2_data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_startofpacket_wire intel_asmi2_data_adapter_32_8.sv(63) " "Verilog HDL or VHDL warning at intel_asmi2_data_adapter_32_8.sv(63): object \"b_startofpacket_wire\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307760 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_32_8:intel_asmi2_data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata0 intel_asmi2_data_adapter_32_8.sv(69) " "Verilog HDL or VHDL warning at intel_asmi2_data_adapter_32_8.sv(69): object \"mem_readdata0\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307760 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_32_8:intel_asmi2_data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata1 intel_asmi2_data_adapter_32_8.sv(74) " "Verilog HDL or VHDL warning at intel_asmi2_data_adapter_32_8.sv(74): object \"mem_readdata1\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307760 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_32_8:intel_asmi2_data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata2 intel_asmi2_data_adapter_32_8.sv(79) " "Verilog HDL or VHDL warning at intel_asmi2_data_adapter_32_8.sv(79): object \"mem_readdata2\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307760 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_32_8:intel_asmi2_data_adapter_32_8_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "state_waitrequest intel_asmi2_data_adapter_32_8.sv(86) " "Verilog HDL warning at intel_asmi2_data_adapter_32_8.sv(86): object state_waitrequest used but never assigned" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" 86 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1756114307760 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_32_8:intel_asmi2_data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_waitrequest_d1 intel_asmi2_data_adapter_32_8.sv(87) " "Verilog HDL or VHDL warning at intel_asmi2_data_adapter_32_8.sv(87): object \"state_waitrequest_d1\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307760 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_32_8:intel_asmi2_data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel intel_asmi2_data_adapter_32_8.sv(90) " "Verilog HDL or VHDL warning at intel_asmi2_data_adapter_32_8.sv(90): object \"out_channel\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307760 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_32_8:intel_asmi2_data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_startofpacket intel_asmi2_data_adapter_32_8.sv(94) " "Verilog HDL or VHDL warning at intel_asmi2_data_adapter_32_8.sv(94): object \"out_startofpacket\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307760 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_32_8:intel_asmi2_data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_endofpacket intel_asmi2_data_adapter_32_8.sv(95) " "Verilog HDL or VHDL warning at intel_asmi2_data_adapter_32_8.sv(95): object \"out_endofpacket\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307760 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_32_8:intel_asmi2_data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_empty intel_asmi2_data_adapter_32_8.sv(98) " "Verilog HDL or VHDL warning at intel_asmi2_data_adapter_32_8.sv(98): object \"out_empty\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307761 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_32_8:intel_asmi2_data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error intel_asmi2_data_adapter_32_8.sv(101) " "Verilog HDL or VHDL warning at intel_asmi2_data_adapter_32_8.sv(101): object \"out_error\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307761 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_32_8:intel_asmi2_data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 intel_asmi2_data_adapter_32_8.sv(139) " "Verilog HDL assignment warning at intel_asmi2_data_adapter_32_8.sv(139): truncated value with size 4 to match size of target (1)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756114307761 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_32_8:intel_asmi2_data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 intel_asmi2_data_adapter_32_8.sv(267) " "Verilog HDL assignment warning at intel_asmi2_data_adapter_32_8.sv(267): truncated value with size 32 to match size of target (1)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756114307762 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_32_8:intel_asmi2_data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 intel_asmi2_data_adapter_32_8.sv(284) " "Verilog HDL assignment warning at intel_asmi2_data_adapter_32_8.sv(284): truncated value with size 32 to match size of target (1)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756114307762 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_32_8:intel_asmi2_data_adapter_32_8_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intel_asmi2_data_adapter_8_32 NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0\|intel_asmi2_data_adapter_8_32:intel_asmi2_data_adapter_8_32_inst " "Elaborating entity \"intel_asmi2_data_adapter_8_32\" for hierarchy \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0\|intel_asmi2_data_adapter_8_32:intel_asmi2_data_adapter_8_32_inst\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" "intel_asmi2_data_adapter_8_32_inst" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114307780 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_read_addr intel_asmi2_data_adapter_8_32.sv(43) " "Verilog HDL or VHDL warning at intel_asmi2_data_adapter_8_32.sv(43): object \"state_read_addr\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307781 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_8_32:intel_asmi2_data_adapter_8_32_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "state_waitrequest intel_asmi2_data_adapter_8_32.sv(88) " "Verilog HDL warning at intel_asmi2_data_adapter_8_32.sv(88): object state_waitrequest used but never assigned" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" 88 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1756114307781 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_8_32:intel_asmi2_data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_waitrequest_d1 intel_asmi2_data_adapter_8_32.sv(89) " "Verilog HDL or VHDL warning at intel_asmi2_data_adapter_8_32.sv(89): object \"state_waitrequest_d1\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307781 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_8_32:intel_asmi2_data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel intel_asmi2_data_adapter_8_32.sv(92) " "Verilog HDL or VHDL warning at intel_asmi2_data_adapter_8_32.sv(92): object \"out_channel\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307781 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_8_32:intel_asmi2_data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error intel_asmi2_data_adapter_8_32.sv(98) " "Verilog HDL or VHDL warning at intel_asmi2_data_adapter_8_32.sv(98): object \"out_error\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307782 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_8_32:intel_asmi2_data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 intel_asmi2_data_adapter_8_32.sv(242) " "Verilog HDL assignment warning at intel_asmi2_data_adapter_8_32.sv(242): truncated value with size 32 to match size of target (2)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756114307783 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_8_32:intel_asmi2_data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 intel_asmi2_data_adapter_8_32.sv(265) " "Verilog HDL assignment warning at intel_asmi2_data_adapter_8_32.sv(265): truncated value with size 32 to match size of target (2)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756114307783 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_8_32:intel_asmi2_data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 intel_asmi2_data_adapter_8_32.sv(291) " "Verilog HDL assignment warning at intel_asmi2_data_adapter_8_32.sv(291): truncated value with size 32 to match size of target (2)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756114307783 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_8_32:intel_asmi2_data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 intel_asmi2_data_adapter_8_32.sv(314) " "Verilog HDL assignment warning at intel_asmi2_data_adapter_8_32.sv(314): truncated value with size 32 to match size of target (2)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756114307784 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_8_32:intel_asmi2_data_adapter_8_32_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0 NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0 " "Elaborating entity \"NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0\" for hierarchy \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl.v" "asmi2_qspi_interface_0" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114307806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_asmi2_qspi_interface_asmiblock NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface " "Elaborating entity \"altera_asmi2_qspi_interface_asmiblock\" for hierarchy \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0.sv" "dedicated_interface" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0.sv" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114307828 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "atom_ports_datain\[0\] altera_asmi2_qspi_interface_asmiblock.sv(29) " "Output port \"atom_ports_datain\[0\]\" at altera_asmi2_qspi_interface_asmiblock.sv(29) has no driver" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_qspi_interface_asmiblock.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_qspi_interface_asmiblock.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756114307829 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_reset_controller:rst_controller\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl.v" "rst_controller" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114307841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114307857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114307868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_qspi_address_adaption NIOS:inst\|NIOS_EPCQ:epcq\|altera_qspi_address_adaption:addr_adaption_0 " "Elaborating entity \"altera_qspi_address_adaption\" for hierarchy \"NIOS:inst\|NIOS_EPCQ:epcq\|altera_qspi_address_adaption:addr_adaption_0\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ.v" "addr_adaption_0" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114307882 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_mem_write altera_qspi_address_adaption.sv(72) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(72): object \"temp_mem_write\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption.sv" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307883 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|altera_qspi_address_adaption:addr_adaption_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_mem_read altera_qspi_address_adaption.sv(72) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(72): object \"temp_mem_read\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption.sv" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307883 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|altera_qspi_address_adaption:addr_adaption_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_mem_addr altera_qspi_address_adaption.sv(73) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(73): object \"temp_mem_addr\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption.sv" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307883 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|altera_qspi_address_adaption:addr_adaption_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_mem_wrdata altera_qspi_address_adaption.sv(74) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(74): object \"temp_mem_wrdata\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption.sv" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307883 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|altera_qspi_address_adaption:addr_adaption_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_mem_byteenable altera_qspi_address_adaption.sv(75) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(75): object \"temp_mem_byteenable\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption.sv" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307883 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|altera_qspi_address_adaption:addr_adaption_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_mem_burstcount altera_qspi_address_adaption.sv(76) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(76): object \"temp_mem_burstcount\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption.sv" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307884 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|altera_qspi_address_adaption:addr_adaption_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_qspi_address_adaption_core NIOS:inst\|NIOS_EPCQ:epcq\|altera_qspi_address_adaption:addr_adaption_0\|altera_qspi_address_adaption_core:addr_adaption " "Elaborating entity \"altera_qspi_address_adaption_core\" for hierarchy \"NIOS:inst\|NIOS_EPCQ:epcq\|altera_qspi_address_adaption:addr_adaption_0\|altera_qspi_address_adaption_core:addr_adaption\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption.sv" "addr_adaption" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114307902 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_device_id_0_combi altera_qspi_address_adaption_core.sv(91) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(91): object \"write_device_id_0_combi\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307904 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_device_id_1_combi altera_qspi_address_adaption_core.sv(91) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(91): object \"write_device_id_1_combi\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307905 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_device_id_2_combi altera_qspi_address_adaption_core.sv(91) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(91): object \"write_device_id_2_combi\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307905 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_device_id_3_combi altera_qspi_address_adaption_core.sv(91) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(91): object \"write_device_id_3_combi\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307905 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_device_id_4_combi altera_qspi_address_adaption_core.sv(91) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(91): object \"write_device_id_4_combi\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307905 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_sid_combi altera_qspi_address_adaption_core.sv(92) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(92): object \"write_sid_combi\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307905 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_mem_combi altera_qspi_address_adaption_core.sv(107) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(107): object \"read_mem_combi\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307906 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_mem_combi altera_qspi_address_adaption_core.sv(107) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(107): object \"write_mem_combi\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307906 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_trigger_pulse altera_qspi_address_adaption_core.sv(114) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(114): object \"reset_trigger_pulse\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756114307906 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_qspi_address_adaption_core.sv(395) " "Verilog HDL Case Statement warning at altera_qspi_address_adaption_core.sv(395): incomplete case statement has no default case item" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" 395 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1756114307907 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED NIOS:inst\|NIOS_LED:led " "Elaborating entity \"NIOS_LED\" for hierarchy \"NIOS:inst\|NIOS_LED:led\"" {  } { { "Platform_Designer/NIOS/synthesis/NIOS.v" "led" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/NIOS.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114307935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS NIOS:inst\|NIOS_NIOS:nios " "Elaborating entity \"NIOS_NIOS\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\"" {  } { { "Platform_Designer/NIOS/synthesis/NIOS.v" "nios" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/NIOS.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114307949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu " "Elaborating entity \"NIOS_NIOS_cpu\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS.v" "cpu" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114307966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_test_bench NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_test_bench:the_NIOS_NIOS_cpu_test_bench " "Elaborating entity \"NIOS_NIOS_cpu_test_bench\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_test_bench:the_NIOS_NIOS_cpu_test_bench\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "the_NIOS_NIOS_cpu_test_bench" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 3566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114308067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_register_bank_a_module NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_register_bank_a_module:NIOS_NIOS_cpu_register_bank_a " "Elaborating entity \"NIOS_NIOS_cpu_register_bank_a_module\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_register_bank_a_module:NIOS_NIOS_cpu_register_bank_a\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "NIOS_NIOS_cpu_register_bank_a" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 4082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114308087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_register_bank_a_module:NIOS_NIOS_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_register_bank_a_module:NIOS_NIOS_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114308149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_register_bank_a_module:NIOS_NIOS_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_register_bank_a_module:NIOS_NIOS_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114308164 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_register_bank_a_module:NIOS_NIOS_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_register_bank_a_module:NIOS_NIOS_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308165 ""}  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756114308165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vlc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vlc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vlc1 " "Found entity 1: altsyncram_vlc1" {  } { { "db/altsyncram_vlc1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/altsyncram_vlc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114308212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114308212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vlc1 NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_register_bank_a_module:NIOS_NIOS_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vlc1:auto_generated " "Elaborating entity \"altsyncram_vlc1\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_register_bank_a_module:NIOS_NIOS_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vlc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114308213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_register_bank_b_module NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_register_bank_b_module:NIOS_NIOS_cpu_register_bank_b " "Elaborating entity \"NIOS_NIOS_cpu_register_bank_b_module\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_register_bank_b_module:NIOS_NIOS_cpu_register_bank_b\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "NIOS_NIOS_cpu_register_bank_b" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 4100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114308238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_nios2_oci NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci " "Elaborating entity \"NIOS_NIOS_cpu_nios2_oci\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "the_NIOS_NIOS_cpu_nios2_oci" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 4596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114308267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_nios2_oci_debug NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_debug:the_NIOS_NIOS_cpu_nios2_oci_debug " "Elaborating entity \"NIOS_NIOS_cpu_nios2_oci_debug\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_debug:the_NIOS_NIOS_cpu_nios2_oci_debug\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "the_NIOS_NIOS_cpu_nios2_oci_debug" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114308296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_debug:the_NIOS_NIOS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_debug:the_NIOS_NIOS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114308325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_debug:the_NIOS_NIOS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_debug:the_NIOS_NIOS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 222 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114308334 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_debug:the_NIOS_NIOS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_debug:the_NIOS_NIOS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308334 ""}  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 222 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756114308334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_nios2_oci_break NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_break:the_NIOS_NIOS_cpu_nios2_oci_break " "Elaborating entity \"NIOS_NIOS_cpu_nios2_oci_break\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_break:the_NIOS_NIOS_cpu_nios2_oci_break\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "the_NIOS_NIOS_cpu_nios2_oci_break" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114308341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_nios2_oci_xbrk NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_xbrk:the_NIOS_NIOS_cpu_nios2_oci_xbrk " "Elaborating entity \"NIOS_NIOS_cpu_nios2_oci_xbrk\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_xbrk:the_NIOS_NIOS_cpu_nios2_oci_xbrk\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "the_NIOS_NIOS_cpu_nios2_oci_xbrk" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114308365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_nios2_oci_dbrk NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_dbrk:the_NIOS_NIOS_cpu_nios2_oci_dbrk " "Elaborating entity \"NIOS_NIOS_cpu_nios2_oci_dbrk\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_dbrk:the_NIOS_NIOS_cpu_nios2_oci_dbrk\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "the_NIOS_NIOS_cpu_nios2_oci_dbrk" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114308380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_nios2_oci_itrace NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_itrace:the_NIOS_NIOS_cpu_nios2_oci_itrace " "Elaborating entity \"NIOS_NIOS_cpu_nios2_oci_itrace\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_itrace:the_NIOS_NIOS_cpu_nios2_oci_itrace\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "the_NIOS_NIOS_cpu_nios2_oci_itrace" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114308394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_nios2_oci_dtrace NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_dtrace:the_NIOS_NIOS_cpu_nios2_oci_dtrace " "Elaborating entity \"NIOS_NIOS_cpu_nios2_oci_dtrace\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_dtrace:the_NIOS_NIOS_cpu_nios2_oci_dtrace\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "the_NIOS_NIOS_cpu_nios2_oci_dtrace" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114308407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_nios2_oci_td_mode NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_dtrace:the_NIOS_NIOS_cpu_nios2_oci_dtrace\|NIOS_NIOS_cpu_nios2_oci_td_mode:NIOS_NIOS_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"NIOS_NIOS_cpu_nios2_oci_td_mode\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_dtrace:the_NIOS_NIOS_cpu_nios2_oci_dtrace\|NIOS_NIOS_cpu_nios2_oci_td_mode:NIOS_NIOS_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "NIOS_NIOS_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114308428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_nios2_oci_fifo NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_fifo:the_NIOS_NIOS_cpu_nios2_oci_fifo " "Elaborating entity \"NIOS_NIOS_cpu_nios2_oci_fifo\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_fifo:the_NIOS_NIOS_cpu_nios2_oci_fifo\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "the_NIOS_NIOS_cpu_nios2_oci_fifo" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114308438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_nios2_oci_compute_input_tm_cnt NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_fifo:the_NIOS_NIOS_cpu_nios2_oci_fifo\|NIOS_NIOS_cpu_nios2_oci_compute_input_tm_cnt:the_NIOS_NIOS_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"NIOS_NIOS_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_fifo:the_NIOS_NIOS_cpu_nios2_oci_fifo\|NIOS_NIOS_cpu_nios2_oci_compute_input_tm_cnt:the_NIOS_NIOS_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "the_NIOS_NIOS_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 1567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114308468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_nios2_oci_fifo_wrptr_inc NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_fifo:the_NIOS_NIOS_cpu_nios2_oci_fifo\|NIOS_NIOS_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS_NIOS_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"NIOS_NIOS_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_fifo:the_NIOS_NIOS_cpu_nios2_oci_fifo\|NIOS_NIOS_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS_NIOS_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "the_NIOS_NIOS_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 1576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114308479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_nios2_oci_fifo_cnt_inc NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_fifo:the_NIOS_NIOS_cpu_nios2_oci_fifo\|NIOS_NIOS_cpu_nios2_oci_fifo_cnt_inc:the_NIOS_NIOS_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"NIOS_NIOS_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_fifo:the_NIOS_NIOS_cpu_nios2_oci_fifo\|NIOS_NIOS_cpu_nios2_oci_fifo_cnt_inc:the_NIOS_NIOS_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "the_NIOS_NIOS_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 1585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114308490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_nios2_oci_pib NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_pib:the_NIOS_NIOS_cpu_nios2_oci_pib " "Elaborating entity \"NIOS_NIOS_cpu_nios2_oci_pib\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_pib:the_NIOS_NIOS_cpu_nios2_oci_pib\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "the_NIOS_NIOS_cpu_nios2_oci_pib" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114308501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_nios2_oci_im NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_im:the_NIOS_NIOS_cpu_nios2_oci_im " "Elaborating entity \"NIOS_NIOS_cpu_nios2_oci_im\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_im:the_NIOS_NIOS_cpu_nios2_oci_im\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "the_NIOS_NIOS_cpu_nios2_oci_im" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114308511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_nios2_avalon_reg NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_avalon_reg:the_NIOS_NIOS_cpu_nios2_avalon_reg " "Elaborating entity \"NIOS_NIOS_cpu_nios2_avalon_reg\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_avalon_reg:the_NIOS_NIOS_cpu_nios2_avalon_reg\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "the_NIOS_NIOS_cpu_nios2_avalon_reg" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114308525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_nios2_ocimem NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_ocimem:the_NIOS_NIOS_cpu_nios2_ocimem " "Elaborating entity \"NIOS_NIOS_cpu_nios2_ocimem\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_ocimem:the_NIOS_NIOS_cpu_nios2_ocimem\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "the_NIOS_NIOS_cpu_nios2_ocimem" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114308539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_ociram_sp_ram_module NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_ocimem:the_NIOS_NIOS_cpu_nios2_ocimem\|NIOS_NIOS_cpu_ociram_sp_ram_module:NIOS_NIOS_cpu_ociram_sp_ram " "Elaborating entity \"NIOS_NIOS_cpu_ociram_sp_ram_module\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_ocimem:the_NIOS_NIOS_cpu_nios2_ocimem\|NIOS_NIOS_cpu_ociram_sp_ram_module:NIOS_NIOS_cpu_ociram_sp_ram\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "NIOS_NIOS_cpu_ociram_sp_ram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114308561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_ocimem:the_NIOS_NIOS_cpu_nios2_ocimem\|NIOS_NIOS_cpu_ociram_sp_ram_module:NIOS_NIOS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_ocimem:the_NIOS_NIOS_cpu_nios2_ocimem\|NIOS_NIOS_cpu_ociram_sp_ram_module:NIOS_NIOS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114308577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_ocimem:the_NIOS_NIOS_cpu_nios2_ocimem\|NIOS_NIOS_cpu_ociram_sp_ram_module:NIOS_NIOS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_ocimem:the_NIOS_NIOS_cpu_nios2_ocimem\|NIOS_NIOS_cpu_ociram_sp_ram_module:NIOS_NIOS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2177 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114308590 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_ocimem:the_NIOS_NIOS_cpu_nios2_ocimem\|NIOS_NIOS_cpu_ociram_sp_ram_module:NIOS_NIOS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_ocimem:the_NIOS_NIOS_cpu_nios2_ocimem\|NIOS_NIOS_cpu_ociram_sp_ram_module:NIOS_NIOS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308590 ""}  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2177 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756114308590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3c71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3c71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3c71 " "Found entity 1: altsyncram_3c71" {  } { { "db/altsyncram_3c71.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/altsyncram_3c71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114308629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114308629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3c71 NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_ocimem:the_NIOS_NIOS_cpu_nios2_ocimem\|NIOS_NIOS_cpu_ociram_sp_ram_module:NIOS_NIOS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated " "Elaborating entity \"altsyncram_3c71\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_ocimem:the_NIOS_NIOS_cpu_nios2_ocimem\|NIOS_NIOS_cpu_ociram_sp_ram_module:NIOS_NIOS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114308630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_debug_slave_wrapper NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper " "Elaborating entity \"NIOS_NIOS_cpu_debug_slave_wrapper\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "the_NIOS_NIOS_cpu_debug_slave_wrapper" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114308651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_debug_slave_tck NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\|NIOS_NIOS_cpu_debug_slave_tck:the_NIOS_NIOS_cpu_debug_slave_tck " "Elaborating entity \"NIOS_NIOS_cpu_debug_slave_tck\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\|NIOS_NIOS_cpu_debug_slave_tck:the_NIOS_NIOS_cpu_debug_slave_tck\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_wrapper.v" "the_NIOS_NIOS_cpu_debug_slave_tck" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_wrapper.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114308668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_debug_slave_sysclk NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\|NIOS_NIOS_cpu_debug_slave_sysclk:the_NIOS_NIOS_cpu_debug_slave_sysclk " "Elaborating entity \"NIOS_NIOS_cpu_debug_slave_sysclk\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\|NIOS_NIOS_cpu_debug_slave_sysclk:the_NIOS_NIOS_cpu_debug_slave_sysclk\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_wrapper.v" "the_NIOS_NIOS_cpu_debug_slave_sysclk" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_wrapper.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114308716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_NIOS_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_NIOS_cpu_debug_slave_phy\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_wrapper.v" "NIOS_NIOS_cpu_debug_slave_phy" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114308775 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_NIOS_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_NIOS_cpu_debug_slave_phy\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114308785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_NIOS_cpu_debug_slave_phy " "Instantiated megafunction \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_NIOS_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308785 ""}  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756114308785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_NIOS_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_NIOS_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114308789 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_NIOS_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_NIOS_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_NIOS_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_NIOS_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114308800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_NIOS_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_NIOS_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114308803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_NIOS_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_NIOS_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114308817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_RAM NIOS:inst\|NIOS_RAM:ram " "Elaborating entity \"NIOS_RAM\" for hierarchy \"NIOS:inst\|NIOS_RAM:ram\"" {  } { { "Platform_Designer/NIOS/synthesis/NIOS.v" "ram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/NIOS.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114308835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS:inst\|NIOS_RAM:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS:inst\|NIOS_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_RAM.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_RAM.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114308854 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS:inst\|NIOS_RAM:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS:inst\|NIOS_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_RAM.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_RAM.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114308873 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS:inst\|NIOS_RAM:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS:inst\|NIOS_RAM:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex " "Parameter \"init_file\" = \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10240 " "Parameter \"maximum_depth\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10240 " "Parameter \"numwords_a\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114308873 ""}  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_RAM.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_RAM.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756114308873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_meo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_meo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_meo1 " "Found entity 1: altsyncram_meo1" {  } { { "db/altsyncram_meo1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/altsyncram_meo1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114308915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114308915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_meo1 NIOS:inst\|NIOS_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_meo1:auto_generated " "Elaborating entity \"altsyncram_meo1\" for hierarchy \"NIOS:inst\|NIOS_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_meo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114308915 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "onchip_mem.hex 1280 10 " "Width of data items in \"onchip_mem.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 1280 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 onchip_mem.hex " "Data at line (2) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1756114308935 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 onchip_mem.hex " "Data at line (3) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1756114308935 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 onchip_mem.hex " "Data at line (4) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1756114308935 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 onchip_mem.hex " "Data at line (5) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1756114308935 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 onchip_mem.hex " "Data at line (6) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1756114308935 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 onchip_mem.hex " "Data at line (7) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1756114308935 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 onchip_mem.hex " "Data at line (8) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1756114308935 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 onchip_mem.hex " "Data at line (9) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1756114308935 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 onchip_mem.hex " "Data at line (10) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1756114308935 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 onchip_mem.hex " "Data at line (11) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1756114308935 ""}  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1756114308935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_csa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_csa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_csa " "Found entity 1: decode_csa" {  } { { "db/decode_csa.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/decode_csa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114309079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114309079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_csa NIOS:inst\|NIOS_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_meo1:auto_generated\|decode_csa:decode3 " "Elaborating entity \"decode_csa\" for hierarchy \"NIOS:inst\|NIOS_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_meo1:auto_generated\|decode_csa:decode3\"" {  } { { "db/altsyncram_meo1.tdf" "decode3" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/altsyncram_meo1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114309080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9ob " "Found entity 1: mux_9ob" {  } { { "db/mux_9ob.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/mux_9ob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114309125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114309125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9ob NIOS:inst\|NIOS_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_meo1:auto_generated\|mux_9ob:mux2 " "Elaborating entity \"mux_9ob\" for hierarchy \"NIOS:inst\|NIOS_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_meo1:auto_generated\|mux_9ob:mux2\"" {  } { { "db/altsyncram_meo1.tdf" "mux2" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/altsyncram_meo1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114309126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0 NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"NIOS_mm_interconnect_0\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Platform_Designer/NIOS/synthesis/NIOS.v" "mm_interconnect_0" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/NIOS.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114309156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_data_master_translator\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "nios_data_master_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114309357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_instruction_master_translator\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "nios_instruction_master_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114309375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "debug_avalon_jtag_slave_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114309393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcq_avl_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcq_avl_csr_translator\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "epcq_avl_csr_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114309416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcq_avl_mem_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcq_avl_mem_translator\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "epcq_avl_mem_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114309436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_debug_mem_slave_translator\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "nios_debug_mem_slave_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114309458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "ram_s1_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114309477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "led_s1_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114309496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_data_master_agent\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "nios_data_master_agent" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 1075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114309516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_instruction_master_agent\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "nios_instruction_master_agent" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 1156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114309535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "debug_avalon_jtag_slave_agent" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 1240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114309551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114309576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "debug_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 1281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114309598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:epcq_avl_mem_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:epcq_avl_mem_agent\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "epcq_avl_mem_agent" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114309639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_router NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router:router " "Elaborating entity \"NIOS_mm_interconnect_0_router\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router:router\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "router" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 1922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114309684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_router_default_decode NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router:router\|NIOS_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"NIOS_mm_interconnect_0_router_default_decode\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router:router\|NIOS_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114309712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_router_001 NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"NIOS_mm_interconnect_0_router_001\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_001:router_001\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "router_001" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 1938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114309726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_router_001_default_decode NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_001:router_001\|NIOS_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"NIOS_mm_interconnect_0_router_001_default_decode\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_001:router_001\|NIOS_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114309750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_router_002 NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"NIOS_mm_interconnect_0_router_002\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_002:router_002\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "router_002" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 1954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114309762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_router_002_default_decode NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_002:router_002\|NIOS_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"NIOS_mm_interconnect_0_router_002_default_decode\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_002:router_002\|NIOS_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114309778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_router_005 NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"NIOS_mm_interconnect_0_router_005\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_005:router_005\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "router_005" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 2002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114309799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_router_005_default_decode NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_005:router_005\|NIOS_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"NIOS_mm_interconnect_0_router_005_default_decode\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_005:router_005\|NIOS_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114309816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_cmd_demux NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"NIOS_mm_interconnect_0_cmd_demux\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 2081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114309840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_cmd_demux_001 NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"NIOS_mm_interconnect_0_cmd_demux_001\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 2104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114309859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_cmd_mux NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"NIOS_mm_interconnect_0_cmd_mux\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 2121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114309874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_cmd_mux_003 NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"NIOS_mm_interconnect_0_cmd_mux_003\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 2178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114309891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114309912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_rsp_demux NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"NIOS_mm_interconnect_0_rsp_demux\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114309934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_rsp_mux NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"NIOS_mm_interconnect_0_rsp_mux\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 2379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114309960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114309992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114310006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_rsp_mux_001 NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"NIOS_mm_interconnect_0_rsp_mux_001\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 2402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114310017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114310038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_avalon_st_adapter NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"NIOS_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 2431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114310055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114310067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_irq_mapper NIOS:inst\|NIOS_irq_mapper:irq_mapper " "Elaborating entity \"NIOS_irq_mapper\" for hierarchy \"NIOS:inst\|NIOS_irq_mapper:irq_mapper\"" {  } { { "Platform_Designer/NIOS/synthesis/NIOS.v" "irq_mapper" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/NIOS.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114310098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NIOS:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NIOS:inst\|altera_reset_controller:rst_controller\"" {  } { { "Platform_Designer/NIOS/synthesis/NIOS.v" "rst_controller" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/NIOS.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114310111 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1756114311261 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.08.25.17:31:54 Progress: Loading sldf5630396/alt_sld_fab_wrapper_hw.tcl " "2025.08.25.17:31:54 Progress: Loading sldf5630396/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114314792 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114317775 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114317879 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114322598 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114322689 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114322784 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114322898 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114322906 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114322907 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1756114323577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5630396/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf5630396/alt_sld_fab.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/ip/sldf5630396/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114323780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114323780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114323857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114323857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114323860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114323860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114323910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114323910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114323988 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114323988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114323988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114324055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114324055 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756114327541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756114327541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756114327541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756114327541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756114327541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756114327541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756114327541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756114327541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756114327541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756114327541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756114327541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756114327541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756114327541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756114327541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756114327541 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1756114327541 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1756114327541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114327575 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114327575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114327575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114327575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114327575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114327575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114327575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114327575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114327575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114327575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114327575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114327575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114327575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114327575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114327575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756114327575 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756114327575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bpg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bpg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bpg1 " "Found entity 1: altsyncram_bpg1" {  } { { "db/altsyncram_bpg1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/altsyncram_bpg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756114327610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114327610 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1756114327960 ""}
{ "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_SPI_HDR" "" "WYSIWYG ASMI primitives converted to equivalent logic" { { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_SPI" "NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|atom_ports_datain\[1\] " "WYSIWYG SPI primitive \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|atom_ports_datain\[1\]\" converted to equivalent logic" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_qspi_interface_asmiblock.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_qspi_interface_asmiblock.sv" 190 -1 0 } } { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0.sv" 456 0 0 } } { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl.v" 239 0 0 } } { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ.v" 148 0 0 } } { "Platform_Designer/NIOS/synthesis/NIOS.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/NIOS.v" 114 0 0 } } { "fpga_epcq_controller.bdf" "" { Schematic "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/fpga_epcq_controller.bdf" { { 200 472 704 280 "inst" "" } } } }  } 0 17011 "WYSIWYG SPI primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1756114328055 ""}  } {  } 0 17010 "WYSIWYG ASMI primitives converted to equivalent logic" 0 0 "Analysis & Synthesis" 0 -1 1756114328055 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_LED.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_LED.v" 58 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" 352 -1 0 } } { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 845 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "Platform_Designer/NIOS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_xip_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_xip_controller.sv" 569 -1 0 } } { "Platform_Designer/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2899 -1 0 } } { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 3899 -1 0 } } { "Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" 398 -1 0 } } { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 3521 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2120 -1 0 } } { "Platform_Designer/NIOS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0.sv" 276 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1756114328095 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1756114328095 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114329537 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "58 " "58 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1756114331523 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/output_files/fpga_epcq_controller.map.smsg " "Generated suppressed messages file C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/output_files/fpga_epcq_controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114332061 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1756114332954 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756114332954 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3586 " "Implemented 3586 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1756114333309 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1756114333309 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3398 " "Implemented 3398 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1756114333309 ""} { "Info" "ICUT_CUT_TM_RAMS" "177 " "Implemented 177 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1756114333309 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1756114333309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 114 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 114 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4941 " "Peak virtual memory: 4941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756114333375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 25 17:32:13 2025 " "Processing ended: Mon Aug 25 17:32:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756114333375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:30 " "Elapsed time: 00:01:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756114333375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756114333375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1756114333375 ""}
