{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742830794827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742830794827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 24 16:39:54 2025 " "Processing started: Mon Mar 24 16:39:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742830794827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830794827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tbs_core_ethernet_board -c tbs_core_ethernet_board " "Command: quartus_map --read_settings_files=on --write_settings_files=off tbs_core_ethernet_board -c tbs_core_ethernet_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830794828 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742830795819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/rtl/tbs_core_ethernet_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/rtl/tbs_core_ethernet_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tbs_core_ethernet-rtl " "Found design unit 1: tbs_core_ethernet-rtl" {  } { { "../../rtl/tbs_core_ethernet_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/tbs_core_ethernet_ea.vhd" 130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830815919 ""} { "Info" "ISGN_ENTITY_NAME" "1 tbs_core_ethernet " "Found entity 1: tbs_core_ethernet" {  } { { "../../rtl/tbs_core_ethernet_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/tbs_core_ethernet_ea.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830815919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830815919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/rtl/quartus_board/tbs_core_ethernet_board.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/rtl/quartus_board/tbs_core_ethernet_board.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tbs_core_ethernet_board-rtl " "Found design unit 1: tbs_core_ethernet_board-rtl" {  } { { "../../rtl/quartus_board/tbs_core_ethernet_board.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/quartus_board/tbs_core_ethernet_board.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830815941 ""} { "Info" "ISGN_ENTITY_NAME" "1 tbs_core_ethernet_board " "Found entity 1: tbs_core_ethernet_board" {  } { { "../../rtl/quartus_board/tbs_core_ethernet_board.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/quartus_board/tbs_core_ethernet_board.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830815941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830815941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/vector_synchronizer_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/vector_synchronizer_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vector_synchronizer-rtl " "Found design unit 1: vector_synchronizer-rtl" {  } { { "../../ethernet/rtl/vector_synchronizer_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/vector_synchronizer_ea.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830815945 ""} { "Info" "ISGN_ENTITY_NAME" "1 vector_synchronizer " "Found entity 1: vector_synchronizer" {  } { { "../../ethernet/rtl/vector_synchronizer_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/vector_synchronizer_ea.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830815945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830815945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/synchronizer_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/synchronizer_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-rtl " "Found design unit 1: synchronizer-rtl" {  } { { "../../ethernet/rtl/synchronizer_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/synchronizer_ea.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830815949 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "../../ethernet/rtl/synchronizer_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/synchronizer_ea.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830815949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830815949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/std_p.vhd 4 0 " "Found 4 design units, including 0 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/std_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StandardDefinitions " "Found design unit 1: StandardDefinitions" {  } { { "../../ethernet/rtl/std_p.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/std_p.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830815951 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 EthernetDefinitions " "Found design unit 2: EthernetDefinitions" {  } { { "../../ethernet/rtl/std_p.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/std_p.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830815951 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 EthernetDefinitions-body " "Found design unit 3: EthernetDefinitions-body" {  } { { "../../ethernet/rtl/std_p.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/std_p.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830815951 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 RAMDefinitions " "Found design unit 4: RAMDefinitions" {  } { { "../../ethernet/rtl/std_p.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/std_p.vhd" 122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830815951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830815951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/sr_ff_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/sr_ff_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sr_ff-rtl " "Found design unit 1: sr_ff-rtl" {  } { { "../../ethernet/rtl/sr_ff_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/sr_ff_ea.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830815951 ""} { "Info" "ISGN_ENTITY_NAME" "1 sr_ff " "Found entity 1: sr_ff" {  } { { "../../ethernet/rtl/sr_ff_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/sr_ff_ea.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830815951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830815951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ram_strobegenerator_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ram_strobegenerator_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_strobeGenerator-rtl " "Found design unit 1: ram_strobeGenerator-rtl" {  } { { "../../ethernet/rtl/ram_strobeGenerator_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ram_strobeGenerator_ea.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830815959 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_strobeGenerator " "Found entity 1: ram_strobeGenerator" {  } { { "../../ethernet/rtl/ram_strobeGenerator_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ram_strobeGenerator_ea.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830815959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830815959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_tx_storage_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_tx_storage_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ethernet_tx_storage-rtl " "Found design unit 1: ethernet_tx_storage-rtl" {  } { { "../../ethernet/rtl/ethernet_tx_storage_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_storage_ea.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830815963 ""} { "Info" "ISGN_ENTITY_NAME" "1 ethernet_tx_storage " "Found entity 1: ethernet_tx_storage" {  } { { "../../ethernet/rtl/ethernet_tx_storage_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_storage_ea.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830815963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830815963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_tx_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_tx_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ethernet_tx-rtl " "Found design unit 1: ethernet_tx-rtl" {  } { { "../../ethernet/rtl/ethernet_tx_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_ea.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830815963 ""} { "Info" "ISGN_ENTITY_NAME" "1 ethernet_tx " "Found entity 1: ethernet_tx" {  } { { "../../ethernet/rtl/ethernet_tx_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_ea.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830815963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830815963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_tx_controller_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_tx_controller_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ethernet_tx_controller-rtl " "Found design unit 1: ethernet_tx_controller-rtl" {  } { { "../../ethernet/rtl/ethernet_tx_controller_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_controller_ea.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830815969 ""} { "Info" "ISGN_ENTITY_NAME" "1 ethernet_tx_controller " "Found entity 1: ethernet_tx_controller" {  } { { "../../ethernet/rtl/ethernet_tx_controller_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_controller_ea.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830815969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830815969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_rx_storage_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_rx_storage_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ethernet_rx_storage-rtl " "Found design unit 1: ethernet_rx_storage-rtl" {  } { { "../../ethernet/rtl/ethernet_rx_storage_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_rx_storage_ea.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830815969 ""} { "Info" "ISGN_ENTITY_NAME" "1 ethernet_rx_storage " "Found entity 1: ethernet_rx_storage" {  } { { "../../ethernet/rtl/ethernet_rx_storage_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_rx_storage_ea.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830815969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830815969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_rx_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_rx_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ethernet_rx-rtl " "Found design unit 1: ethernet_rx-rtl" {  } { { "../../ethernet/rtl/ethernet_rx_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_rx_ea.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830815978 ""} { "Info" "ISGN_ENTITY_NAME" "1 ethernet_rx " "Found entity 1: ethernet_rx" {  } { { "../../ethernet/rtl/ethernet_rx_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_rx_ea.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830815978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830815978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_rx_controller_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_rx_controller_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ethernet_rx_controller-rtl " "Found design unit 1: ethernet_rx_controller-rtl" {  } { { "../../ethernet/rtl/ethernet_rx_controller_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_rx_controller_ea.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830815982 ""} { "Info" "ISGN_ENTITY_NAME" "1 ethernet_rx_controller " "Found entity 1: ethernet_rx_controller" {  } { { "../../ethernet/rtl/ethernet_rx_controller_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_rx_controller_ea.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830815982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830815982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ethernet-rtl " "Found design unit 1: ethernet-rtl" {  } { { "../../ethernet/rtl/ethernet_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_ea.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830815984 ""} { "Info" "ISGN_ENTITY_NAME" "1 ethernet " "Found entity 1: ethernet" {  } { { "../../ethernet/rtl/ethernet_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_ea.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830815984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830815984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/dual_ram_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/dual_ram_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dual_ram-rtl " "Found design unit 1: dual_ram-rtl" {  } { { "../../ethernet/rtl/dual_ram_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/dual_ram_ea.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830815990 ""} { "Info" "ISGN_ENTITY_NAME" "1 dual_ram " "Found entity 1: dual_ram" {  } { { "../../ethernet/rtl/dual_ram_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/dual_ram_ea.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830815990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830815990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/cyclicshift_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/cyclicshift_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cyclicShift-rtl " "Found design unit 1: cyclicShift-rtl" {  } { { "../../ethernet/rtl/cyclicShift_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/cyclicShift_ea.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830815992 ""} { "Info" "ISGN_ENTITY_NAME" "1 cyclicShift " "Found entity 1: cyclicShift" {  } { { "../../ethernet/rtl/cyclicShift_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/cyclicShift_ea.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830815992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830815992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/address_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/address_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address-rtl " "Found design unit 1: address-rtl" {  } { { "../../ethernet/rtl/address_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/address_ea.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830815996 ""} { "Info" "ISGN_ENTITY_NAME" "1 address " "Found entity 1: address" {  } { { "../../ethernet/rtl/address_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/address_ea.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830815996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830815996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/uart/rtl/uart_tx_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/uart/rtl/uart_tx_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx-rtl " "Found design unit 1: uart_tx-rtl" {  } { { "../../uart/rtl/uart_tx_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/uart/rtl/uart_tx_ea.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830816000 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../../uart/rtl/uart_tx_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/uart/rtl/uart_tx_ea.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830816000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830816000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/uart/rtl/uart_rx_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/uart/rtl/uart_rx_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_rx-rtl " "Found design unit 1: uart_rx-rtl" {  } { { "../../uart/rtl/uart_rx_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/uart/rtl/uart_rx_ea.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830816003 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../../uart/rtl/uart_rx_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/uart/rtl/uart_rx_ea.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830816003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830816003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/uart/rtl/uart_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/uart/rtl/uart_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-rtl " "Found design unit 1: uart-rtl" {  } { { "../../uart/rtl/uart_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/uart/rtl/uart_ea.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830816003 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../../uart/rtl/uart_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/uart/rtl/uart_ea.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830816003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830816003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/sc_noc_generator/rtl/sc_noc_generator_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/sc_noc_generator/rtl/sc_noc_generator_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sc_noc_generator-rtl " "Found design unit 1: sc_noc_generator-rtl" {  } { { "../../sc_noc_generator/rtl/sc_noc_generator_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/sc_noc_generator/rtl/sc_noc_generator_ea.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830816013 ""} { "Info" "ISGN_ENTITY_NAME" "1 sc_noc_generator " "Found entity 1: sc_noc_generator" {  } { { "../../sc_noc_generator/rtl/sc_noc_generator_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/sc_noc_generator/rtl/sc_noc_generator_ea.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830816013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830816013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/analog_trigger/rtl/analog_trigger_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/analog_trigger/rtl/analog_trigger_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 analog_trig-rtl " "Found design unit 1: analog_trig-rtl" {  } { { "../../analog_trigger/rtl/analog_trigger_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/analog_trigger/rtl/analog_trigger_ea.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830816015 ""} { "Info" "ISGN_ENTITY_NAME" "1 analog_trig " "Found entity 1: analog_trig" {  } { { "../../analog_trigger/rtl/analog_trigger_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/analog_trigger/rtl/analog_trigger_ea.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830816015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830816015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/debouncer/rtl/debouncer_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/debouncer/rtl/debouncer_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-rtl " "Found design unit 1: debouncer-rtl" {  } { { "../../debouncer/rtl/debouncer_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/debouncer/rtl/debouncer_ea.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830816020 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "../../debouncer/rtl/debouncer_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/debouncer/rtl/debouncer_ea.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830816020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830816020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/sim/vhdl/tbssimvals_p.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/sim/vhdl/tbssimvals_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TBSSimVals " "Found design unit 1: TBSSimVals" {  } { { "../../sim/vhdl/TBSSimVals_p.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/sim/vhdl/TBSSimVals_p.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830816022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830816022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/time_measurement/rtl/time_measurement_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/time_measurement/rtl/time_measurement_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 time_measurement-rtl " "Found design unit 1: time_measurement-rtl" {  } { { "../../time_measurement/rtl/time_measurement_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/time_measurement/rtl/time_measurement_ea.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830816025 ""} { "Info" "ISGN_ENTITY_NAME" "1 time_measurement " "Found entity 1: time_measurement" {  } { { "../../time_measurement/rtl/time_measurement_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/time_measurement/rtl/time_measurement_ea.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830816025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830816025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/sync_chain/rtl/sync_chain_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/sync_chain/rtl/sync_chain_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_chain-rtl " "Found design unit 1: sync_chain-rtl" {  } { { "../../sync_chain/rtl/sync_chain_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/sync_chain/rtl/sync_chain_ea.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830816029 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_chain " "Found entity 1: sync_chain" {  } { { "../../sync_chain/rtl/sync_chain_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/sync_chain/rtl/sync_chain_ea.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830816029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830816029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/spike_memory/rtl/spike_memory_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/spike_memory/rtl/spike_memory_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spike_memory-rtl " "Found design unit 1: spike_memory-rtl" {  } { { "../../spike_memory/rtl/spike_memory_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/spike_memory/rtl/spike_memory_ea.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830816035 ""} { "Info" "ISGN_ENTITY_NAME" "1 spike_memory " "Found entity 1: spike_memory" {  } { { "../../spike_memory/rtl/spike_memory_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/spike_memory/rtl/spike_memory_ea.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830816035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830816035 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/spike_memory/rtl/dual_ram_ea.vhd C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/dual_ram_ea.vhd " "File \"C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/spike_memory/rtl/dual_ram_ea.vhd\" is a duplicate of already analyzed file \"C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/dual_ram_ea.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742830816037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/spike_memory/rtl/dual_ram_ea.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/spike_memory/rtl/dual_ram_ea.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830816037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/spike_encoder/rtl/spike_encoder_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/spike_encoder/rtl/spike_encoder_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spike_encoder-rtl " "Found design unit 1: spike_encoder-rtl" {  } { { "../../spike_encoder/rtl/spike_encoder_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/spike_encoder/rtl/spike_encoder_ea.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830816040 ""} { "Info" "ISGN_ENTITY_NAME" "1 spike_encoder " "Found entity 1: spike_encoder" {  } { { "../../spike_encoder/rtl/spike_encoder_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/spike_encoder/rtl/spike_encoder_ea.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830816040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830816040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/spike_detector/rtl/spike_detector_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/spike_detector/rtl/spike_detector_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spike_detector-rtl " "Found design unit 1: spike_detector-rtl" {  } { { "../../spike_detector/rtl/spike_detector_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/spike_detector/rtl/spike_detector_ea.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830816046 ""} { "Info" "ISGN_ENTITY_NAME" "1 spike_detector " "Found entity 1: spike_detector" {  } { { "../../spike_detector/rtl/spike_detector_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/spike_detector/rtl/spike_detector_ea.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830816046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830816046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/memory2uart/rtl/memory2uart_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/memory2uart/rtl/memory2uart_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory2uart-rtl " "Found design unit 1: memory2uart-rtl" {  } { { "../../memory2uart/rtl/memory2uart_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/memory2uart/rtl/memory2uart_ea.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830816048 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory2uart " "Found entity 1: memory2uart" {  } { { "../../memory2uart/rtl/memory2uart_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/memory2uart/rtl/memory2uart_ea.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830816048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830816048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/dac_control/rtl/dac_control_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/dac_control/rtl/dac_control_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dac_control-rtl " "Found design unit 1: dac_control-rtl" {  } { { "../../dac_control/rtl/dac_control_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/dac_control/rtl/dac_control_ea.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830816050 ""} { "Info" "ISGN_ENTITY_NAME" "1 dac_control " "Found entity 1: dac_control" {  } { { "../../dac_control/rtl/dac_control_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/dac_control/rtl/dac_control_ea.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830816050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830816050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/adaptive_threshold_control/sim/vhdl/adaptivectrlsimvals_p.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/adaptive_threshold_control/sim/vhdl/adaptivectrlsimvals_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AdaptiveCtrlSimVals " "Found design unit 1: AdaptiveCtrlSimVals" {  } { { "../../adaptive_threshold_control/sim/vhdl/AdaptiveCtrlSimVals_p.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/sim/vhdl/AdaptiveCtrlSimVals_p.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830816054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830816054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/adaptive_threshold_control/sim/vhdl/adaptive_std_p.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/adaptive_threshold_control/sim/vhdl/adaptive_std_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adaptive_std " "Found design unit 1: adaptive_std" {  } { { "../../adaptive_threshold_control/sim/vhdl/adaptive_std_p.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/sim/vhdl/adaptive_std_p.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830816056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830816056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/adaptive_threshold_control/weyls-discrepancy/rtl/weyls_discrepancy_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/adaptive_threshold_control/weyls-discrepancy/rtl/weyls_discrepancy_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 weyls_discrepancy-rtl " "Found design unit 1: weyls_discrepancy-rtl" {  } { { "../../adaptive_threshold_control/Weyls-Discrepancy/rtl/weyls_discrepancy_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Weyls-Discrepancy/rtl/weyls_discrepancy_ea.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830816059 ""} { "Info" "ISGN_ENTITY_NAME" "1 weyls_discrepancy " "Found entity 1: weyls_discrepancy" {  } { { "../../adaptive_threshold_control/Weyls-Discrepancy/rtl/weyls_discrepancy_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Weyls-Discrepancy/rtl/weyls_discrepancy_ea.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830816059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830816059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/adaptive_threshold_control/spike-buffering/rtl/spike_shift_reg_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/adaptive_threshold_control/spike-buffering/rtl/spike_shift_reg_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spike_shift_reg-rtl " "Found design unit 1: spike_shift_reg-rtl" {  } { { "../../adaptive_threshold_control/Spike-Buffering/rtl/spike_shift_reg_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Spike-Buffering/rtl/spike_shift_reg_ea.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830816062 ""} { "Info" "ISGN_ENTITY_NAME" "1 spike_shift_reg " "Found entity 1: spike_shift_reg" {  } { { "../../adaptive_threshold_control/Spike-Buffering/rtl/spike_shift_reg_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Spike-Buffering/rtl/spike_shift_reg_ea.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830816062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830816062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/adaptive_threshold_control/spike-2-thermocode/rtl/spike_2_thermocode_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/adaptive_threshold_control/spike-2-thermocode/rtl/spike_2_thermocode_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spike_2_thermocode-rtl " "Found design unit 1: spike_2_thermocode-rtl" {  } { { "../../adaptive_threshold_control/Spike-2-Thermocode/rtl/spike_2_thermocode_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Spike-2-Thermocode/rtl/spike_2_thermocode_ea.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830816066 ""} { "Info" "ISGN_ENTITY_NAME" "1 spike_2_thermocode " "Found entity 1: spike_2_thermocode" {  } { { "../../adaptive_threshold_control/Spike-2-Thermocode/rtl/spike_2_thermocode_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Spike-2-Thermocode/rtl/spike_2_thermocode_ea.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830816066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830816066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/adaptive_threshold_control/rtl/adaptive_threshold_control_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/adaptive_threshold_control/rtl/adaptive_threshold_control_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adaptive_threshold_control-rtl " "Found design unit 1: adaptive_threshold_control-rtl" {  } { { "../../adaptive_threshold_control/rtl/adaptive_threshold_control_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/rtl/adaptive_threshold_control_ea.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830816068 ""} { "Info" "ISGN_ENTITY_NAME" "1 adaptive_threshold_control " "Found entity 1: adaptive_threshold_control" {  } { { "../../adaptive_threshold_control/rtl/adaptive_threshold_control_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/rtl/adaptive_threshold_control_ea.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830816068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830816068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/adaptive_threshold_control/priority-encoder/rtl/priority_encoder_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/adaptive_threshold_control/priority-encoder/rtl/priority_encoder_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 priority_encoder-rtl " "Found design unit 1: priority_encoder-rtl" {  } { { "../../adaptive_threshold_control/Priority-Encoder/rtl/priority_encoder_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Priority-Encoder/rtl/priority_encoder_ea.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830816072 ""} { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder " "Found entity 1: priority_encoder" {  } { { "../../adaptive_threshold_control/Priority-Encoder/rtl/priority_encoder_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Priority-Encoder/rtl/priority_encoder_ea.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830816072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830816072 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tbs_core_ethernet_board " "Elaborating entity \"tbs_core_ethernet_board\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742830816309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "tbs_core_ethernet tbs_core_ethernet:tbs_core_0 A:rtl " "Elaborating entity \"tbs_core_ethernet\" using architecture \"A:rtl\" for hierarchy \"tbs_core_ethernet:tbs_core_0\"" {  } { { "../../rtl/quartus_board/tbs_core_ethernet_board.vhd" "tbs_core_0" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/quartus_board/tbs_core_ethernet_board.vhd" 101 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830816348 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tx_err_o tbs_core_ethernet_ea.vhd(122) " "VHDL Signal Declaration warning at tbs_core_ethernet_ea.vhd(122): used implicit default value for signal \"tx_err_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../rtl/tbs_core_ethernet_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/tbs_core_ethernet_ea.vhd" 122 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1742830816352 "|tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sync_chain tbs_core_ethernet:tbs_core_0\|sync_chain:sync_chain_0 A:rtl " "Elaborating entity \"sync_chain\" using architecture \"A:rtl\" for hierarchy \"tbs_core_ethernet:tbs_core_0\|sync_chain:sync_chain_0\"" {  } { { "../../rtl/tbs_core_ethernet_ea.vhd" "sync_chain_0" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/tbs_core_ethernet_ea.vhd" 449 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830816474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "debouncer tbs_core_ethernet:tbs_core_0\|debouncer:debouncer_0 A:rtl " "Elaborating entity \"debouncer\" using architecture \"A:rtl\" for hierarchy \"tbs_core_ethernet:tbs_core_0\|debouncer:debouncer_0\"" {  } { { "../../rtl/tbs_core_ethernet_ea.vhd" "debouncer_0" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/tbs_core_ethernet_ea.vhd" 486 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830816513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sync_chain tbs_core_ethernet:tbs_core_0\|sync_chain:sync_chain_1 A:rtl " "Elaborating entity \"sync_chain\" using architecture \"A:rtl\" for hierarchy \"tbs_core_ethernet:tbs_core_0\|sync_chain:sync_chain_1\"" {  } { { "../../rtl/tbs_core_ethernet_ea.vhd" "sync_chain_1" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/tbs_core_ethernet_ea.vhd" 644 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830816677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "spike_detector tbs_core_ethernet:tbs_core_0\|spike_detector:spike_detector_0 A:rtl " "Elaborating entity \"spike_detector\" using architecture \"A:rtl\" for hierarchy \"tbs_core_ethernet:tbs_core_0\|spike_detector:spike_detector_0\"" {  } { { "../../rtl/tbs_core_ethernet_ea.vhd" "spike_detector_0" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/tbs_core_ethernet_ea.vhd" 661 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830816710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "adaptive_threshold_control tbs_core_ethernet:tbs_core_0\|adaptive_threshold_control:adaptive_ctrl_0 A:rtl " "Elaborating entity \"adaptive_threshold_control\" using architecture \"A:rtl\" for hierarchy \"tbs_core_ethernet:tbs_core_0\|adaptive_threshold_control:adaptive_ctrl_0\"" {  } { { "../../rtl/tbs_core_ethernet_ea.vhd" "adaptive_ctrl_0" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/tbs_core_ethernet_ea.vhd" 683 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830816747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "spike_shift_reg tbs_core_ethernet:tbs_core_0\|adaptive_threshold_control:adaptive_ctrl_0\|spike_shift_reg:spike_shift_reg_0 A:rtl " "Elaborating entity \"spike_shift_reg\" using architecture \"A:rtl\" for hierarchy \"tbs_core_ethernet:tbs_core_0\|adaptive_threshold_control:adaptive_ctrl_0\|spike_shift_reg:spike_shift_reg_0\"" {  } { { "../../adaptive_threshold_control/rtl/adaptive_threshold_control_ea.vhd" "spike_shift_reg_0" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/rtl/adaptive_threshold_control_ea.vhd" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830816786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "weyls_discrepancy tbs_core_ethernet:tbs_core_0\|adaptive_threshold_control:adaptive_ctrl_0\|weyls_discrepancy:weyls_discrepancy_0 A:rtl " "Elaborating entity \"weyls_discrepancy\" using architecture \"A:rtl\" for hierarchy \"tbs_core_ethernet:tbs_core_0\|adaptive_threshold_control:adaptive_ctrl_0\|weyls_discrepancy:weyls_discrepancy_0\"" {  } { { "../../adaptive_threshold_control/rtl/adaptive_threshold_control_ea.vhd" "weyls_discrepancy_0" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/rtl/adaptive_threshold_control_ea.vhd" 153 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830816885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "spike_2_thermocode tbs_core_ethernet:tbs_core_0\|adaptive_threshold_control:adaptive_ctrl_0\|weyls_discrepancy:weyls_discrepancy_0\|spike_2_thermocode:\\gen_spike_2_tc:0:spike_2_tc A:rtl " "Elaborating entity \"spike_2_thermocode\" using architecture \"A:rtl\" for hierarchy \"tbs_core_ethernet:tbs_core_0\|adaptive_threshold_control:adaptive_ctrl_0\|weyls_discrepancy:weyls_discrepancy_0\|spike_2_thermocode:\\gen_spike_2_tc:0:spike_2_tc\"" {  } { { "../../adaptive_threshold_control/Weyls-Discrepancy/rtl/weyls_discrepancy_ea.vhd" "\\gen_spike_2_tc:0:spike_2_tc" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Weyls-Discrepancy/rtl/weyls_discrepancy_ea.vhd" 107 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830816922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "priority_encoder tbs_core_ethernet:tbs_core_0\|adaptive_threshold_control:adaptive_ctrl_0\|weyls_discrepancy:weyls_discrepancy_0\|priority_encoder:priority_encoder_0 A:rtl " "Elaborating entity \"priority_encoder\" using architecture \"A:rtl\" for hierarchy \"tbs_core_ethernet:tbs_core_0\|adaptive_threshold_control:adaptive_ctrl_0\|weyls_discrepancy:weyls_discrepancy_0\|priority_encoder:priority_encoder_0\"" {  } { { "../../adaptive_threshold_control/Weyls-Discrepancy/rtl/weyls_discrepancy_ea.vhd" "priority_encoder_0" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Weyls-Discrepancy/rtl/weyls_discrepancy_ea.vhd" 164 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830816962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "dac_control tbs_core_ethernet:tbs_core_0\|dac_control:dac_control_0 A:rtl " "Elaborating entity \"dac_control\" using architecture \"A:rtl\" for hierarchy \"tbs_core_ethernet:tbs_core_0\|dac_control:dac_control_0\"" {  } { { "../../rtl/tbs_core_ethernet_ea.vhd" "dac_control_0" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/tbs_core_ethernet_ea.vhd" 720 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830817002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "dac_control tbs_core_ethernet:tbs_core_0\|dac_control:dac_control_1 A:rtl " "Elaborating entity \"dac_control\" using architecture \"A:rtl\" for hierarchy \"tbs_core_ethernet:tbs_core_0\|dac_control:dac_control_1\"" {  } { { "../../rtl/tbs_core_ethernet_ea.vhd" "dac_control_1" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/tbs_core_ethernet_ea.vhd" 755 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830817050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "analog_trig tbs_core_ethernet:tbs_core_0\|analog_trig:analog_trigger_0 A:rtl " "Elaborating entity \"analog_trig\" using architecture \"A:rtl\" for hierarchy \"tbs_core_ethernet:tbs_core_0\|analog_trig:analog_trigger_0\"" {  } { { "../../rtl/tbs_core_ethernet_ea.vhd" "analog_trigger_0" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/tbs_core_ethernet_ea.vhd" 870 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830817115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sc_noc_generator tbs_core_ethernet:tbs_core_0\|sc_noc_generator:sc_noc_generator_0 A:rtl " "Elaborating entity \"sc_noc_generator\" using architecture \"A:rtl\" for hierarchy \"tbs_core_ethernet:tbs_core_0\|sc_noc_generator:sc_noc_generator_0\"" {  } { { "../../rtl/tbs_core_ethernet_ea.vhd" "sc_noc_generator_0" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/tbs_core_ethernet_ea.vhd" 891 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830817156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "time_measurement tbs_core_ethernet:tbs_core_0\|time_measurement:time_measurement_0 A:rtl " "Elaborating entity \"time_measurement\" using architecture \"A:rtl\" for hierarchy \"tbs_core_ethernet:tbs_core_0\|time_measurement:time_measurement_0\"" {  } { { "../../rtl/tbs_core_ethernet_ea.vhd" "time_measurement_0" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/tbs_core_ethernet_ea.vhd" 915 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830817196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "spike_encoder tbs_core_ethernet:tbs_core_0\|spike_encoder:spike_encoder_0 A:rtl " "Elaborating entity \"spike_encoder\" using architecture \"A:rtl\" for hierarchy \"tbs_core_ethernet:tbs_core_0\|spike_encoder:spike_encoder_0\"" {  } { { "../../rtl/tbs_core_ethernet_ea.vhd" "spike_encoder_0" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/tbs_core_ethernet_ea.vhd" 930 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830817232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "spike_memory tbs_core_ethernet:tbs_core_0\|spike_memory:spike_memory_0 A:rtl " "Elaborating entity \"spike_memory\" using architecture \"A:rtl\" for hierarchy \"tbs_core_ethernet:tbs_core_0\|spike_memory:spike_memory_0\"" {  } { { "../../rtl/tbs_core_ethernet_ea.vhd" "spike_memory_0" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/tbs_core_ethernet_ea.vhd" 953 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830817269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "dual_ram tbs_core_ethernet:tbs_core_0\|spike_memory:spike_memory_0\|dual_ram:\\gen_dual_ram:dual_ram_0 A:rtl " "Elaborating entity \"dual_ram\" using architecture \"A:rtl\" for hierarchy \"tbs_core_ethernet:tbs_core_0\|spike_memory:spike_memory_0\|dual_ram:\\gen_dual_ram:dual_ram_0\"" {  } { { "../../spike_memory/rtl/spike_memory_ea.vhd" "\\gen_dual_ram:dual_ram_0" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/spike_memory/rtl/spike_memory_ea.vhd" 230 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830817311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "memory2uart tbs_core_ethernet:tbs_core_0\|memory2uart:memory2uart_0 A:rtl " "Elaborating entity \"memory2uart\" using architecture \"A:rtl\" for hierarchy \"tbs_core_ethernet:tbs_core_0\|memory2uart:memory2uart_0\"" {  } { { "../../rtl/tbs_core_ethernet_ea.vhd" "memory2uart_0" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/tbs_core_ethernet_ea.vhd" 976 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830817346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "uart tbs_core_ethernet:tbs_core_0\|uart:uart_0 A:rtl " "Elaborating entity \"uart\" using architecture \"A:rtl\" for hierarchy \"tbs_core_ethernet:tbs_core_0\|uart:uart_0\"" {  } { { "../../rtl/tbs_core_ethernet_ea.vhd" "uart_0" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/tbs_core_ethernet_ea.vhd" 994 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830817384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "uart_tx tbs_core_ethernet:tbs_core_0\|uart:uart_0\|uart_tx:uart_tx_0 A:rtl " "Elaborating entity \"uart_tx\" using architecture \"A:rtl\" for hierarchy \"tbs_core_ethernet:tbs_core_0\|uart:uart_0\|uart_tx:uart_tx_0\"" {  } { { "../../uart/rtl/uart_ea.vhd" "uart_tx_0" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/uart/rtl/uart_ea.vhd" 45 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830817411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "uart_rx tbs_core_ethernet:tbs_core_0\|uart:uart_0\|uart_rx:uart_rx_0 A:rtl " "Elaborating entity \"uart_rx\" using architecture \"A:rtl\" for hierarchy \"tbs_core_ethernet:tbs_core_0\|uart:uart_0\|uart_rx:uart_rx_0\"" {  } { { "../../uart/rtl/uart_ea.vhd" "uart_rx_0" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/uart/rtl/uart_ea.vhd" 63 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830817433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ethernet tbs_core_ethernet:tbs_core_0\|ethernet:ethernet_0 A:rtl " "Elaborating entity \"ethernet\" using architecture \"A:rtl\" for hierarchy \"tbs_core_ethernet:tbs_core_0\|ethernet:ethernet_0\"" {  } { { "../../rtl/tbs_core_ethernet_ea.vhd" "ethernet_0" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/tbs_core_ethernet_ea.vhd" 1019 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830817467 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_rx_ready ethernet_ea.vhd(71) " "Verilog HDL or VHDL warning at ethernet_ea.vhd(71): object \"ram_rx_ready\" assigned a value but never read" {  } { { "../../ethernet/rtl/ethernet_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_ea.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742830817468 "|tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_tx_ready ethernet_ea.vhd(72) " "Verilog HDL or VHDL warning at ethernet_ea.vhd(72): object \"ram_tx_ready\" assigned a value but never read" {  } { { "../../ethernet/rtl/ethernet_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_ea.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742830817468 "|tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "vector_synchronizer tbs_core_ethernet:tbs_core_0\|ethernet:ethernet_0\|vector_synchronizer:syncing_physical A:rtl " "Elaborating entity \"vector_synchronizer\" using architecture \"A:rtl\" for hierarchy \"tbs_core_ethernet:tbs_core_0\|ethernet:ethernet_0\|vector_synchronizer:syncing_physical\"" {  } { { "../../ethernet/rtl/ethernet_ea.vhd" "syncing_physical" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_ea.vhd" 79 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830817497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "synchronizer tbs_core_ethernet:tbs_core_0\|ethernet:ethernet_0\|vector_synchronizer:syncing_physical\|synchronizer:\\GEN_SYNC:3:sync A:rtl " "Elaborating entity \"synchronizer\" using architecture \"A:rtl\" for hierarchy \"tbs_core_ethernet:tbs_core_0\|ethernet:ethernet_0\|vector_synchronizer:syncing_physical\|synchronizer:\\GEN_SYNC:3:sync\"" {  } { { "../../ethernet/rtl/vector_synchronizer_ea.vhd" "\\GEN_SYNC:3:sync" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/vector_synchronizer_ea.vhd" 31 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830817522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ethernet_tx tbs_core_ethernet:tbs_core_0\|ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity A:rtl " "Elaborating entity \"ethernet_tx\" using architecture \"A:rtl\" for hierarchy \"tbs_core_ethernet:tbs_core_0\|ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\"" {  } { { "../../ethernet/rtl/ethernet_ea.vhd" "ethernet_tx_entity" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_ea.vhd" 112 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830817649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ethernet_tx_storage tbs_core_ethernet:tbs_core_0\|ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_storage:eth_ram_tx A:rtl " "Elaborating entity \"ethernet_tx_storage\" using architecture \"A:rtl\" for hierarchy \"tbs_core_ethernet:tbs_core_0\|ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_storage:eth_ram_tx\"" {  } { { "../../ethernet/rtl/ethernet_tx_ea.vhd" "eth_ram_tx" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_ea.vhd" 152 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830817679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ram_strobeGenerator tbs_core_ethernet:tbs_core_0\|ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_storage:eth_ram_tx\|ram_strobeGenerator:eth_ram_tx_reset A:rtl " "Elaborating entity \"ram_strobeGenerator\" using architecture \"A:rtl\" for hierarchy \"tbs_core_ethernet:tbs_core_0\|ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_storage:eth_ram_tx\|ram_strobeGenerator:eth_ram_tx_reset\"" {  } { { "../../ethernet/rtl/ethernet_tx_storage_ea.vhd" "eth_ram_tx_reset" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_storage_ea.vhd" 74 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830817705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "dual_ram tbs_core_ethernet:tbs_core_0\|ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_storage:eth_ram_tx\|dual_ram:tx_ram A:rtl " "Elaborating entity \"dual_ram\" using architecture \"A:rtl\" for hierarchy \"tbs_core_ethernet:tbs_core_0\|ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_storage:eth_ram_tx\|dual_ram:tx_ram\"" {  } { { "../../ethernet/rtl/ethernet_tx_storage_ea.vhd" "tx_ram" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_storage_ea.vhd" 91 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830817743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "address tbs_core_ethernet:tbs_core_0\|ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_storage:eth_ram_tx\|address:addr_a_creator A:rtl " "Elaborating entity \"address\" using architecture \"A:rtl\" for hierarchy \"tbs_core_ethernet:tbs_core_0\|ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_storage:eth_ram_tx\|address:addr_a_creator\"" {  } { { "../../ethernet/rtl/ethernet_tx_storage_ea.vhd" "addr_a_creator" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_storage_ea.vhd" 112 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830817764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ethernet_tx_controller tbs_core_ethernet:tbs_core_0\|ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_controller:eth_transmit_data A:rtl " "Elaborating entity \"ethernet_tx_controller\" using architecture \"A:rtl\" for hierarchy \"tbs_core_ethernet:tbs_core_0\|ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_controller:eth_transmit_data\"" {  } { { "../../ethernet/rtl/ethernet_tx_ea.vhd" "eth_transmit_data" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_ea.vhd" 174 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830817795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "cyclicShift tbs_core_ethernet:tbs_core_0\|ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_controller:eth_transmit_data\|cyclicShift:header_shift_register A:rtl " "Elaborating entity \"cyclicShift\" using architecture \"A:rtl\" for hierarchy \"tbs_core_ethernet:tbs_core_0\|ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_controller:eth_transmit_data\|cyclicShift:header_shift_register\"" {  } { { "../../ethernet/rtl/ethernet_tx_controller_ea.vhd" "header_shift_register" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_controller_ea.vhd" 135 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830817888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ethernet_rx tbs_core_ethernet:tbs_core_0\|ethernet:ethernet_0\|ethernet_rx:ethernet_rx_entity A:rtl " "Elaborating entity \"ethernet_rx\" using architecture \"A:rtl\" for hierarchy \"tbs_core_ethernet:tbs_core_0\|ethernet:ethernet_0\|ethernet_rx:ethernet_rx_entity\"" {  } { { "../../ethernet/rtl/ethernet_ea.vhd" "ethernet_rx_entity" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_ea.vhd" 140 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830818129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ethernet_rx_storage tbs_core_ethernet:tbs_core_0\|ethernet:ethernet_0\|ethernet_rx:ethernet_rx_entity\|ethernet_rx_storage:ethernet_rx_storage_0 A:rtl " "Elaborating entity \"ethernet_rx_storage\" using architecture \"A:rtl\" for hierarchy \"tbs_core_ethernet:tbs_core_0\|ethernet:ethernet_0\|ethernet_rx:ethernet_rx_entity\|ethernet_rx_storage:ethernet_rx_storage_0\"" {  } { { "../../ethernet/rtl/ethernet_rx_ea.vhd" "ethernet_rx_storage_0" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_rx_ea.vhd" 55 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830818192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ethernet_rx_controller tbs_core_ethernet:tbs_core_0\|ethernet:ethernet_0\|ethernet_rx:ethernet_rx_entity\|ethernet_rx_controller:ethernet_rx_controller_0 A:rtl " "Elaborating entity \"ethernet_rx_controller\" using architecture \"A:rtl\" for hierarchy \"tbs_core_ethernet:tbs_core_0\|ethernet:ethernet_0\|ethernet_rx:ethernet_rx_entity\|ethernet_rx_controller:ethernet_rx_controller_0\"" {  } { { "../../ethernet/rtl/ethernet_rx_ea.vhd" "ethernet_rx_controller_0" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_rx_ea.vhd" 75 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830818298 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1742830821573 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "tbs_core_ethernet:tbs_core_0\|ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_storage:eth_ram_tx\|dual_ram:tx_ram\|mem " "RAM logic \"tbs_core_ethernet:tbs_core_0\|ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_storage:eth_ram_tx\|dual_ram:tx_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "../../ethernet/rtl/dual_ram_ea.vhd" "mem" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/dual_ram_ea.vhd" 39 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1742830821673 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "tbs_core_ethernet:tbs_core_0\|spike_memory:spike_memory_0\|dual_ram:\\gen_dual_ram:dual_ram_0\|mem " "RAM logic \"tbs_core_ethernet:tbs_core_0\|spike_memory:spike_memory_0\|dual_ram:\\gen_dual_ram:dual_ram_0\|mem\" is uninferred due to asynchronous read logic" {  } { { "../../ethernet/rtl/dual_ram_ea.vhd" "mem" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/dual_ram_ea.vhd" 39 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1742830821673 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1742830821673 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "tbs_core_ethernet:tbs_core_0\|ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_storage:eth_ram_tx\|dual_ram:tx_ram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"tbs_core_ethernet:tbs_core_0\|ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_storage:eth_ram_tx\|dual_ram:tx_ram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830824244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830824244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830824244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830824244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830824244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830824244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830824244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830824244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830824244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830824244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830824244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830824244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830824244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830824244 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1742830824244 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "tbs_core_ethernet:tbs_core_0\|spike_memory:spike_memory_0\|dual_ram:\\gen_dual_ram:dual_ram_0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"tbs_core_ethernet:tbs_core_0\|spike_memory:spike_memory_0\|dual_ram:\\gen_dual_ram:dual_ram_0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830824244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 20 " "Parameter WIDTH_A set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830824244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830824244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830824244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 20 " "Parameter WIDTH_B set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830824244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830824244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830824244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830824244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830824244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830824244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830824244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830824244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830824244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830824244 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1742830824244 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "tbs_core_ethernet:tbs_core_0\|ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_controller:eth_transmit_data\|cyclicShift:header_shift_register\|shiftRegister_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"tbs_core_ethernet:tbs_core_0\|ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_controller:eth_transmit_data\|cyclicShift:header_shift_register\|shiftRegister_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830824244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 7 " "Parameter TAP_DISTANCE set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830824244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830824244 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830824244 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742830824244 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1742830824244 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tbs_core_ethernet:tbs_core_0\|ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_storage:eth_ram_tx\|dual_ram:tx_ram\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"tbs_core_ethernet:tbs_core_0\|ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_storage:eth_ram_tx\|dual_ram:tx_ram\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830824435 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tbs_core_ethernet:tbs_core_0\|ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_storage:eth_ram_tx\|dual_ram:tx_ram\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"tbs_core_ethernet:tbs_core_0\|ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_storage:eth_ram_tx\|dual_ram:tx_ram\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830824436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830824436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830824436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830824436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830824436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830824436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830824436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830824436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830824436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830824436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830824436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830824436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830824436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830824436 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742830824436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qji1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qji1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qji1 " "Found entity 1: altsyncram_qji1" {  } { { "db/altsyncram_qji1.tdf" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/quartus/tbs_core_ethernet_board/db/altsyncram_qji1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830824526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830824526 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tbs_core_ethernet:tbs_core_0\|spike_memory:spike_memory_0\|dual_ram:\\gen_dual_ram:dual_ram_0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"tbs_core_ethernet:tbs_core_0\|spike_memory:spike_memory_0\|dual_ram:\\gen_dual_ram:dual_ram_0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830824608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tbs_core_ethernet:tbs_core_0\|spike_memory:spike_memory_0\|dual_ram:\\gen_dual_ram:dual_ram_0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"tbs_core_ethernet:tbs_core_0\|spike_memory:spike_memory_0\|dual_ram:\\gen_dual_ram:dual_ram_0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830824608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 20 " "Parameter \"WIDTH_A\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830824608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830824608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830824608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 20 " "Parameter \"WIDTH_B\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830824608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830824608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830824608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830824608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830824608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830824608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830824608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830824608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830824608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830824608 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742830824608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gmi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gmi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gmi1 " "Found entity 1: altsyncram_gmi1" {  } { { "db/altsyncram_gmi1.tdf" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/quartus/tbs_core_ethernet_board/db/altsyncram_gmi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830824705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830824705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tbs_core_ethernet:tbs_core_0\|ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_controller:eth_transmit_data\|cyclicShift:header_shift_register\|altshift_taps:shiftRegister_rtl_0 " "Elaborated megafunction instantiation \"tbs_core_ethernet:tbs_core_0\|ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_controller:eth_transmit_data\|cyclicShift:header_shift_register\|altshift_taps:shiftRegister_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830824967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tbs_core_ethernet:tbs_core_0\|ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_controller:eth_transmit_data\|cyclicShift:header_shift_register\|altshift_taps:shiftRegister_rtl_0 " "Instantiated megafunction \"tbs_core_ethernet:tbs_core_0\|ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_controller:eth_transmit_data\|cyclicShift:header_shift_register\|altshift_taps:shiftRegister_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830824967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 7 " "Parameter \"TAP_DISTANCE\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830824967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830824967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830824967 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742830824967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_vsv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_vsv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_vsv " "Found entity 1: shift_taps_vsv" {  } { { "db/shift_taps_vsv.tdf" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/quartus/tbs_core_ethernet_board/db/shift_taps_vsv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830825057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830825057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pcc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pcc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pcc1 " "Found entity 1: altsyncram_pcc1" {  } { { "db/altsyncram_pcc1.tdf" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/quartus/tbs_core_ethernet_board/db/altsyncram_pcc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830825156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830825156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_thf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_thf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_thf " "Found entity 1: cntr_thf" {  } { { "db/cntr_thf.tdf" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/quartus/tbs_core_ethernet_board/db/cntr_thf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830825288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830825288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b9c " "Found entity 1: cmpr_b9c" {  } { { "db/cmpr_b9c.tdf" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/quartus/tbs_core_ethernet_board/db/cmpr_b9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830825397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830825397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h1h " "Found entity 1: cntr_h1h" {  } { { "db/cntr_h1h.tdf" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/quartus/tbs_core_ethernet_board/db/cntr_h1h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830825492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830825492 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "tx_err_o GND " "Pin \"tx_err_o\" is stuck at GND" {  } { { "../../rtl/quartus_board/tbs_core_ethernet_board.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/quartus_board/tbs_core_ethernet_board.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742830830695 "|tbs_core_ethernet_board|tx_err_o"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1742830830695 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "51 " "51 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1742830834808 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742830836329 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830836329 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_err_i " "No output dependent on input pin \"rx_err_i\"" {  } { { "../../rtl/quartus_board/tbs_core_ethernet_board.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/quartus_board/tbs_core_ethernet_board.vhd" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742830837139 "|tbs_core_ethernet_board|rx_err_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_dv_i " "No output dependent on input pin \"rx_dv_i\"" {  } { { "../../rtl/quartus_board/tbs_core_ethernet_board.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/quartus_board/tbs_core_ethernet_board.vhd" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742830837139 "|tbs_core_ethernet_board|rx_dv_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_clk_i " "No output dependent on input pin \"rx_clk_i\"" {  } { { "../../rtl/quartus_board/tbs_core_ethernet_board.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/quartus_board/tbs_core_ethernet_board.vhd" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742830837139 "|tbs_core_ethernet_board|rx_clk_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_data_i\[3\] " "No output dependent on input pin \"rx_data_i\[3\]\"" {  } { { "../../rtl/quartus_board/tbs_core_ethernet_board.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/quartus_board/tbs_core_ethernet_board.vhd" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742830837139 "|tbs_core_ethernet_board|rx_data_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_data_i\[2\] " "No output dependent on input pin \"rx_data_i\[2\]\"" {  } { { "../../rtl/quartus_board/tbs_core_ethernet_board.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/quartus_board/tbs_core_ethernet_board.vhd" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742830837139 "|tbs_core_ethernet_board|rx_data_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_data_i\[1\] " "No output dependent on input pin \"rx_data_i\[1\]\"" {  } { { "../../rtl/quartus_board/tbs_core_ethernet_board.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/quartus_board/tbs_core_ethernet_board.vhd" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742830837139 "|tbs_core_ethernet_board|rx_data_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_data_i\[0\] " "No output dependent on input pin \"rx_data_i\[0\]\"" {  } { { "../../rtl/quartus_board/tbs_core_ethernet_board.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/quartus_board/tbs_core_ethernet_board.vhd" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742830837139 "|tbs_core_ethernet_board|rx_data_i[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1742830837139 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2514 " "Implemented 2514 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742830837156 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742830837156 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2419 " "Implemented 2419 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1742830837156 ""} { "Info" "ICUT_CUT_TM_RAMS" "34 " "Implemented 34 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1742830837156 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742830837156 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4990 " "Peak virtual memory: 4990 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742830837249 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 24 16:40:37 2025 " "Processing ended: Mon Mar 24 16:40:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742830837249 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742830837249 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742830837249 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830837249 ""}
