
Loading design for application trce from file propel_soc_impl1.ncd.
Design name: HelloWorld_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3LF-6900C
Package:     CABGA256
Performance: 6
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Preliminary    Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Mon Jun 07 17:29:54 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o propel_soc_impl1.twr -gui -msgset D:/docs/FPGA/propel_soc/promote.xml propel_soc_impl1.ncd propel_soc_impl1.prf 
Design file:     propel_soc_impl1.ncd
Preference file: propel_soc_impl1.prf
Device,speed:    LCMXO3LF-6900C,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "sys_clk" 38.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 3.676ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/decode_to_execute_PC[6]  (from sys_clk +)
   Destination:    DP8KC      Port           HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/ecp_5.dp.ram_dp_true_be.u_mem/pmi_ram_dp_true_beM8nnnnonessdrr3212409632124096p1981df17_2_3_4(ASIC)  (to sys_clk +)

   Delay:              22.756ns  (29.7% logic, 70.3% route), 22 logic levels.

 Constraint Details:

     22.756ns physical path delay HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_103 to HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/ecp_5.dp.ram_dp_true_be.u_mem/pmi_ram_dp_true_beM8nnnnonessdrr3212409632124096p1981df17_2_3_4 meets
     26.316ns delay constraint less
     -0.133ns skew and
      0.017ns WE_SET requirement (totaling 26.432ns) by 3.676ns

 Physical Path Details:

      Data path HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_103 to HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/ecp_5.dp.ram_dp_true_be.u_mem/pmi_ram_dp_true_beM8nnnnonessdrr3212409632124096p1981df17_2_3_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R15C6D.CLK to      R15C6D.Q0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_103 (from sys_clk)
ROUTE         4     2.269      R15C6D.Q0 to     R10C22A.D1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/decode_to_execute_PC[6]
CTOF_DEL    ---     0.408     R10C22A.D1 to     R10C22A.F1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_1284
ROUTE         1     0.761     R10C22A.F1 to     R10C22A.A0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/N_652
CTOF_DEL    ---     0.408     R10C22A.A0 to     R10C22A.F0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_1284
ROUTE         4     1.540     R10C22A.F0 to     R14C17B.D0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/_zz_115_[6]
CTOF_DEL    ---     0.408     R14C17B.D0 to     R14C17B.F0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_1893
ROUTE         1     1.258     R14C17B.F0 to     R16C15D.C1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_5_0_RNO_0
C1TOFCO_DE  ---     0.684     R16C15D.C1 to    R16C15D.FCO HelloWorld_inst/SLICE_87
ROUTE         1     0.000    R16C15D.FCO to    R16C16A.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_6
FCITOFCO_D  ---     0.130    R16C16A.FCI to    R16C16A.FCO HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_86
ROUTE         1     0.000    R16C16A.FCO to    R16C16B.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_8
FCITOFCO_D  ---     0.130    R16C16B.FCI to    R16C16B.FCO HelloWorld_inst/SLICE_85
ROUTE         1     0.000    R16C16B.FCO to    R16C16C.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_10
FCITOFCO_D  ---     0.130    R16C16C.FCI to    R16C16C.FCO HelloWorld_inst/SLICE_84
ROUTE         1     0.000    R16C16C.FCO to    R16C16D.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_12
FCITOFCO_D  ---     0.130    R16C16D.FCI to    R16C16D.FCO HelloWorld_inst/SLICE_83
ROUTE         1     0.000    R16C16D.FCO to    R16C17A.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_14
FCITOFCO_D  ---     0.130    R16C17A.FCI to    R16C17A.FCO HelloWorld_inst/SLICE_82
ROUTE         1     0.000    R16C17A.FCO to    R16C17B.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_16
FCITOFCO_D  ---     0.130    R16C17B.FCI to    R16C17B.FCO HelloWorld_inst/SLICE_81
ROUTE         1     0.000    R16C17B.FCO to    R16C17C.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_18
FCITOFCO_D  ---     0.130    R16C17C.FCI to    R16C17C.FCO HelloWorld_inst/SLICE_80
ROUTE         1     0.000    R16C17C.FCO to    R16C17D.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_20
FCITOFCO_D  ---     0.130    R16C17D.FCI to    R16C17D.FCO HelloWorld_inst/SLICE_79
ROUTE         1     0.000    R16C17D.FCO to    R16C18A.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_22
FCITOFCO_D  ---     0.130    R16C18A.FCI to    R16C18A.FCO HelloWorld_inst/SLICE_78
ROUTE         1     0.000    R16C18A.FCO to    R16C18B.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_24
FCITOF0_DE  ---     0.450    R16C18B.FCI to     R16C18B.F0 HelloWorld_inst/SLICE_77
ROUTE         6     1.733     R16C18B.F0 to     R12C24B.C1 HelloWorld_inst/ahbl0_inst_AHBL_M00_interconnect_HADDR_interconnect[25]
CTOF_DEL    ---     0.408     R12C24B.C1 to     R12C24B.F1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_1793
ROUTE         1     0.761     R12C24B.F1 to     R12C24B.A0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk_multiplexor.b_dbus/int_slv_hsel_w_8
CTOF_DEL    ---     0.408     R12C24B.A0 to     R12C24B.F0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_1793
ROUTE         2     0.918     R12C24B.F0 to     R14C25A.C0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk_multiplexor.b_dbus/int_slv_hsel_w_17
CTOF_DEL    ---     0.408     R14C25A.C0 to     R14C25A.F0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_979
ROUTE         3     0.756     R14C25A.F0 to     R16C26B.D1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/int_slv_hsel_w
CTOF_DEL    ---     0.408     R16C26B.D1 to     R16C26B.F1 HelloWorld_inst/SLICE_1393
ROUTE         7     0.636     R16C26B.F1 to     R14C26B.C0 HelloWorld_inst/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_interconnect[1]
CTOF_DEL    ---     0.408     R14C26B.C0 to     R14C26B.F0 HelloWorld_inst/ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/SLICE_1428
ROUTE         9     1.254     R14C26B.F0 to     R14C20D.D1 HelloWorld_inst/ahbl0_inst_AHBL_M00_interconnect_HTRANS_interconnect[1]
CTOF_DEL    ---     0.408     R14C20D.D1 to     R14C20D.F1 HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/SLICE_1069
ROUTE        35     1.249     R14C20D.F1 to     R15C24C.D0 HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/mem1_req_arb_w
CTOF_DEL    ---     0.408     R15C24C.D0 to     R15C24C.F0 HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/SLICE_1832
ROUTE        16     2.870     R15C24C.F0 to  EBR_R20C1.WEB HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/dp_wr_b (to sys_clk)
                  --------
                   22.756   (29.7% logic, 70.3% route), 22 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.000        OSC.OSC to     R15C6D.CLK sys_clk
                  --------
                    2.000   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/ecp_5.dp.ram_dp_true_be.u_mem/pmi_ram_dp_true_beM8nnnnonessdrr3212409632124096p1981df17_2_3_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.133        OSC.OSC to EBR_R20C1.CLKB sys_clk
                  --------
                    2.133   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.678ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/decode_to_execute_PC[6]  (from sys_clk +)
   Destination:    DP8KC      Port           HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/ecp_5.dp.ram_dp_true_be.u_mem/pmi_ram_dp_true_beM8nnnnonessdrr3212409632124096p1981df17_2_3_4(ASIC)  (to sys_clk +)

   Delay:              22.754ns  (31.4% logic, 68.6% route), 25 logic levels.

 Constraint Details:

     22.754ns physical path delay HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_103 to HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/ecp_5.dp.ram_dp_true_be.u_mem/pmi_ram_dp_true_beM8nnnnonessdrr3212409632124096p1981df17_2_3_4 meets
     26.316ns delay constraint less
     -0.133ns skew and
      0.017ns WE_SET requirement (totaling 26.432ns) by 3.678ns

 Physical Path Details:

      Data path HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_103 to HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/ecp_5.dp.ram_dp_true_be.u_mem/pmi_ram_dp_true_beM8nnnnonessdrr3212409632124096p1981df17_2_3_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R15C6D.CLK to      R15C6D.Q0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_103 (from sys_clk)
ROUTE         4     2.269      R15C6D.Q0 to     R10C22A.D1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/decode_to_execute_PC[6]
CTOF_DEL    ---     0.408     R10C22A.D1 to     R10C22A.F1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_1284
ROUTE         1     0.761     R10C22A.F1 to     R10C22A.A0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/N_652
CTOF_DEL    ---     0.408     R10C22A.A0 to     R10C22A.F0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_1284
ROUTE         4     1.540     R10C22A.F0 to     R14C17B.D0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/_zz_115_[6]
CTOF_DEL    ---     0.408     R14C17B.D0 to     R14C17B.F0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_1893
ROUTE         1     1.258     R14C17B.F0 to     R16C15D.C1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_5_0_RNO_0
C1TOFCO_DE  ---     0.684     R16C15D.C1 to    R16C15D.FCO HelloWorld_inst/SLICE_87
ROUTE         1     0.000    R16C15D.FCO to    R16C16A.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_6
FCITOFCO_D  ---     0.130    R16C16A.FCI to    R16C16A.FCO HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_86
ROUTE         1     0.000    R16C16A.FCO to    R16C16B.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_8
FCITOFCO_D  ---     0.130    R16C16B.FCI to    R16C16B.FCO HelloWorld_inst/SLICE_85
ROUTE         1     0.000    R16C16B.FCO to    R16C16C.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_10
FCITOFCO_D  ---     0.130    R16C16C.FCI to    R16C16C.FCO HelloWorld_inst/SLICE_84
ROUTE         1     0.000    R16C16C.FCO to    R16C16D.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_12
FCITOFCO_D  ---     0.130    R16C16D.FCI to    R16C16D.FCO HelloWorld_inst/SLICE_83
ROUTE         1     0.000    R16C16D.FCO to    R16C17A.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_14
FCITOFCO_D  ---     0.130    R16C17A.FCI to    R16C17A.FCO HelloWorld_inst/SLICE_82
ROUTE         1     0.000    R16C17A.FCO to    R16C17B.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_16
FCITOFCO_D  ---     0.130    R16C17B.FCI to    R16C17B.FCO HelloWorld_inst/SLICE_81
ROUTE         1     0.000    R16C17B.FCO to    R16C17C.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_18
FCITOFCO_D  ---     0.130    R16C17C.FCI to    R16C17C.FCO HelloWorld_inst/SLICE_80
ROUTE         1     0.000    R16C17C.FCO to    R16C17D.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_20
FCITOFCO_D  ---     0.130    R16C17D.FCI to    R16C17D.FCO HelloWorld_inst/SLICE_79
ROUTE         1     0.000    R16C17D.FCO to    R16C18A.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_22
FCITOFCO_D  ---     0.130    R16C18A.FCI to    R16C18A.FCO HelloWorld_inst/SLICE_78
ROUTE         1     0.000    R16C18A.FCO to    R16C18B.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_24
FCITOFCO_D  ---     0.130    R16C18B.FCI to    R16C18B.FCO HelloWorld_inst/SLICE_77
ROUTE         1     0.000    R16C18B.FCO to    R16C18C.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_26
FCITOFCO_D  ---     0.130    R16C18C.FCI to    R16C18C.FCO HelloWorld_inst/SLICE_76
ROUTE         1     0.000    R16C18C.FCO to    R16C18D.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_28
FCITOFCO_D  ---     0.130    R16C18D.FCI to    R16C18D.FCO HelloWorld_inst/SLICE_75
ROUTE         1     0.000    R16C18D.FCO to    R16C19A.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_30
FCITOF0_DE  ---     0.450    R16C19A.FCI to     R16C19A.F0 HelloWorld_inst/SLICE_74
ROUTE         8     1.623     R16C19A.F0 to     R12C25C.B1 HelloWorld_inst/ahbl0_inst_AHBL_M00_interconnect_HADDR_interconnect[31]
CTOF_DEL    ---     0.408     R12C25C.B1 to     R12C25C.F1 SLICE_1974
ROUTE         1     0.479     R12C25C.F1 to     R12C24B.D0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk_multiplexor.b_dbus/int_slv_hsel_w_13
CTOF_DEL    ---     0.408     R12C24B.D0 to     R12C24B.F0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_1793
ROUTE         2     0.918     R12C24B.F0 to     R14C25A.C0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk_multiplexor.b_dbus/int_slv_hsel_w_17
CTOF_DEL    ---     0.408     R14C25A.C0 to     R14C25A.F0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_979
ROUTE         3     0.756     R14C25A.F0 to     R16C26B.D1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/int_slv_hsel_w
CTOF_DEL    ---     0.408     R16C26B.D1 to     R16C26B.F1 HelloWorld_inst/SLICE_1393
ROUTE         7     0.636     R16C26B.F1 to     R14C26B.C0 HelloWorld_inst/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_interconnect[1]
CTOF_DEL    ---     0.408     R14C26B.C0 to     R14C26B.F0 HelloWorld_inst/ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/SLICE_1428
ROUTE         9     1.254     R14C26B.F0 to     R14C20D.D1 HelloWorld_inst/ahbl0_inst_AHBL_M00_interconnect_HTRANS_interconnect[1]
CTOF_DEL    ---     0.408     R14C20D.D1 to     R14C20D.F1 HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/SLICE_1069
ROUTE        35     1.249     R14C20D.F1 to     R15C24C.D0 HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/mem1_req_arb_w
CTOF_DEL    ---     0.408     R15C24C.D0 to     R15C24C.F0 HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/SLICE_1832
ROUTE        16     2.870     R15C24C.F0 to  EBR_R20C1.WEB HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/dp_wr_b (to sys_clk)
                  --------
                   22.754   (31.4% logic, 68.6% route), 25 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.000        OSC.OSC to     R15C6D.CLK sys_clk
                  --------
                    2.000   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/ecp_5.dp.ram_dp_true_be.u_mem/pmi_ram_dp_true_beM8nnnnonessdrr3212409632124096p1981df17_2_3_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.133        OSC.OSC to EBR_R20C1.CLKB sys_clk
                  --------
                    2.133   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.696ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/decode_to_execute_PC[6]  (from sys_clk +)
   Destination:    FF         Data in        HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r[21]  (to sys_clk +)
                   FF                        HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r[20]

   Delay:              22.403ns  (32.0% logic, 68.0% route), 23 logic levels.

 Constraint Details:

     22.403ns physical path delay HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_103 to HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/SLICE_239 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.217ns CE_SET requirement (totaling 26.099ns) by 3.696ns

 Physical Path Details:

      Data path HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_103 to HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/SLICE_239:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R15C6D.CLK to      R15C6D.Q0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_103 (from sys_clk)
ROUTE         4     2.269      R15C6D.Q0 to     R10C22A.D1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/decode_to_execute_PC[6]
CTOF_DEL    ---     0.408     R10C22A.D1 to     R10C22A.F1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_1284
ROUTE         1     0.761     R10C22A.F1 to     R10C22A.A0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/N_652
CTOF_DEL    ---     0.408     R10C22A.A0 to     R10C22A.F0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_1284
ROUTE         4     1.540     R10C22A.F0 to     R14C17B.D0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/_zz_115_[6]
CTOF_DEL    ---     0.408     R14C17B.D0 to     R14C17B.F0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_1893
ROUTE         1     1.258     R14C17B.F0 to     R16C15D.C1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_5_0_RNO_0
C1TOFCO_DE  ---     0.684     R16C15D.C1 to    R16C15D.FCO HelloWorld_inst/SLICE_87
ROUTE         1     0.000    R16C15D.FCO to    R16C16A.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_6
FCITOFCO_D  ---     0.130    R16C16A.FCI to    R16C16A.FCO HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_86
ROUTE         1     0.000    R16C16A.FCO to    R16C16B.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_8
FCITOFCO_D  ---     0.130    R16C16B.FCI to    R16C16B.FCO HelloWorld_inst/SLICE_85
ROUTE         1     0.000    R16C16B.FCO to    R16C16C.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_10
FCITOFCO_D  ---     0.130    R16C16C.FCI to    R16C16C.FCO HelloWorld_inst/SLICE_84
ROUTE         1     0.000    R16C16C.FCO to    R16C16D.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_12
FCITOFCO_D  ---     0.130    R16C16D.FCI to    R16C16D.FCO HelloWorld_inst/SLICE_83
ROUTE         1     0.000    R16C16D.FCO to    R16C17A.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_14
FCITOFCO_D  ---     0.130    R16C17A.FCI to    R16C17A.FCO HelloWorld_inst/SLICE_82
ROUTE         1     0.000    R16C17A.FCO to    R16C17B.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_16
FCITOFCO_D  ---     0.130    R16C17B.FCI to    R16C17B.FCO HelloWorld_inst/SLICE_81
ROUTE         1     0.000    R16C17B.FCO to    R16C17C.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_18
FCITOFCO_D  ---     0.130    R16C17C.FCI to    R16C17C.FCO HelloWorld_inst/SLICE_80
ROUTE         1     0.000    R16C17C.FCO to    R16C17D.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_20
FCITOFCO_D  ---     0.130    R16C17D.FCI to    R16C17D.FCO HelloWorld_inst/SLICE_79
ROUTE         1     0.000    R16C17D.FCO to    R16C18A.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_22
FCITOFCO_D  ---     0.130    R16C18A.FCI to    R16C18A.FCO HelloWorld_inst/SLICE_78
ROUTE         1     0.000    R16C18A.FCO to    R16C18B.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_24
FCITOF0_DE  ---     0.450    R16C18B.FCI to     R16C18B.F0 HelloWorld_inst/SLICE_77
ROUTE         6     1.733     R16C18B.F0 to     R12C24B.C1 HelloWorld_inst/ahbl0_inst_AHBL_M00_interconnect_HADDR_interconnect[25]
CTOF_DEL    ---     0.408     R12C24B.C1 to     R12C24B.F1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_1793
ROUTE         1     0.761     R12C24B.F1 to     R12C24B.A0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk_multiplexor.b_dbus/int_slv_hsel_w_8
CTOF_DEL    ---     0.408     R12C24B.A0 to     R12C24B.F0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_1793
ROUTE         2     0.918     R12C24B.F0 to     R14C25A.C0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk_multiplexor.b_dbus/int_slv_hsel_w_17
CTOF_DEL    ---     0.408     R14C25A.C0 to     R14C25A.F0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_979
ROUTE         3     0.756     R14C25A.F0 to     R16C26B.D1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/int_slv_hsel_w
CTOF_DEL    ---     0.408     R16C26B.D1 to     R16C26B.F1 HelloWorld_inst/SLICE_1393
ROUTE         7     1.031     R16C26B.F1 to     R16C31D.C1 HelloWorld_inst/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_interconnect[1]
CTOF_DEL    ---     0.408     R16C31D.C1 to     R16C31D.F1 HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/SLICE_1392
ROUTE        17     1.286     R16C31D.F1 to     R17C33D.D1 HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/N_67
CTOF_DEL    ---     0.408     R17C33D.D1 to     R17C33D.F1 HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/SLICE_1846
ROUTE         3     0.611     R17C33D.F1 to     R17C33B.C0 HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/N_113
CTOF_DEL    ---     0.408     R17C33B.C0 to     R17C33B.F0 HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/SLICE_1397
ROUTE         1     0.805     R17C33B.F0 to     R17C31B.B1 HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_4_0_0_RNO_0
CTOF_DEL    ---     0.408     R17C31B.B1 to     R17C31B.F1 HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/SLICE_1388
ROUTE        14     1.515     R17C31B.F1 to     R16C25D.CE HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_4_0_0 (to sys_clk)
                  --------
                   22.403   (32.0% logic, 68.0% route), 23 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.000        OSC.OSC to     R15C6D.CLK sys_clk
                  --------
                    2.000   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/SLICE_239:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.000        OSC.OSC to    R16C25D.CLK sys_clk
                  --------
                    2.000   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.698ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/decode_to_execute_PC[6]  (from sys_clk +)
   Destination:    FF         Data in        HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r[21]  (to sys_clk +)
                   FF                        HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r[20]

   Delay:              22.401ns  (33.7% logic, 66.3% route), 26 logic levels.

 Constraint Details:

     22.401ns physical path delay HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_103 to HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/SLICE_239 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.217ns CE_SET requirement (totaling 26.099ns) by 3.698ns

 Physical Path Details:

      Data path HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_103 to HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/SLICE_239:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R15C6D.CLK to      R15C6D.Q0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_103 (from sys_clk)
ROUTE         4     2.269      R15C6D.Q0 to     R10C22A.D1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/decode_to_execute_PC[6]
CTOF_DEL    ---     0.408     R10C22A.D1 to     R10C22A.F1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_1284
ROUTE         1     0.761     R10C22A.F1 to     R10C22A.A0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/N_652
CTOF_DEL    ---     0.408     R10C22A.A0 to     R10C22A.F0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_1284
ROUTE         4     1.540     R10C22A.F0 to     R14C17B.D0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/_zz_115_[6]
CTOF_DEL    ---     0.408     R14C17B.D0 to     R14C17B.F0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_1893
ROUTE         1     1.258     R14C17B.F0 to     R16C15D.C1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_5_0_RNO_0
C1TOFCO_DE  ---     0.684     R16C15D.C1 to    R16C15D.FCO HelloWorld_inst/SLICE_87
ROUTE         1     0.000    R16C15D.FCO to    R16C16A.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_6
FCITOFCO_D  ---     0.130    R16C16A.FCI to    R16C16A.FCO HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_86
ROUTE         1     0.000    R16C16A.FCO to    R16C16B.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_8
FCITOFCO_D  ---     0.130    R16C16B.FCI to    R16C16B.FCO HelloWorld_inst/SLICE_85
ROUTE         1     0.000    R16C16B.FCO to    R16C16C.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_10
FCITOFCO_D  ---     0.130    R16C16C.FCI to    R16C16C.FCO HelloWorld_inst/SLICE_84
ROUTE         1     0.000    R16C16C.FCO to    R16C16D.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_12
FCITOFCO_D  ---     0.130    R16C16D.FCI to    R16C16D.FCO HelloWorld_inst/SLICE_83
ROUTE         1     0.000    R16C16D.FCO to    R16C17A.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_14
FCITOFCO_D  ---     0.130    R16C17A.FCI to    R16C17A.FCO HelloWorld_inst/SLICE_82
ROUTE         1     0.000    R16C17A.FCO to    R16C17B.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_16
FCITOFCO_D  ---     0.130    R16C17B.FCI to    R16C17B.FCO HelloWorld_inst/SLICE_81
ROUTE         1     0.000    R16C17B.FCO to    R16C17C.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_18
FCITOFCO_D  ---     0.130    R16C17C.FCI to    R16C17C.FCO HelloWorld_inst/SLICE_80
ROUTE         1     0.000    R16C17C.FCO to    R16C17D.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_20
FCITOFCO_D  ---     0.130    R16C17D.FCI to    R16C17D.FCO HelloWorld_inst/SLICE_79
ROUTE         1     0.000    R16C17D.FCO to    R16C18A.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_22
FCITOFCO_D  ---     0.130    R16C18A.FCI to    R16C18A.FCO HelloWorld_inst/SLICE_78
ROUTE         1     0.000    R16C18A.FCO to    R16C18B.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_24
FCITOFCO_D  ---     0.130    R16C18B.FCI to    R16C18B.FCO HelloWorld_inst/SLICE_77
ROUTE         1     0.000    R16C18B.FCO to    R16C18C.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_26
FCITOFCO_D  ---     0.130    R16C18C.FCI to    R16C18C.FCO HelloWorld_inst/SLICE_76
ROUTE         1     0.000    R16C18C.FCO to    R16C18D.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_28
FCITOFCO_D  ---     0.130    R16C18D.FCI to    R16C18D.FCO HelloWorld_inst/SLICE_75
ROUTE         1     0.000    R16C18D.FCO to    R16C19A.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_30
FCITOF0_DE  ---     0.450    R16C19A.FCI to     R16C19A.F0 HelloWorld_inst/SLICE_74
ROUTE         8     1.623     R16C19A.F0 to     R12C25C.B1 HelloWorld_inst/ahbl0_inst_AHBL_M00_interconnect_HADDR_interconnect[31]
CTOF_DEL    ---     0.408     R12C25C.B1 to     R12C25C.F1 SLICE_1974
ROUTE         1     0.479     R12C25C.F1 to     R12C24B.D0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk_multiplexor.b_dbus/int_slv_hsel_w_13
CTOF_DEL    ---     0.408     R12C24B.D0 to     R12C24B.F0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_1793
ROUTE         2     0.918     R12C24B.F0 to     R14C25A.C0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk_multiplexor.b_dbus/int_slv_hsel_w_17
CTOF_DEL    ---     0.408     R14C25A.C0 to     R14C25A.F0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_979
ROUTE         3     0.756     R14C25A.F0 to     R16C26B.D1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/int_slv_hsel_w
CTOF_DEL    ---     0.408     R16C26B.D1 to     R16C26B.F1 HelloWorld_inst/SLICE_1393
ROUTE         7     1.031     R16C26B.F1 to     R16C31D.C1 HelloWorld_inst/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_interconnect[1]
CTOF_DEL    ---     0.408     R16C31D.C1 to     R16C31D.F1 HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/SLICE_1392
ROUTE        17     1.286     R16C31D.F1 to     R17C33D.D1 HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/N_67
CTOF_DEL    ---     0.408     R17C33D.D1 to     R17C33D.F1 HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/SLICE_1846
ROUTE         3     0.611     R17C33D.F1 to     R17C33B.C0 HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/N_113
CTOF_DEL    ---     0.408     R17C33B.C0 to     R17C33B.F0 HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/SLICE_1397
ROUTE         1     0.805     R17C33B.F0 to     R17C31B.B1 HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_4_0_0_RNO_0
CTOF_DEL    ---     0.408     R17C31B.B1 to     R17C31B.F1 HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/SLICE_1388
ROUTE        14     1.515     R17C31B.F1 to     R16C25D.CE HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_4_0_0 (to sys_clk)
                  --------
                   22.401   (33.7% logic, 66.3% route), 26 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.000        OSC.OSC to     R15C6D.CLK sys_clk
                  --------
                    2.000   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/SLICE_239:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.000        OSC.OSC to    R16C25D.CLK sys_clk
                  --------
                    2.000   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.716ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/decode_to_execute_PC[6]  (from sys_clk +)
   Destination:    DP8KC      Port           HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/ecp_5.dp.ram_dp_true_be.u_mem/pmi_ram_dp_true_beM8nnnnonessdrr3212409632124096p1981df17_2_3_4(ASIC)  (to sys_clk +)

   Delay:              22.716ns  (27.1% logic, 72.9% route), 17 logic levels.

 Constraint Details:

     22.716ns physical path delay HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_103 to HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/ecp_5.dp.ram_dp_true_be.u_mem/pmi_ram_dp_true_beM8nnnnonessdrr3212409632124096p1981df17_2_3_4 meets
     26.316ns delay constraint less
     -0.133ns skew and
      0.017ns WE_SET requirement (totaling 26.432ns) by 3.716ns

 Physical Path Details:

      Data path HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_103 to HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/ecp_5.dp.ram_dp_true_be.u_mem/pmi_ram_dp_true_beM8nnnnonessdrr3212409632124096p1981df17_2_3_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R15C6D.CLK to      R15C6D.Q0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_103 (from sys_clk)
ROUTE         4     2.269      R15C6D.Q0 to     R10C22A.D1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/decode_to_execute_PC[6]
CTOF_DEL    ---     0.408     R10C22A.D1 to     R10C22A.F1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_1284
ROUTE         1     0.761     R10C22A.F1 to     R10C22A.A0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/N_652
CTOF_DEL    ---     0.408     R10C22A.A0 to     R10C22A.F0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_1284
ROUTE         4     1.540     R10C22A.F0 to     R14C17B.D0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/_zz_115_[6]
CTOF_DEL    ---     0.408     R14C17B.D0 to     R14C17B.F0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_1893
ROUTE         1     1.258     R14C17B.F0 to     R16C15D.C1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_5_0_RNO_0
C1TOFCO_DE  ---     0.684     R16C15D.C1 to    R16C15D.FCO HelloWorld_inst/SLICE_87
ROUTE         1     0.000    R16C15D.FCO to    R16C16A.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_6
FCITOFCO_D  ---     0.130    R16C16A.FCI to    R16C16A.FCO HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_86
ROUTE         1     0.000    R16C16A.FCO to    R16C16B.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_8
FCITOFCO_D  ---     0.130    R16C16B.FCI to    R16C16B.FCO HelloWorld_inst/SLICE_85
ROUTE         1     0.000    R16C16B.FCO to    R16C16C.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_10
FCITOFCO_D  ---     0.130    R16C16C.FCI to    R16C16C.FCO HelloWorld_inst/SLICE_84
ROUTE         1     0.000    R16C16C.FCO to    R16C16D.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_12
FCITOFCO_D  ---     0.130    R16C16D.FCI to    R16C16D.FCO HelloWorld_inst/SLICE_83
ROUTE         1     0.000    R16C16D.FCO to    R16C17A.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_14
FCITOF1_DE  ---     0.495    R16C17A.FCI to     R16C17A.F1 HelloWorld_inst/SLICE_82
ROUTE         5     2.298     R16C17A.F1 to     R12C24B.B1 HelloWorld_inst/ahbl0_inst_AHBL_M00_interconnect_HADDR_interconnect[16]
CTOF_DEL    ---     0.408     R12C24B.B1 to     R12C24B.F1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_1793
ROUTE         1     0.761     R12C24B.F1 to     R12C24B.A0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk_multiplexor.b_dbus/int_slv_hsel_w_8
CTOF_DEL    ---     0.408     R12C24B.A0 to     R12C24B.F0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_1793
ROUTE         2     0.918     R12C24B.F0 to     R14C25A.C0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk_multiplexor.b_dbus/int_slv_hsel_w_17
CTOF_DEL    ---     0.408     R14C25A.C0 to     R14C25A.F0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_979
ROUTE         3     0.756     R14C25A.F0 to     R16C26B.D1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/int_slv_hsel_w
CTOF_DEL    ---     0.408     R16C26B.D1 to     R16C26B.F1 HelloWorld_inst/SLICE_1393
ROUTE         7     0.636     R16C26B.F1 to     R14C26B.C0 HelloWorld_inst/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_interconnect[1]
CTOF_DEL    ---     0.408     R14C26B.C0 to     R14C26B.F0 HelloWorld_inst/ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/SLICE_1428
ROUTE         9     1.254     R14C26B.F0 to     R14C20D.D1 HelloWorld_inst/ahbl0_inst_AHBL_M00_interconnect_HTRANS_interconnect[1]
CTOF_DEL    ---     0.408     R14C20D.D1 to     R14C20D.F1 HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/SLICE_1069
ROUTE        35     1.249     R14C20D.F1 to     R15C24C.D0 HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/mem1_req_arb_w
CTOF_DEL    ---     0.408     R15C24C.D0 to     R15C24C.F0 HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/SLICE_1832
ROUTE        16     2.870     R15C24C.F0 to  EBR_R20C1.WEB HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/dp_wr_b (to sys_clk)
                  --------
                   22.716   (27.1% logic, 72.9% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.000        OSC.OSC to     R15C6D.CLK sys_clk
                  --------
                    2.000   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/ecp_5.dp.ram_dp_true_be.u_mem/pmi_ram_dp_true_beM8nnnnonessdrr3212409632124096p1981df17_2_3_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.133        OSC.OSC to EBR_R20C1.CLKB sys_clk
                  --------
                    2.133   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.733ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/decode_to_execute_PC[6]  (from sys_clk +)
   Destination:    DP8KC      Port           HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/ecp_5.dp.ram_dp_true_be.u_mem/pmi_ram_dp_true_beM8nnnnonessdrr3212409632124096p1981df17_2_3_4(ASIC)  (to sys_clk +)

   Delay:              22.699ns  (26.5% logic, 73.5% route), 16 logic levels.

 Constraint Details:

     22.699ns physical path delay HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_103 to HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/ecp_5.dp.ram_dp_true_be.u_mem/pmi_ram_dp_true_beM8nnnnonessdrr3212409632124096p1981df17_2_3_4 meets
     26.316ns delay constraint less
     -0.133ns skew and
      0.017ns WE_SET requirement (totaling 26.432ns) by 3.733ns

 Physical Path Details:

      Data path HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_103 to HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/ecp_5.dp.ram_dp_true_be.u_mem/pmi_ram_dp_true_beM8nnnnonessdrr3212409632124096p1981df17_2_3_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R15C6D.CLK to      R15C6D.Q0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_103 (from sys_clk)
ROUTE         4     2.269      R15C6D.Q0 to     R10C22A.D1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/decode_to_execute_PC[6]
CTOF_DEL    ---     0.408     R10C22A.D1 to     R10C22A.F1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_1284
ROUTE         1     0.761     R10C22A.F1 to     R10C22A.A0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/N_652
CTOF_DEL    ---     0.408     R10C22A.A0 to     R10C22A.F0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_1284
ROUTE         4     1.540     R10C22A.F0 to     R14C17B.D0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/_zz_115_[6]
CTOF_DEL    ---     0.408     R14C17B.D0 to     R14C17B.F0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_1893
ROUTE         1     1.258     R14C17B.F0 to     R16C15D.C1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_5_0_RNO_0
C1TOFCO_DE  ---     0.684     R16C15D.C1 to    R16C15D.FCO HelloWorld_inst/SLICE_87
ROUTE         1     0.000    R16C15D.FCO to    R16C16A.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_6
FCITOFCO_D  ---     0.130    R16C16A.FCI to    R16C16A.FCO HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_86
ROUTE         1     0.000    R16C16A.FCO to    R16C16B.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_8
FCITOFCO_D  ---     0.130    R16C16B.FCI to    R16C16B.FCO HelloWorld_inst/SLICE_85
ROUTE         1     0.000    R16C16B.FCO to    R16C16C.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_10
FCITOFCO_D  ---     0.130    R16C16C.FCI to    R16C16C.FCO HelloWorld_inst/SLICE_84
ROUTE         1     0.000    R16C16C.FCO to    R16C16D.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_12
FCITOF1_DE  ---     0.495    R16C16D.FCI to     R16C16D.F1 HelloWorld_inst/SLICE_83
ROUTE         7     2.693     R16C16D.F1 to     R12C25C.D1 HelloWorld_inst/ahbl0_inst_AHBL_M00_interconnect_HADDR_interconnect[14]
CTOF_DEL    ---     0.408     R12C25C.D1 to     R12C25C.F1 SLICE_1974
ROUTE         1     0.479     R12C25C.F1 to     R12C24B.D0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk_multiplexor.b_dbus/int_slv_hsel_w_13
CTOF_DEL    ---     0.408     R12C24B.D0 to     R12C24B.F0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_1793
ROUTE         2     0.918     R12C24B.F0 to     R14C25A.C0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk_multiplexor.b_dbus/int_slv_hsel_w_17
CTOF_DEL    ---     0.408     R14C25A.C0 to     R14C25A.F0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_979
ROUTE         3     0.756     R14C25A.F0 to     R16C26B.D1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/int_slv_hsel_w
CTOF_DEL    ---     0.408     R16C26B.D1 to     R16C26B.F1 HelloWorld_inst/SLICE_1393
ROUTE         7     0.636     R16C26B.F1 to     R14C26B.C0 HelloWorld_inst/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_interconnect[1]
CTOF_DEL    ---     0.408     R14C26B.C0 to     R14C26B.F0 HelloWorld_inst/ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/SLICE_1428
ROUTE         9     1.254     R14C26B.F0 to     R14C20D.D1 HelloWorld_inst/ahbl0_inst_AHBL_M00_interconnect_HTRANS_interconnect[1]
CTOF_DEL    ---     0.408     R14C20D.D1 to     R14C20D.F1 HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/SLICE_1069
ROUTE        35     1.249     R14C20D.F1 to     R15C24C.D0 HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/mem1_req_arb_w
CTOF_DEL    ---     0.408     R15C24C.D0 to     R15C24C.F0 HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/SLICE_1832
ROUTE        16     2.870     R15C24C.F0 to  EBR_R20C1.WEB HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/dp_wr_b (to sys_clk)
                  --------
                   22.699   (26.5% logic, 73.5% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.000        OSC.OSC to     R15C6D.CLK sys_clk
                  --------
                    2.000   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/ecp_5.dp.ram_dp_true_be.u_mem/pmi_ram_dp_true_beM8nnnnonessdrr3212409632124096p1981df17_2_3_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.133        OSC.OSC to EBR_R20C1.CLKB sys_clk
                  --------
                    2.133   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.736ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/decode_to_execute_PC[6]  (from sys_clk +)
   Destination:    FF         Data in        HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r[21]  (to sys_clk +)
                   FF                        HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r[20]

   Delay:              22.363ns  (29.3% logic, 70.7% route), 18 logic levels.

 Constraint Details:

     22.363ns physical path delay HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_103 to HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/SLICE_239 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.217ns CE_SET requirement (totaling 26.099ns) by 3.736ns

 Physical Path Details:

      Data path HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_103 to HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/SLICE_239:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R15C6D.CLK to      R15C6D.Q0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_103 (from sys_clk)
ROUTE         4     2.269      R15C6D.Q0 to     R10C22A.D1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/decode_to_execute_PC[6]
CTOF_DEL    ---     0.408     R10C22A.D1 to     R10C22A.F1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_1284
ROUTE         1     0.761     R10C22A.F1 to     R10C22A.A0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/N_652
CTOF_DEL    ---     0.408     R10C22A.A0 to     R10C22A.F0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_1284
ROUTE         4     1.540     R10C22A.F0 to     R14C17B.D0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/_zz_115_[6]
CTOF_DEL    ---     0.408     R14C17B.D0 to     R14C17B.F0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_1893
ROUTE         1     1.258     R14C17B.F0 to     R16C15D.C1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_5_0_RNO_0
C1TOFCO_DE  ---     0.684     R16C15D.C1 to    R16C15D.FCO HelloWorld_inst/SLICE_87
ROUTE         1     0.000    R16C15D.FCO to    R16C16A.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_6
FCITOFCO_D  ---     0.130    R16C16A.FCI to    R16C16A.FCO HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_86
ROUTE         1     0.000    R16C16A.FCO to    R16C16B.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_8
FCITOFCO_D  ---     0.130    R16C16B.FCI to    R16C16B.FCO HelloWorld_inst/SLICE_85
ROUTE         1     0.000    R16C16B.FCO to    R16C16C.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_10
FCITOFCO_D  ---     0.130    R16C16C.FCI to    R16C16C.FCO HelloWorld_inst/SLICE_84
ROUTE         1     0.000    R16C16C.FCO to    R16C16D.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_12
FCITOFCO_D  ---     0.130    R16C16D.FCI to    R16C16D.FCO HelloWorld_inst/SLICE_83
ROUTE         1     0.000    R16C16D.FCO to    R16C17A.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_14
FCITOF1_DE  ---     0.495    R16C17A.FCI to     R16C17A.F1 HelloWorld_inst/SLICE_82
ROUTE         5     2.298     R16C17A.F1 to     R12C24B.B1 HelloWorld_inst/ahbl0_inst_AHBL_M00_interconnect_HADDR_interconnect[16]
CTOF_DEL    ---     0.408     R12C24B.B1 to     R12C24B.F1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_1793
ROUTE         1     0.761     R12C24B.F1 to     R12C24B.A0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk_multiplexor.b_dbus/int_slv_hsel_w_8
CTOF_DEL    ---     0.408     R12C24B.A0 to     R12C24B.F0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_1793
ROUTE         2     0.918     R12C24B.F0 to     R14C25A.C0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk_multiplexor.b_dbus/int_slv_hsel_w_17
CTOF_DEL    ---     0.408     R14C25A.C0 to     R14C25A.F0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_979
ROUTE         3     0.756     R14C25A.F0 to     R16C26B.D1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/int_slv_hsel_w
CTOF_DEL    ---     0.408     R16C26B.D1 to     R16C26B.F1 HelloWorld_inst/SLICE_1393
ROUTE         7     1.031     R16C26B.F1 to     R16C31D.C1 HelloWorld_inst/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_interconnect[1]
CTOF_DEL    ---     0.408     R16C31D.C1 to     R16C31D.F1 HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/SLICE_1392
ROUTE        17     1.286     R16C31D.F1 to     R17C33D.D1 HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/N_67
CTOF_DEL    ---     0.408     R17C33D.D1 to     R17C33D.F1 HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/SLICE_1846
ROUTE         3     0.611     R17C33D.F1 to     R17C33B.C0 HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/N_113
CTOF_DEL    ---     0.408     R17C33B.C0 to     R17C33B.F0 HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/SLICE_1397
ROUTE         1     0.805     R17C33B.F0 to     R17C31B.B1 HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_4_0_0_RNO_0
CTOF_DEL    ---     0.408     R17C31B.B1 to     R17C31B.F1 HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/SLICE_1388
ROUTE        14     1.515     R17C31B.F1 to     R16C25D.CE HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_4_0_0 (to sys_clk)
                  --------
                   22.363   (29.3% logic, 70.7% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.000        OSC.OSC to     R15C6D.CLK sys_clk
                  --------
                    2.000   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/SLICE_239:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.000        OSC.OSC to    R16C25D.CLK sys_clk
                  --------
                    2.000   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.753ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/decode_to_execute_PC[6]  (from sys_clk +)
   Destination:    FF         Data in        HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r[21]  (to sys_clk +)
                   FF                        HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r[20]

   Delay:              22.346ns  (28.7% logic, 71.3% route), 17 logic levels.

 Constraint Details:

     22.346ns physical path delay HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_103 to HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/SLICE_239 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.217ns CE_SET requirement (totaling 26.099ns) by 3.753ns

 Physical Path Details:

      Data path HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_103 to HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/SLICE_239:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R15C6D.CLK to      R15C6D.Q0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_103 (from sys_clk)
ROUTE         4     2.269      R15C6D.Q0 to     R10C22A.D1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/decode_to_execute_PC[6]
CTOF_DEL    ---     0.408     R10C22A.D1 to     R10C22A.F1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_1284
ROUTE         1     0.761     R10C22A.F1 to     R10C22A.A0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/N_652
CTOF_DEL    ---     0.408     R10C22A.A0 to     R10C22A.F0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_1284
ROUTE         4     1.540     R10C22A.F0 to     R14C17B.D0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/_zz_115_[6]
CTOF_DEL    ---     0.408     R14C17B.D0 to     R14C17B.F0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_1893
ROUTE         1     1.258     R14C17B.F0 to     R16C15D.C1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_5_0_RNO_0
C1TOFCO_DE  ---     0.684     R16C15D.C1 to    R16C15D.FCO HelloWorld_inst/SLICE_87
ROUTE         1     0.000    R16C15D.FCO to    R16C16A.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_6
FCITOFCO_D  ---     0.130    R16C16A.FCI to    R16C16A.FCO HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_86
ROUTE         1     0.000    R16C16A.FCO to    R16C16B.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_8
FCITOFCO_D  ---     0.130    R16C16B.FCI to    R16C16B.FCO HelloWorld_inst/SLICE_85
ROUTE         1     0.000    R16C16B.FCO to    R16C16C.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_10
FCITOFCO_D  ---     0.130    R16C16C.FCI to    R16C16C.FCO HelloWorld_inst/SLICE_84
ROUTE         1     0.000    R16C16C.FCO to    R16C16D.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_12
FCITOF1_DE  ---     0.495    R16C16D.FCI to     R16C16D.F1 HelloWorld_inst/SLICE_83
ROUTE         7     2.693     R16C16D.F1 to     R12C25C.D1 HelloWorld_inst/ahbl0_inst_AHBL_M00_interconnect_HADDR_interconnect[14]
CTOF_DEL    ---     0.408     R12C25C.D1 to     R12C25C.F1 SLICE_1974
ROUTE         1     0.479     R12C25C.F1 to     R12C24B.D0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk_multiplexor.b_dbus/int_slv_hsel_w_13
CTOF_DEL    ---     0.408     R12C24B.D0 to     R12C24B.F0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_1793
ROUTE         2     0.918     R12C24B.F0 to     R14C25A.C0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk_multiplexor.b_dbus/int_slv_hsel_w_17
CTOF_DEL    ---     0.408     R14C25A.C0 to     R14C25A.F0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_979
ROUTE         3     0.756     R14C25A.F0 to     R16C26B.D1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/int_slv_hsel_w
CTOF_DEL    ---     0.408     R16C26B.D1 to     R16C26B.F1 HelloWorld_inst/SLICE_1393
ROUTE         7     1.031     R16C26B.F1 to     R16C31D.C1 HelloWorld_inst/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_interconnect[1]
CTOF_DEL    ---     0.408     R16C31D.C1 to     R16C31D.F1 HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/SLICE_1392
ROUTE        17     1.286     R16C31D.F1 to     R17C33D.D1 HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/N_67
CTOF_DEL    ---     0.408     R17C33D.D1 to     R17C33D.F1 HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/SLICE_1846
ROUTE         3     0.611     R17C33D.F1 to     R17C33B.C0 HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/N_113
CTOF_DEL    ---     0.408     R17C33B.C0 to     R17C33B.F0 HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/SLICE_1397
ROUTE         1     0.805     R17C33B.F0 to     R17C31B.B1 HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_4_0_0_RNO_0
CTOF_DEL    ---     0.408     R17C31B.B1 to     R17C31B.F1 HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/SLICE_1388
ROUTE        14     1.515     R17C31B.F1 to     R16C25D.CE HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_4_0_0 (to sys_clk)
                  --------
                   22.346   (28.7% logic, 71.3% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.000        OSC.OSC to     R15C6D.CLK sys_clk
                  --------
                    2.000   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to HelloWorld_inst/ahbl2apb0_inst/lscc_ahbl2apb_inst/SLICE_239:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.000        OSC.OSC to    R16C25D.CLK sys_clk
                  --------
                    2.000   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.780ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/decode_to_execute_PC[6]  (from sys_clk +)
   Destination:    DP8KC      Port           HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/ecp_5.dp.ram_dp_true_be.u_mem/pmi_ram_dp_true_beM8nnnnonessdrr3212409632124096p1981df17_3_3_0(ASIC)  (to sys_clk +)

   Delay:              22.652ns  (29.8% logic, 70.2% route), 22 logic levels.

 Constraint Details:

     22.652ns physical path delay HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_103 to HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/ecp_5.dp.ram_dp_true_be.u_mem/pmi_ram_dp_true_beM8nnnnonessdrr3212409632124096p1981df17_3_3_0 meets
     26.316ns delay constraint less
     -0.133ns skew and
      0.017ns WE_SET requirement (totaling 26.432ns) by 3.780ns

 Physical Path Details:

      Data path HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_103 to HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/ecp_5.dp.ram_dp_true_be.u_mem/pmi_ram_dp_true_beM8nnnnonessdrr3212409632124096p1981df17_3_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R15C6D.CLK to      R15C6D.Q0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_103 (from sys_clk)
ROUTE         4     2.269      R15C6D.Q0 to     R10C22A.D1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/decode_to_execute_PC[6]
CTOF_DEL    ---     0.408     R10C22A.D1 to     R10C22A.F1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_1284
ROUTE         1     0.761     R10C22A.F1 to     R10C22A.A0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/N_652
CTOF_DEL    ---     0.408     R10C22A.A0 to     R10C22A.F0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_1284
ROUTE         4     1.540     R10C22A.F0 to     R14C17B.D0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/_zz_115_[6]
CTOF_DEL    ---     0.408     R14C17B.D0 to     R14C17B.F0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_1893
ROUTE         1     1.258     R14C17B.F0 to     R16C15D.C1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_5_0_RNO_0
C1TOFCO_DE  ---     0.684     R16C15D.C1 to    R16C15D.FCO HelloWorld_inst/SLICE_87
ROUTE         1     0.000    R16C15D.FCO to    R16C16A.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_6
FCITOFCO_D  ---     0.130    R16C16A.FCI to    R16C16A.FCO HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_86
ROUTE         1     0.000    R16C16A.FCO to    R16C16B.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_8
FCITOFCO_D  ---     0.130    R16C16B.FCI to    R16C16B.FCO HelloWorld_inst/SLICE_85
ROUTE         1     0.000    R16C16B.FCO to    R16C16C.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_10
FCITOFCO_D  ---     0.130    R16C16C.FCI to    R16C16C.FCO HelloWorld_inst/SLICE_84
ROUTE         1     0.000    R16C16C.FCO to    R16C16D.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_12
FCITOFCO_D  ---     0.130    R16C16D.FCI to    R16C16D.FCO HelloWorld_inst/SLICE_83
ROUTE         1     0.000    R16C16D.FCO to    R16C17A.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_14
FCITOFCO_D  ---     0.130    R16C17A.FCI to    R16C17A.FCO HelloWorld_inst/SLICE_82
ROUTE         1     0.000    R16C17A.FCO to    R16C17B.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_16
FCITOFCO_D  ---     0.130    R16C17B.FCI to    R16C17B.FCO HelloWorld_inst/SLICE_81
ROUTE         1     0.000    R16C17B.FCO to    R16C17C.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_18
FCITOFCO_D  ---     0.130    R16C17C.FCI to    R16C17C.FCO HelloWorld_inst/SLICE_80
ROUTE         1     0.000    R16C17C.FCO to    R16C17D.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_20
FCITOFCO_D  ---     0.130    R16C17D.FCI to    R16C17D.FCO HelloWorld_inst/SLICE_79
ROUTE         1     0.000    R16C17D.FCO to    R16C18A.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_22
FCITOFCO_D  ---     0.130    R16C18A.FCI to    R16C18A.FCO HelloWorld_inst/SLICE_78
ROUTE         1     0.000    R16C18A.FCO to    R16C18B.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_24
FCITOF0_DE  ---     0.450    R16C18B.FCI to     R16C18B.F0 HelloWorld_inst/SLICE_77
ROUTE         6     1.733     R16C18B.F0 to     R12C24B.C1 HelloWorld_inst/ahbl0_inst_AHBL_M00_interconnect_HADDR_interconnect[25]
CTOF_DEL    ---     0.408     R12C24B.C1 to     R12C24B.F1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_1793
ROUTE         1     0.761     R12C24B.F1 to     R12C24B.A0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk_multiplexor.b_dbus/int_slv_hsel_w_8
CTOF_DEL    ---     0.408     R12C24B.A0 to     R12C24B.F0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_1793
ROUTE         2     0.918     R12C24B.F0 to     R14C25A.C0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk_multiplexor.b_dbus/int_slv_hsel_w_17
CTOF_DEL    ---     0.408     R14C25A.C0 to     R14C25A.F0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_979
ROUTE         3     0.756     R14C25A.F0 to     R16C26B.D1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/int_slv_hsel_w
CTOF_DEL    ---     0.408     R16C26B.D1 to     R16C26B.F1 HelloWorld_inst/SLICE_1393
ROUTE         7     0.636     R16C26B.F1 to     R14C26B.C0 HelloWorld_inst/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_interconnect[1]
CTOF_DEL    ---     0.408     R14C26B.C0 to     R14C26B.F0 HelloWorld_inst/ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/SLICE_1428
ROUTE         9     1.254     R14C26B.F0 to     R14C20D.D1 HelloWorld_inst/ahbl0_inst_AHBL_M00_interconnect_HTRANS_interconnect[1]
CTOF_DEL    ---     0.408     R14C20D.D1 to     R14C20D.F1 HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/SLICE_1069
ROUTE        35     1.249     R14C20D.F1 to     R15C24C.D0 HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/mem1_req_arb_w
CTOF_DEL    ---     0.408     R15C24C.D0 to     R15C24C.F0 HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/SLICE_1832
ROUTE        16     2.766     R15C24C.F0 to  EBR_R20C4.WEB HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/dp_wr_b (to sys_clk)
                  --------
                   22.652   (29.8% logic, 70.2% route), 22 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.000        OSC.OSC to     R15C6D.CLK sys_clk
                  --------
                    2.000   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/ecp_5.dp.ram_dp_true_be.u_mem/pmi_ram_dp_true_beM8nnnnonessdrr3212409632124096p1981df17_3_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.133        OSC.OSC to EBR_R20C4.CLKB sys_clk
                  --------
                    2.133   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.782ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/decode_to_execute_PC[6]  (from sys_clk +)
   Destination:    DP8KC      Port           HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/ecp_5.dp.ram_dp_true_be.u_mem/pmi_ram_dp_true_beM8nnnnonessdrr3212409632124096p1981df17_3_3_0(ASIC)  (to sys_clk +)

   Delay:              22.650ns  (31.5% logic, 68.5% route), 25 logic levels.

 Constraint Details:

     22.650ns physical path delay HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_103 to HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/ecp_5.dp.ram_dp_true_be.u_mem/pmi_ram_dp_true_beM8nnnnonessdrr3212409632124096p1981df17_3_3_0 meets
     26.316ns delay constraint less
     -0.133ns skew and
      0.017ns WE_SET requirement (totaling 26.432ns) by 3.782ns

 Physical Path Details:

      Data path HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_103 to HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/ecp_5.dp.ram_dp_true_be.u_mem/pmi_ram_dp_true_beM8nnnnonessdrr3212409632124096p1981df17_3_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R15C6D.CLK to      R15C6D.Q0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_103 (from sys_clk)
ROUTE         4     2.269      R15C6D.Q0 to     R10C22A.D1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/decode_to_execute_PC[6]
CTOF_DEL    ---     0.408     R10C22A.D1 to     R10C22A.F1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_1284
ROUTE         1     0.761     R10C22A.F1 to     R10C22A.A0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/N_652
CTOF_DEL    ---     0.408     R10C22A.A0 to     R10C22A.F0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_1284
ROUTE         4     1.540     R10C22A.F0 to     R14C17B.D0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/_zz_115_[6]
CTOF_DEL    ---     0.408     R14C17B.D0 to     R14C17B.F0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_1893
ROUTE         1     1.258     R14C17B.F0 to     R16C15D.C1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_5_0_RNO_0
C1TOFCO_DE  ---     0.684     R16C15D.C1 to    R16C15D.FCO HelloWorld_inst/SLICE_87
ROUTE         1     0.000    R16C15D.FCO to    R16C16A.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_6
FCITOFCO_D  ---     0.130    R16C16A.FCI to    R16C16A.FCO HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_86
ROUTE         1     0.000    R16C16A.FCO to    R16C16B.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_8
FCITOFCO_D  ---     0.130    R16C16B.FCI to    R16C16B.FCO HelloWorld_inst/SLICE_85
ROUTE         1     0.000    R16C16B.FCO to    R16C16C.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_10
FCITOFCO_D  ---     0.130    R16C16C.FCI to    R16C16C.FCO HelloWorld_inst/SLICE_84
ROUTE         1     0.000    R16C16C.FCO to    R16C16D.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_12
FCITOFCO_D  ---     0.130    R16C16D.FCI to    R16C16D.FCO HelloWorld_inst/SLICE_83
ROUTE         1     0.000    R16C16D.FCO to    R16C17A.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_14
FCITOFCO_D  ---     0.130    R16C17A.FCI to    R16C17A.FCO HelloWorld_inst/SLICE_82
ROUTE         1     0.000    R16C17A.FCO to    R16C17B.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_16
FCITOFCO_D  ---     0.130    R16C17B.FCI to    R16C17B.FCO HelloWorld_inst/SLICE_81
ROUTE         1     0.000    R16C17B.FCO to    R16C17C.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_18
FCITOFCO_D  ---     0.130    R16C17C.FCI to    R16C17C.FCO HelloWorld_inst/SLICE_80
ROUTE         1     0.000    R16C17C.FCO to    R16C17D.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_20
FCITOFCO_D  ---     0.130    R16C17D.FCI to    R16C17D.FCO HelloWorld_inst/SLICE_79
ROUTE         1     0.000    R16C17D.FCO to    R16C18A.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_22
FCITOFCO_D  ---     0.130    R16C18A.FCI to    R16C18A.FCO HelloWorld_inst/SLICE_78
ROUTE         1     0.000    R16C18A.FCO to    R16C18B.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_24
FCITOFCO_D  ---     0.130    R16C18B.FCI to    R16C18B.FCO HelloWorld_inst/SLICE_77
ROUTE         1     0.000    R16C18B.FCO to    R16C18C.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_26
FCITOFCO_D  ---     0.130    R16C18C.FCI to    R16C18C.FCO HelloWorld_inst/SLICE_76
ROUTE         1     0.000    R16C18C.FCO to    R16C18D.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_28
FCITOFCO_D  ---     0.130    R16C18D.FCI to    R16C18D.FCO HelloWorld_inst/SLICE_75
ROUTE         1     0.000    R16C18D.FCO to    R16C19A.FCI HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/dBusAhbLite3_HADDR_cry_30
FCITOF0_DE  ---     0.450    R16C19A.FCI to     R16C19A.F0 HelloWorld_inst/SLICE_74
ROUTE         8     1.623     R16C19A.F0 to     R12C25C.B1 HelloWorld_inst/ahbl0_inst_AHBL_M00_interconnect_HADDR_interconnect[31]
CTOF_DEL    ---     0.408     R12C25C.B1 to     R12C25C.F1 SLICE_1974
ROUTE         1     0.479     R12C25C.F1 to     R12C24B.D0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk_multiplexor.b_dbus/int_slv_hsel_w_13
CTOF_DEL    ---     0.408     R12C24B.D0 to     R12C24B.F0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_1793
ROUTE         2     0.918     R12C24B.F0 to     R14C25A.C0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk_multiplexor.b_dbus/int_slv_hsel_w_17
CTOF_DEL    ---     0.408     R14C25A.C0 to     R14C25A.F0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_979
ROUTE         3     0.756     R14C25A.F0 to     R16C26B.D1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/int_slv_hsel_w
CTOF_DEL    ---     0.408     R16C26B.D1 to     R16C26B.F1 HelloWorld_inst/SLICE_1393
ROUTE         7     0.636     R16C26B.F1 to     R14C26B.C0 HelloWorld_inst/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_interconnect[1]
CTOF_DEL    ---     0.408     R14C26B.C0 to     R14C26B.F0 HelloWorld_inst/ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/SLICE_1428
ROUTE         9     1.254     R14C26B.F0 to     R14C20D.D1 HelloWorld_inst/ahbl0_inst_AHBL_M00_interconnect_HTRANS_interconnect[1]
CTOF_DEL    ---     0.408     R14C20D.D1 to     R14C20D.F1 HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/SLICE_1069
ROUTE        35     1.249     R14C20D.F1 to     R15C24C.D0 HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/mem1_req_arb_w
CTOF_DEL    ---     0.408     R15C24C.D0 to     R15C24C.F0 HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/SLICE_1832
ROUTE        16     2.766     R15C24C.F0 to  EBR_R20C4.WEB HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/dp_wr_b (to sys_clk)
                  --------
                   22.650   (31.5% logic, 68.5% route), 25 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.i_Riscv_Dbg_IC/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.000        OSC.OSC to     R15C6D.CLK sys_clk
                  --------
                    2.000   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/ecp_5.dp.ram_dp_true_be.u_mem/pmi_ram_dp_true_beM8nnnnonessdrr3212409632124096p1981df17_3_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.133        OSC.OSC to EBR_R20C4.CLKB sys_clk
                  --------
                    2.133   (0.0% logic, 100.0% route), 0 logic levels.

Report:   44.170MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "sys_clk" 38.000000 MHz ; |   38.000 MHz|   44.170 MHz|  22  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 5 clocks:

Clock Domain: sys_clk   Source: OSCH_inst.OSC   Loads: 1018
   Covered under: FREQUENCY NET "sys_clk" 38.000000 MHz ;

   Data transfers from:
   Clock Domain: HelloWorld_inst/gpio1_inst/lscc_gpio_inst/lmmi_rdata_valid_w   Source: HelloWorld_inst/gpio1_inst/lscc_gpio_inst/SLICE_1838.F0
      Covered under: FREQUENCY NET "sys_clk" 38.000000 MHz ;   Transfers: 4

   Clock Domain: HelloWorld_inst/gpio0_inst/lscc_gpio_inst/lmmi_rdata_valid_w   Source: HelloWorld_inst/gpio0_inst/lscc_gpio_inst/genblk2.lscc_apb2lmmi_0/SLICE_266.F1
      Covered under: FREQUENCY NET "sys_clk" 38.000000 MHz ;   Transfers: 8

   Clock Domain: HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/TCK   Source: HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/vex_jtag_bridge_i/genblk2.TCK_buff.CLKO
      Not reported because source and destination domains are unrelated.

Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK   Loads: 36
   No transfer within this clock domain is found

Clock Domain: HelloWorld_inst/gpio1_inst/lscc_gpio_inst/lmmi_rdata_valid_w   Source: HelloWorld_inst/gpio1_inst/lscc_gpio_inst/SLICE_1838.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: HelloWorld_inst/gpio0_inst/lscc_gpio_inst/lmmi_rdata_valid_w   Source: HelloWorld_inst/gpio0_inst/lscc_gpio_inst/genblk2.lscc_apb2lmmi_0/SLICE_266.F1   Loads: 4
   No transfer within this clock domain is found

Clock Domain: HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/TCK   Source: HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/vex_jtag_bridge_i/genblk2.TCK_buff.CLKO   Loads: 44
   No transfer within this clock domain is found


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2900481 paths, 1 nets, and 16452 connections (99.90% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Mon Jun 07 17:29:54 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o propel_soc_impl1.twr -gui -msgset D:/docs/FPGA/propel_soc/promote.xml propel_soc_impl1.ncd propel_soc_impl1.prf 
Design file:     propel_soc_impl1.ncd
Preference file: propel_soc_impl1.prf
Device,speed:    LCMXO3LF-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "sys_clk" 38.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.143ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/dispatcher_dataShifter_CF4[3]  (from sys_clk +)
   Destination:    FF         Data in        HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/dispatcher_dataShifter_CR0_ram_0/RAM0  (to sys_clk +)

   Delay:               0.274ns  (48.5% logic, 51.5% route), 2 logic levels.

 Constraint Details:

      0.274ns physical path delay HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/SLICE_937 to HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/SLICE_193 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.143ns

 Physical Path Details:

      Data path HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/SLICE_937 to HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C24D.CLK to      R9C24D.Q1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/SLICE_937 (from sys_clk)
ROUTE         6     0.141      R9C24D.Q1 to      R8C24C.D0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/tmp1[3]
ZERO_DEL    ---     0.000      R8C24C.D0 to   R8C24C.WADO3 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/dispatcher_dataShifter_CR0_ram_0/SLICE_192
ROUTE         1     0.000   R8C24C.WADO3 to    R8C24A.WAD3 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/dispatcher_dataShifter_CR0_ram_0/WAD3_INT (to sys_clk)
                  --------
                    0.274   (48.5% logic, 51.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/SLICE_937:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.894        OSC.OSC to     R9C24D.CLK sys_clk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.894        OSC.OSC to     R8C24A.WCK sys_clk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.217ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/dispatcher_dataShifter_CF4[0]  (from sys_clk +)
   Destination:    FF         Data in        HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/dispatcher_dataShifter_CR0_ram_0/RAM0  (to sys_clk +)

   Delay:               0.348ns  (38.2% logic, 61.8% route), 2 logic levels.

 Constraint Details:

      0.348ns physical path delay HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/SLICE_936 to HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/SLICE_193 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.217ns

 Physical Path Details:

      Data path HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/SLICE_936 to HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C24C.CLK to      R9C24C.Q0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/SLICE_936 (from sys_clk)
ROUTE        11     0.215      R9C24C.Q0 to      R8C24C.A0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/tmp1[0]
ZERO_DEL    ---     0.000      R8C24C.A0 to   R8C24C.WADO0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/dispatcher_dataShifter_CR0_ram_0/SLICE_192
ROUTE         2     0.000   R8C24C.WADO0 to    R8C24A.WAD0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/dispatcher_dataShifter_CR0_ram_0/WAD0_INT (to sys_clk)
                  --------
                    0.348   (38.2% logic, 61.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/SLICE_936:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.894        OSC.OSC to     R9C24C.CLK sys_clk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.894        OSC.OSC to     R8C24A.WCK sys_clk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.217ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/dispatcher_dataShifter[32]  (from sys_clk +)
   Destination:    FF         Data in        HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/dispatcher_dataShifter_CR0_ram/RAM0  (to sys_clk +)

   Delay:               0.348ns  (38.2% logic, 61.8% route), 2 logic levels.

 Constraint Details:

      0.348ns physical path delay HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/SLICE_938 to HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/SLICE_191 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.217ns

 Physical Path Details:

      Data path HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/SLICE_938 to HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C23B.CLK to      R9C23B.Q1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/SLICE_938 (from sys_clk)
ROUTE         5     0.215      R9C23B.Q1 to      R8C23C.A1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/debug_bus_cmd_payload_data[0]
ZERO_DEL    ---     0.000      R8C23C.A1 to    R8C23C.WDO0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/dispatcher_dataShifter_CR0_ram/SLICE_190
ROUTE         1     0.000    R8C23C.WDO0 to     R8C23A.WD0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/dispatcher_dataShifter_CR0_ram/WD0_INT (to sys_clk)
                  --------
                    0.348   (38.2% logic, 61.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/SLICE_938:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.894        OSC.OSC to     R9C23B.CLK sys_clk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.894        OSC.OSC to     R8C23A.WCK sys_clk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/dispatcher_dataShifter_CF4[2]  (from sys_clk +)
   Destination:    FF         Data in        HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/dispatcher_dataShifter_CR0_ram/RAM0  (to sys_clk +)

   Delay:               0.366ns  (36.3% logic, 63.7% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/SLICE_937 to HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/SLICE_191 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.235ns

 Physical Path Details:

      Data path HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/SLICE_937 to HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C24D.CLK to      R9C24D.Q0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/SLICE_937 (from sys_clk)
ROUTE         8     0.233      R9C24D.Q0 to      R8C23C.C0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/tmp1[2]
ZERO_DEL    ---     0.000      R8C23C.C0 to   R8C23C.WADO2 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/dispatcher_dataShifter_CR0_ram/SLICE_190
ROUTE         1     0.000   R8C23C.WADO2 to    R8C23A.WAD2 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/dispatcher_dataShifter_CR0_ram/WAD2_INT (to sys_clk)
                  --------
                    0.366   (36.3% logic, 63.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/SLICE_937:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.894        OSC.OSC to     R9C24D.CLK sys_clk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.894        OSC.OSC to     R8C23A.WCK sys_clk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.251ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/dispatcher_dataShifter_CF4[3]  (from sys_clk +)
   Destination:    FF         Data in        HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/dispatcher_dataShifter_CR0_ram/RAM0  (to sys_clk +)

   Delay:               0.382ns  (34.8% logic, 65.2% route), 2 logic levels.

 Constraint Details:

      0.382ns physical path delay HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/SLICE_937 to HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/SLICE_191 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.251ns

 Physical Path Details:

      Data path HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/SLICE_937 to HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C24D.CLK to      R9C24D.Q1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/SLICE_937 (from sys_clk)
ROUTE         6     0.249      R9C24D.Q1 to      R8C23C.D0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/tmp1[3]
ZERO_DEL    ---     0.000      R8C23C.D0 to   R8C23C.WADO3 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/dispatcher_dataShifter_CR0_ram/SLICE_190
ROUTE         1     0.000   R8C23C.WADO3 to    R8C23A.WAD3 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/dispatcher_dataShifter_CR0_ram/WAD3_INT (to sys_clk)
                  --------
                    0.382   (34.8% logic, 65.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/SLICE_937:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.894        OSC.OSC to     R9C24D.CLK sys_clk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.894        OSC.OSC to     R8C23A.WCK sys_clk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.300ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/dispatcher_dataShifter[32]  (from sys_clk +)
   Destination:    FF         Data in        HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/dispatcher_dataShifter_CR0_ram_0/RAM0  (to sys_clk +)

   Delay:               0.431ns  (30.9% logic, 69.1% route), 2 logic levels.

 Constraint Details:

      0.431ns physical path delay HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/SLICE_938 to HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/SLICE_193 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.300ns

 Physical Path Details:

      Data path HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/SLICE_938 to HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C23B.CLK to      R9C23B.Q1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/SLICE_938 (from sys_clk)
ROUTE         5     0.298      R9C23B.Q1 to      R8C24C.A1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/debug_bus_cmd_payload_data[0]
ZERO_DEL    ---     0.000      R8C24C.A1 to    R8C24C.WDO0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/dispatcher_dataShifter_CR0_ram_0/SLICE_192
ROUTE         1     0.000    R8C24C.WDO0 to     R8C24A.WD0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/dispatcher_dataShifter_CR0_ram_0/WD0_INT (to sys_clk)
                  --------
                    0.431   (30.9% logic, 69.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/SLICE_938:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.894        OSC.OSC to     R9C23B.CLK sys_clk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.894        OSC.OSC to     R8C24A.WCK sys_clk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/jtagBridge_1_/flowCCByToggle_1_/bufferCC_4_/buffers_0  (from sys_clk +)
   Destination:    FF         Data in        HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/jtagBridge_1_/flowCCByToggle_1_/bufferCC_4_/buffers_1  (to sys_clk +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_1783 to HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_1783 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_1783 to HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_1783:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C26C.CLK to     R19C26C.Q0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_1783 (from sys_clk)
ROUTE         1     0.152     R19C26C.Q0 to     R19C26C.M1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/jtagBridge_1_/flowCCByToggle_1_/bufferCC_4_/buffers_0 (to sys_clk)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_1783:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.894        OSC.OSC to    R19C26C.CLK sys_clk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_1783:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.894        OSC.OSC to    R19C26C.CLK sys_clk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/dispatcher_dataShifter[65]  (from sys_clk +)
   Destination:    FF         Data in        HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/dispatcher_dataShifter[64]  (to sys_clk +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_2093 to HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_2093 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_2093 to HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_2093:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C29A.CLK to     R22C29A.Q1 HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_2093 (from sys_clk)
ROUTE         1     0.152     R22C29A.Q1 to     R22C29A.M0 HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/systemDebugger_1_/dispatcher_dataShifter[65] (to sys_clk)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_2093:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.876        OSC.OSC to    R22C29A.CLK sys_clk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to HelloWorld_inst/cpu0_inst/riscvsmall_inst/SLICE_2093:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.876        OSC.OSC to    R22C29A.CLK sys_clk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/ecp_5.dp.ram_dp_true_be.u_mem/FF_6  (from sys_clk +)
   Destination:    FF         Data in        HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/ecp_5.dp.ram_dp_true_be.u_mem/FF_4  (to sys_clk +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay HelloWorld_inst/SLICE_1066 to HelloWorld_inst/SLICE_1066 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path HelloWorld_inst/SLICE_1066 to HelloWorld_inst/SLICE_1066:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C18B.CLK to     R21C18B.Q0 HelloWorld_inst/SLICE_1066 (from sys_clk)
ROUTE         1     0.152     R21C18B.Q0 to     R21C18B.M1 HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/ecp_5.dp.ram_dp_true_be.u_mem/addr011_ff (to sys_clk)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to HelloWorld_inst/SLICE_1066:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.876        OSC.OSC to    R21C18B.CLK sys_clk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to HelloWorld_inst/SLICE_1066:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.876        OSC.OSC to    R21C18B.CLK sys_clk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/ecp_5.dp.ram_dp_true_be.u_mem/FF_7  (from sys_clk +)
   Destination:    FF         Data in        HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/ecp_5.dp.ram_dp_true_be.u_mem/FF_5  (to sys_clk +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay HelloWorld_inst/SLICE_1065 to HelloWorld_inst/SLICE_1065 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path HelloWorld_inst/SLICE_1065 to HelloWorld_inst/SLICE_1065:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C10C.CLK to     R19C10C.Q0 HelloWorld_inst/SLICE_1065 (from sys_clk)
ROUTE         1     0.152     R19C10C.Q0 to     R19C10C.M1 HelloWorld_inst/sysmem0_inst/lscc_sys_mem_inst/u_lscc_mem0/ecp_5.dp.ram_dp_true_be.u_mem/addr010_ff (to sys_clk)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to HelloWorld_inst/SLICE_1065:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.894        OSC.OSC to    R19C10C.CLK sys_clk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to HelloWorld_inst/SLICE_1065:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.894        OSC.OSC to    R19C10C.CLK sys_clk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "sys_clk" 38.000000 MHz ; |     0.000 ns|     0.143 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 5 clocks:

Clock Domain: sys_clk   Source: OSCH_inst.OSC   Loads: 1018
   Covered under: FREQUENCY NET "sys_clk" 38.000000 MHz ;

   Data transfers from:
   Clock Domain: HelloWorld_inst/gpio1_inst/lscc_gpio_inst/lmmi_rdata_valid_w   Source: HelloWorld_inst/gpio1_inst/lscc_gpio_inst/SLICE_1838.F0
      Covered under: FREQUENCY NET "sys_clk" 38.000000 MHz ;   Transfers: 4

   Clock Domain: HelloWorld_inst/gpio0_inst/lscc_gpio_inst/lmmi_rdata_valid_w   Source: HelloWorld_inst/gpio0_inst/lscc_gpio_inst/genblk2.lscc_apb2lmmi_0/SLICE_266.F1
      Covered under: FREQUENCY NET "sys_clk" 38.000000 MHz ;   Transfers: 8

   Clock Domain: HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/TCK   Source: HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/vex_jtag_bridge_i/genblk2.TCK_buff.CLKO
      Not reported because source and destination domains are unrelated.

Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK   Loads: 36
   No transfer within this clock domain is found

Clock Domain: HelloWorld_inst/gpio1_inst/lscc_gpio_inst/lmmi_rdata_valid_w   Source: HelloWorld_inst/gpio1_inst/lscc_gpio_inst/SLICE_1838.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: HelloWorld_inst/gpio0_inst/lscc_gpio_inst/lmmi_rdata_valid_w   Source: HelloWorld_inst/gpio0_inst/lscc_gpio_inst/genblk2.lscc_apb2lmmi_0/SLICE_266.F1   Loads: 4
   No transfer within this clock domain is found

Clock Domain: HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/TCK   Source: HelloWorld_inst/cpu0_inst/riscvsmall_inst/genblk7.vex_debug/vex_jtag_bridge_i/genblk2.TCK_buff.CLKO   Loads: 44
   No transfer within this clock domain is found


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2900481 paths, 1 nets, and 16452 connections (99.90% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

