Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e38a8c239cb0406cad50e75fa267155b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot HDMI_top_tb_behav xil_defaultlib.HDMI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'ballY' on this module [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sim_1/new/HDMI_top_tb.v:58]
ERROR: [VRFC 10-3180] cannot find port 'ballX' on this module [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sim_1/new/HDMI_top_tb.v:57]
ERROR: [VRFC 10-3180] cannot find port 'PaddlePosition' on this module [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sim_1/new/HDMI_top_tb.v:56]
ERROR: [VRFC 10-3180] cannot find port 'FIFO_Dout' on this module [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sim_1/new/HDMI_top_tb.v:55]
ERROR: [VRFC 10-3180] cannot find port 'clk_250MHz' on this module [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sim_1/new/HDMI_top_tb.v:51]
ERROR: [VRFC 10-3180] cannot find port 'clk_25MHz' on this module [C:/Users/George/Desktop/Github/Bronco Pong/Subsystems/sub_HDMIout_rev1/sub_HDMIout_rev0.srcs/sim_1/new/HDMI_top_tb.v:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
