OpenROAD v2.0-11432-gead3236e5 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/sky130hs/lef/sky130_fd_sc_hs.tlef
[INFO ODB-0223]     Created 11 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/sky130hs/lef/sky130_fd_sc_hs.tlef
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/sky130hs/lef/sky130_fd_sc_hs_merged.lef
[WARNING ODB-0220] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/sky130hs/lef/sky130_fd_sc_hs_merged.lef at line 18.

[INFO ODB-0225]     Created 390 library cells
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/sky130hs/lef/sky130_fd_sc_hs_merged.lef

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
Warning: There are 65 input ports missing set_input_delay.
Warning: There are 3 unconstrained endpoints.
number instances in verilog is 6582
[WARNING IFP-0028] Core area lower left (1.000, 1.000) snapped to (1.440, 3.330).
[INFO IFP-0001] Added 130 rows of 909 site unit with height 1.
[INFO RSZ-0026] Removed 626 buffers.
Default units for flow
 time 1ns
 capacitance 1pF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1nW
 distance 1um
Warning: There are 65 input ports missing set_input_delay.
Warning: There are 3 unconstrained endpoints.

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 80850 u^2 43% utilization.
Elapsed time: 0:01.77[h:]min:sec. CPU time: user 1.74 sys 0.03 (99%). Peak memory: 158264KB.
