#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c64880 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c34f20 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1c65b80 .functor NOT 1, L_0x1c975c0, C4<0>, C4<0>, C4<0>;
L_0x1c97350 .functor XOR 1, L_0x1c97210, L_0x1c972b0, C4<0>, C4<0>;
L_0x1c974b0 .functor XOR 1, L_0x1c97350, L_0x1c97410, C4<0>, C4<0>;
v0x1c8ee20_0 .net *"_ivl_10", 0 0, L_0x1c97410;  1 drivers
v0x1c8ef20_0 .net *"_ivl_12", 0 0, L_0x1c974b0;  1 drivers
v0x1c8f000_0 .net *"_ivl_2", 0 0, L_0x1c91ab0;  1 drivers
v0x1c8f0c0_0 .net *"_ivl_4", 0 0, L_0x1c97210;  1 drivers
v0x1c8f1a0_0 .net *"_ivl_6", 0 0, L_0x1c972b0;  1 drivers
v0x1c8f2d0_0 .net *"_ivl_8", 0 0, L_0x1c97350;  1 drivers
v0x1c8f3b0_0 .net "a", 0 0, v0x1c89970_0;  1 drivers
v0x1c8f450_0 .net "b", 0 0, v0x1c89a10_0;  1 drivers
v0x1c8f4f0_0 .net "c", 0 0, v0x1c89ab0_0;  1 drivers
v0x1c8f590_0 .var "clk", 0 0;
v0x1c8f630_0 .net "d", 0 0, v0x1c89c20_0;  1 drivers
v0x1c8f6d0_0 .net "out_dut", 0 0, L_0x1c96e60;  1 drivers
v0x1c8f770_0 .net "out_ref", 0 0, L_0x1c90630;  1 drivers
v0x1c8f810_0 .var/2u "stats1", 159 0;
v0x1c8f8b0_0 .var/2u "strobe", 0 0;
v0x1c8f950_0 .net "tb_match", 0 0, L_0x1c975c0;  1 drivers
v0x1c8fa10_0 .net "tb_mismatch", 0 0, L_0x1c65b80;  1 drivers
v0x1c8fad0_0 .net "wavedrom_enable", 0 0, v0x1c89d10_0;  1 drivers
v0x1c8fb70_0 .net "wavedrom_title", 511 0, v0x1c89db0_0;  1 drivers
L_0x1c91ab0 .concat [ 1 0 0 0], L_0x1c90630;
L_0x1c97210 .concat [ 1 0 0 0], L_0x1c90630;
L_0x1c972b0 .concat [ 1 0 0 0], L_0x1c96e60;
L_0x1c97410 .concat [ 1 0 0 0], L_0x1c90630;
L_0x1c975c0 .cmp/eeq 1, L_0x1c91ab0, L_0x1c974b0;
S_0x1c4f050 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1c34f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1c4faf0 .functor NOT 1, v0x1c89ab0_0, C4<0>, C4<0>, C4<0>;
L_0x1c66440 .functor NOT 1, v0x1c89a10_0, C4<0>, C4<0>, C4<0>;
L_0x1c8fd80 .functor AND 1, L_0x1c4faf0, L_0x1c66440, C4<1>, C4<1>;
L_0x1c8fe20 .functor NOT 1, v0x1c89c20_0, C4<0>, C4<0>, C4<0>;
L_0x1c8ff50 .functor NOT 1, v0x1c89970_0, C4<0>, C4<0>, C4<0>;
L_0x1c90050 .functor AND 1, L_0x1c8fe20, L_0x1c8ff50, C4<1>, C4<1>;
L_0x1c90130 .functor OR 1, L_0x1c8fd80, L_0x1c90050, C4<0>, C4<0>;
L_0x1c901f0 .functor AND 1, v0x1c89970_0, v0x1c89ab0_0, C4<1>, C4<1>;
L_0x1c902b0 .functor AND 1, L_0x1c901f0, v0x1c89c20_0, C4<1>, C4<1>;
L_0x1c90370 .functor OR 1, L_0x1c90130, L_0x1c902b0, C4<0>, C4<0>;
L_0x1c904e0 .functor AND 1, v0x1c89a10_0, v0x1c89ab0_0, C4<1>, C4<1>;
L_0x1c90550 .functor AND 1, L_0x1c904e0, v0x1c89c20_0, C4<1>, C4<1>;
L_0x1c90630 .functor OR 1, L_0x1c90370, L_0x1c90550, C4<0>, C4<0>;
v0x1c65df0_0 .net *"_ivl_0", 0 0, L_0x1c4faf0;  1 drivers
v0x1c65e90_0 .net *"_ivl_10", 0 0, L_0x1c90050;  1 drivers
v0x1c88160_0 .net *"_ivl_12", 0 0, L_0x1c90130;  1 drivers
v0x1c88220_0 .net *"_ivl_14", 0 0, L_0x1c901f0;  1 drivers
v0x1c88300_0 .net *"_ivl_16", 0 0, L_0x1c902b0;  1 drivers
v0x1c88430_0 .net *"_ivl_18", 0 0, L_0x1c90370;  1 drivers
v0x1c88510_0 .net *"_ivl_2", 0 0, L_0x1c66440;  1 drivers
v0x1c885f0_0 .net *"_ivl_20", 0 0, L_0x1c904e0;  1 drivers
v0x1c886d0_0 .net *"_ivl_22", 0 0, L_0x1c90550;  1 drivers
v0x1c887b0_0 .net *"_ivl_4", 0 0, L_0x1c8fd80;  1 drivers
v0x1c88890_0 .net *"_ivl_6", 0 0, L_0x1c8fe20;  1 drivers
v0x1c88970_0 .net *"_ivl_8", 0 0, L_0x1c8ff50;  1 drivers
v0x1c88a50_0 .net "a", 0 0, v0x1c89970_0;  alias, 1 drivers
v0x1c88b10_0 .net "b", 0 0, v0x1c89a10_0;  alias, 1 drivers
v0x1c88bd0_0 .net "c", 0 0, v0x1c89ab0_0;  alias, 1 drivers
v0x1c88c90_0 .net "d", 0 0, v0x1c89c20_0;  alias, 1 drivers
v0x1c88d50_0 .net "out", 0 0, L_0x1c90630;  alias, 1 drivers
S_0x1c88eb0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1c34f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1c89970_0 .var "a", 0 0;
v0x1c89a10_0 .var "b", 0 0;
v0x1c89ab0_0 .var "c", 0 0;
v0x1c89b80_0 .net "clk", 0 0, v0x1c8f590_0;  1 drivers
v0x1c89c20_0 .var "d", 0 0;
v0x1c89d10_0 .var "wavedrom_enable", 0 0;
v0x1c89db0_0 .var "wavedrom_title", 511 0;
S_0x1c89150 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1c88eb0;
 .timescale -12 -12;
v0x1c893b0_0 .var/2s "count", 31 0;
E_0x1c49f30/0 .event negedge, v0x1c89b80_0;
E_0x1c49f30/1 .event posedge, v0x1c89b80_0;
E_0x1c49f30 .event/or E_0x1c49f30/0, E_0x1c49f30/1;
E_0x1c4a180 .event negedge, v0x1c89b80_0;
E_0x1c319f0 .event posedge, v0x1c89b80_0;
S_0x1c894b0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1c88eb0;
 .timescale -12 -12;
v0x1c896b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c89790 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1c88eb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c89f10 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1c34f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1c90790 .functor NOT 1, v0x1c89970_0, C4<0>, C4<0>, C4<0>;
L_0x1c90800 .functor NOT 1, v0x1c89a10_0, C4<0>, C4<0>, C4<0>;
L_0x1c90890 .functor AND 1, L_0x1c90790, L_0x1c90800, C4<1>, C4<1>;
L_0x1c909a0 .functor AND 1, L_0x1c90890, v0x1c89ab0_0, C4<1>, C4<1>;
L_0x1c90a90 .functor AND 1, L_0x1c909a0, v0x1c89c20_0, C4<1>, C4<1>;
L_0x1c90b50 .functor NOT 1, v0x1c89a10_0, C4<0>, C4<0>, C4<0>;
L_0x1c90c00 .functor AND 1, v0x1c89970_0, L_0x1c90b50, C4<1>, C4<1>;
L_0x1c90cc0 .functor NOT 1, v0x1c89ab0_0, C4<0>, C4<0>, C4<0>;
L_0x1c90e90 .functor AND 1, L_0x1c90c00, L_0x1c90cc0, C4<1>, C4<1>;
L_0x1c90fa0 .functor AND 1, L_0x1c90e90, v0x1c89c20_0, C4<1>, C4<1>;
L_0x1c911d0 .functor OR 1, L_0x1c90a90, L_0x1c90fa0, C4<0>, C4<0>;
L_0x1c91290 .functor AND 1, v0x1c89970_0, v0x1c89a10_0, C4<1>, C4<1>;
L_0x1c91590 .functor NOT 1, v0x1c89ab0_0, C4<0>, C4<0>, C4<0>;
L_0x1c91600 .functor AND 1, L_0x1c91290, L_0x1c91590, C4<1>, C4<1>;
L_0x1c91520 .functor AND 1, L_0x1c91600, v0x1c89c20_0, C4<1>, C4<1>;
L_0x1c917e0 .functor OR 1, L_0x1c911d0, L_0x1c91520, C4<0>, C4<0>;
L_0x1c91980 .functor NOT 1, v0x1c89970_0, C4<0>, C4<0>, C4<0>;
L_0x1c919f0 .functor AND 1, L_0x1c91980, v0x1c89a10_0, C4<1>, C4<1>;
L_0x1c91b50 .functor AND 1, L_0x1c919f0, v0x1c89ab0_0, C4<1>, C4<1>;
L_0x1c91c10 .functor AND 1, L_0x1c91b50, v0x1c89c20_0, C4<1>, C4<1>;
L_0x1c91d80 .functor NOT 1, v0x1c89a10_0, C4<0>, C4<0>, C4<0>;
L_0x1c91df0 .functor AND 1, v0x1c89970_0, L_0x1c91d80, C4<1>, C4<1>;
L_0x1c91f70 .functor AND 1, L_0x1c91df0, v0x1c89ab0_0, C4<1>, C4<1>;
L_0x1c92030 .functor AND 1, L_0x1c91f70, v0x1c89c20_0, C4<1>, C4<1>;
L_0x1c921c0 .functor OR 1, L_0x1c91c10, L_0x1c92030, C4<0>, C4<0>;
L_0x1c922d0 .functor AND 1, v0x1c89970_0, v0x1c89a10_0, C4<1>, C4<1>;
L_0x1c92420 .functor NOT 1, v0x1c89ab0_0, C4<0>, C4<0>, C4<0>;
L_0x1c92490 .functor AND 1, L_0x1c922d0, L_0x1c92420, C4<1>, C4<1>;
L_0x1c92690 .functor AND 1, L_0x1c92490, v0x1c89c20_0, C4<1>, C4<1>;
L_0x1c92750 .functor OR 1, L_0x1c921c0, L_0x1c92690, C4<0>, C4<0>;
L_0x1c92960 .functor AND 1, v0x1c89970_0, v0x1c89a10_0, C4<1>, C4<1>;
L_0x1c929d0 .functor AND 1, L_0x1c92960, v0x1c89ab0_0, C4<1>, C4<1>;
L_0x1c92ba0 .functor AND 1, L_0x1c929d0, v0x1c89c20_0, C4<1>, C4<1>;
L_0x1c92c60 .functor OR 1, L_0x1c92750, L_0x1c92ba0, C4<0>, C4<0>;
L_0x1c92e90 .functor NOT 1, v0x1c89970_0, C4<0>, C4<0>, C4<0>;
L_0x1c92f00 .functor AND 1, L_0x1c92e90, v0x1c89a10_0, C4<1>, C4<1>;
L_0x1c930f0 .functor AND 1, L_0x1c92f00, v0x1c89ab0_0, C4<1>, C4<1>;
L_0x1c931b0 .functor NOT 1, v0x1c89c20_0, C4<0>, C4<0>, C4<0>;
L_0x1c92fc0 .functor AND 1, L_0x1c930f0, L_0x1c931b0, C4<1>, C4<1>;
L_0x1c93360 .functor NOT 1, v0x1c89a10_0, C4<0>, C4<0>, C4<0>;
L_0x1c93520 .functor AND 1, v0x1c89970_0, L_0x1c93360, C4<1>, C4<1>;
L_0x1c935e0 .functor AND 1, L_0x1c93520, v0x1c89ab0_0, C4<1>, C4<1>;
L_0x1c93800 .functor AND 1, L_0x1c935e0, v0x1c89c20_0, C4<1>, C4<1>;
L_0x1c938c0 .functor OR 1, L_0x1c92fc0, L_0x1c93800, C4<0>, C4<0>;
L_0x1c93b40 .functor AND 1, v0x1c89970_0, v0x1c89a10_0, C4<1>, C4<1>;
L_0x1c93bb0 .functor AND 1, L_0x1c93b40, v0x1c89ab0_0, C4<1>, C4<1>;
L_0x1c93df0 .functor AND 1, L_0x1c93bb0, v0x1c89c20_0, C4<1>, C4<1>;
L_0x1c940c0 .functor OR 1, L_0x1c938c0, L_0x1c93df0, C4<0>, C4<0>;
L_0x1c94360 .functor NOT 1, v0x1c89970_0, C4<0>, C4<0>, C4<0>;
L_0x1c945e0 .functor NOT 1, v0x1c89a10_0, C4<0>, C4<0>, C4<0>;
L_0x1c94a00 .functor AND 1, L_0x1c94360, L_0x1c945e0, C4<1>, C4<1>;
L_0x1c94b10 .functor NOT 1, v0x1c89ab0_0, C4<0>, C4<0>, C4<0>;
L_0x1c94d30 .functor AND 1, L_0x1c94a00, L_0x1c94b10, C4<1>, C4<1>;
L_0x1c94e40 .functor NOT 1, v0x1c89c20_0, C4<0>, C4<0>, C4<0>;
L_0x1c95070 .functor AND 1, L_0x1c94d30, L_0x1c94e40, C4<1>, C4<1>;
L_0x1c95180 .functor NOT 1, v0x1c89970_0, C4<0>, C4<0>, C4<0>;
L_0x1c953c0 .functor AND 1, L_0x1c95180, v0x1c89a10_0, C4<1>, C4<1>;
L_0x1c95480 .functor NOT 1, v0x1c89ab0_0, C4<0>, C4<0>, C4<0>;
L_0x1c956d0 .functor AND 1, L_0x1c953c0, L_0x1c95480, C4<1>, C4<1>;
L_0x1c957e0 .functor NOT 1, v0x1c89c20_0, C4<0>, C4<0>, C4<0>;
L_0x1c95a40 .functor AND 1, L_0x1c956d0, L_0x1c957e0, C4<1>, C4<1>;
L_0x1c95b50 .functor OR 1, L_0x1c95070, L_0x1c95a40, C4<0>, C4<0>;
L_0x1c95e60 .functor NOT 1, v0x1c89a10_0, C4<0>, C4<0>, C4<0>;
L_0x1c95ed0 .functor AND 1, v0x1c89970_0, L_0x1c95e60, C4<1>, C4<1>;
L_0x1c961a0 .functor NOT 1, v0x1c89ab0_0, C4<0>, C4<0>, C4<0>;
L_0x1c96210 .functor AND 1, L_0x1c95ed0, L_0x1c961a0, C4<1>, C4<1>;
L_0x1c96540 .functor NOT 1, v0x1c89c20_0, C4<0>, C4<0>, C4<0>;
L_0x1c965b0 .functor AND 1, L_0x1c96210, L_0x1c96540, C4<1>, C4<1>;
L_0x1c968f0 .functor OR 1, L_0x1c95b50, L_0x1c965b0, C4<0>, C4<0>;
L_0x1c96a00 .functor OR 1, L_0x1c917e0, L_0x1c92c60, C4<0>, C4<0>;
L_0x1c96d50 .functor OR 1, L_0x1c96a00, L_0x1c940c0, C4<0>, C4<0>;
L_0x1c96e60 .functor OR 1, L_0x1c96d50, L_0x1c968f0, C4<0>, C4<0>;
v0x1c8a200_0 .net *"_ivl_0", 0 0, L_0x1c90790;  1 drivers
v0x1c8a2e0_0 .net *"_ivl_10", 0 0, L_0x1c90b50;  1 drivers
v0x1c8a3c0_0 .net *"_ivl_100", 0 0, L_0x1c94a00;  1 drivers
v0x1c8a4b0_0 .net *"_ivl_102", 0 0, L_0x1c94b10;  1 drivers
v0x1c8a590_0 .net *"_ivl_104", 0 0, L_0x1c94d30;  1 drivers
v0x1c8a6c0_0 .net *"_ivl_106", 0 0, L_0x1c94e40;  1 drivers
v0x1c8a7a0_0 .net *"_ivl_108", 0 0, L_0x1c95070;  1 drivers
v0x1c8a880_0 .net *"_ivl_110", 0 0, L_0x1c95180;  1 drivers
v0x1c8a960_0 .net *"_ivl_112", 0 0, L_0x1c953c0;  1 drivers
v0x1c8aa40_0 .net *"_ivl_114", 0 0, L_0x1c95480;  1 drivers
v0x1c8ab20_0 .net *"_ivl_116", 0 0, L_0x1c956d0;  1 drivers
v0x1c8ac00_0 .net *"_ivl_118", 0 0, L_0x1c957e0;  1 drivers
v0x1c8ace0_0 .net *"_ivl_12", 0 0, L_0x1c90c00;  1 drivers
v0x1c8adc0_0 .net *"_ivl_120", 0 0, L_0x1c95a40;  1 drivers
v0x1c8aea0_0 .net *"_ivl_122", 0 0, L_0x1c95b50;  1 drivers
v0x1c8af80_0 .net *"_ivl_124", 0 0, L_0x1c95e60;  1 drivers
v0x1c8b060_0 .net *"_ivl_126", 0 0, L_0x1c95ed0;  1 drivers
v0x1c8b250_0 .net *"_ivl_128", 0 0, L_0x1c961a0;  1 drivers
v0x1c8b330_0 .net *"_ivl_130", 0 0, L_0x1c96210;  1 drivers
v0x1c8b410_0 .net *"_ivl_132", 0 0, L_0x1c96540;  1 drivers
v0x1c8b4f0_0 .net *"_ivl_134", 0 0, L_0x1c965b0;  1 drivers
v0x1c8b5d0_0 .net *"_ivl_138", 0 0, L_0x1c96a00;  1 drivers
v0x1c8b6b0_0 .net *"_ivl_14", 0 0, L_0x1c90cc0;  1 drivers
v0x1c8b790_0 .net *"_ivl_140", 0 0, L_0x1c96d50;  1 drivers
v0x1c8b870_0 .net *"_ivl_16", 0 0, L_0x1c90e90;  1 drivers
v0x1c8b950_0 .net *"_ivl_18", 0 0, L_0x1c90fa0;  1 drivers
v0x1c8ba30_0 .net *"_ivl_2", 0 0, L_0x1c90800;  1 drivers
v0x1c8bb10_0 .net *"_ivl_20", 0 0, L_0x1c911d0;  1 drivers
v0x1c8bbf0_0 .net *"_ivl_22", 0 0, L_0x1c91290;  1 drivers
v0x1c8bcd0_0 .net *"_ivl_24", 0 0, L_0x1c91590;  1 drivers
v0x1c8bdb0_0 .net *"_ivl_26", 0 0, L_0x1c91600;  1 drivers
v0x1c8be90_0 .net *"_ivl_28", 0 0, L_0x1c91520;  1 drivers
v0x1c8bf70_0 .net *"_ivl_32", 0 0, L_0x1c91980;  1 drivers
v0x1c8c260_0 .net *"_ivl_34", 0 0, L_0x1c919f0;  1 drivers
v0x1c8c340_0 .net *"_ivl_36", 0 0, L_0x1c91b50;  1 drivers
v0x1c8c420_0 .net *"_ivl_38", 0 0, L_0x1c91c10;  1 drivers
v0x1c8c500_0 .net *"_ivl_4", 0 0, L_0x1c90890;  1 drivers
v0x1c8c5e0_0 .net *"_ivl_40", 0 0, L_0x1c91d80;  1 drivers
v0x1c8c6c0_0 .net *"_ivl_42", 0 0, L_0x1c91df0;  1 drivers
v0x1c8c7a0_0 .net *"_ivl_44", 0 0, L_0x1c91f70;  1 drivers
v0x1c8c880_0 .net *"_ivl_46", 0 0, L_0x1c92030;  1 drivers
v0x1c8c960_0 .net *"_ivl_48", 0 0, L_0x1c921c0;  1 drivers
v0x1c8ca40_0 .net *"_ivl_50", 0 0, L_0x1c922d0;  1 drivers
v0x1c8cb20_0 .net *"_ivl_52", 0 0, L_0x1c92420;  1 drivers
v0x1c8cc00_0 .net *"_ivl_54", 0 0, L_0x1c92490;  1 drivers
v0x1c8cce0_0 .net *"_ivl_56", 0 0, L_0x1c92690;  1 drivers
v0x1c8cdc0_0 .net *"_ivl_58", 0 0, L_0x1c92750;  1 drivers
v0x1c8cea0_0 .net *"_ivl_6", 0 0, L_0x1c909a0;  1 drivers
v0x1c8cf80_0 .net *"_ivl_60", 0 0, L_0x1c92960;  1 drivers
v0x1c8d060_0 .net *"_ivl_62", 0 0, L_0x1c929d0;  1 drivers
v0x1c8d140_0 .net *"_ivl_64", 0 0, L_0x1c92ba0;  1 drivers
v0x1c8d220_0 .net *"_ivl_68", 0 0, L_0x1c92e90;  1 drivers
v0x1c8d300_0 .net *"_ivl_70", 0 0, L_0x1c92f00;  1 drivers
v0x1c8d3e0_0 .net *"_ivl_72", 0 0, L_0x1c930f0;  1 drivers
v0x1c8d4c0_0 .net *"_ivl_74", 0 0, L_0x1c931b0;  1 drivers
v0x1c8d5a0_0 .net *"_ivl_76", 0 0, L_0x1c92fc0;  1 drivers
v0x1c8d680_0 .net *"_ivl_78", 0 0, L_0x1c93360;  1 drivers
v0x1c8d760_0 .net *"_ivl_8", 0 0, L_0x1c90a90;  1 drivers
v0x1c8d840_0 .net *"_ivl_80", 0 0, L_0x1c93520;  1 drivers
v0x1c8d920_0 .net *"_ivl_82", 0 0, L_0x1c935e0;  1 drivers
v0x1c8da00_0 .net *"_ivl_84", 0 0, L_0x1c93800;  1 drivers
v0x1c8dae0_0 .net *"_ivl_86", 0 0, L_0x1c938c0;  1 drivers
v0x1c8dbc0_0 .net *"_ivl_88", 0 0, L_0x1c93b40;  1 drivers
v0x1c8dca0_0 .net *"_ivl_90", 0 0, L_0x1c93bb0;  1 drivers
v0x1c8dd80_0 .net *"_ivl_92", 0 0, L_0x1c93df0;  1 drivers
v0x1c8e270_0 .net *"_ivl_96", 0 0, L_0x1c94360;  1 drivers
v0x1c8e350_0 .net *"_ivl_98", 0 0, L_0x1c945e0;  1 drivers
v0x1c8e430_0 .net "a", 0 0, v0x1c89970_0;  alias, 1 drivers
v0x1c8e4d0_0 .net "b", 0 0, v0x1c89a10_0;  alias, 1 drivers
v0x1c8e5c0_0 .net "c", 0 0, v0x1c89ab0_0;  alias, 1 drivers
v0x1c8e6b0_0 .net "d", 0 0, v0x1c89c20_0;  alias, 1 drivers
v0x1c8e7a0_0 .net "out", 0 0, L_0x1c96e60;  alias, 1 drivers
v0x1c8e860_0 .net "term1", 0 0, L_0x1c917e0;  1 drivers
v0x1c8e920_0 .net "term2", 0 0, L_0x1c92c60;  1 drivers
v0x1c8e9e0_0 .net "term3", 0 0, L_0x1c940c0;  1 drivers
v0x1c8eaa0_0 .net "term4", 0 0, L_0x1c968f0;  1 drivers
S_0x1c8ec00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1c34f20;
 .timescale -12 -12;
E_0x1c49cd0 .event anyedge, v0x1c8f8b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c8f8b0_0;
    %nor/r;
    %assign/vec4 v0x1c8f8b0_0, 0;
    %wait E_0x1c49cd0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c88eb0;
T_3 ;
    %fork t_1, S_0x1c89150;
    %jmp t_0;
    .scope S_0x1c89150;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1c893b0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c89c20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c89ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c89a10_0, 0;
    %assign/vec4 v0x1c89970_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c319f0;
    %load/vec4 v0x1c893b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1c893b0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1c89c20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c89ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c89a10_0, 0;
    %assign/vec4 v0x1c89970_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1c4a180;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1c89790;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c49f30;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1c89970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c89a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c89ab0_0, 0;
    %assign/vec4 v0x1c89c20_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1c88eb0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1c34f20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8f590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8f8b0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1c34f20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c8f590_0;
    %inv;
    %store/vec4 v0x1c8f590_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1c34f20;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c89b80_0, v0x1c8fa10_0, v0x1c8f3b0_0, v0x1c8f450_0, v0x1c8f4f0_0, v0x1c8f630_0, v0x1c8f770_0, v0x1c8f6d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1c34f20;
T_7 ;
    %load/vec4 v0x1c8f810_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1c8f810_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c8f810_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1c8f810_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c8f810_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c8f810_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c8f810_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1c34f20;
T_8 ;
    %wait E_0x1c49f30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c8f810_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c8f810_0, 4, 32;
    %load/vec4 v0x1c8f950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1c8f810_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c8f810_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c8f810_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c8f810_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1c8f770_0;
    %load/vec4 v0x1c8f770_0;
    %load/vec4 v0x1c8f6d0_0;
    %xor;
    %load/vec4 v0x1c8f770_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1c8f810_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c8f810_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1c8f810_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c8f810_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/kmap2/iter5/response3/top_module.sv";
