{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742506507771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742506507771 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 20 18:35:07 2025 " "Processing started: Thu Mar 20 18:35:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742506507771 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742506507771 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off naurosync -c naurosync " "Command: quartus_map --read_settings_files=on --write_settings_files=off naurosync -c naurosync" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742506507771 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742506508101 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742506508101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1 " "Found entity 1: mux_4x1" {  } { { "../mux4_1.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/mux4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742506515671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742506515671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/memorialeds3.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/memorialeds3.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaLEDs3 " "Found entity 1: memoriaLEDs3" {  } { { "../memoriaLEDs3.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/memoriaLEDs3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742506515673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742506515673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/memorialeds2.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/memorialeds2.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaLEDs2 " "Found entity 1: memoriaLEDs2" {  } { { "../memoriaLEDs2.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/memoriaLEDs2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742506515673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742506515673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/memorialeds1.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/memorialeds1.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaLEDs1 " "Found entity 1: memoriaLEDs1" {  } { { "../memoriaLEDs1.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/memoriaLEDs1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742506515673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742506515673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/memorialeds0.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/memorialeds0.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaLEDs0 " "Found entity 1: memoriaLEDs0" {  } { { "../memoriaLEDs0.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/memoriaLEDs0.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742506515673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742506515673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/memoria3.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/memoria3.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria3 " "Found entity 1: memoria3" {  } { { "../memoria3.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/memoria3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742506515681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742506515681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/memoria2.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/memoria2.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria2 " "Found entity 1: memoria2" {  } { { "../memoria2.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/memoria2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742506515681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742506515681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/memoria1.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/memoria1.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria1 " "Found entity 1: memoria1" {  } { { "../memoria1.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/memoria1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742506515681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742506515681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/memoria0.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/memoria0.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria0 " "Found entity 1: memoria0" {  } { { "../memoria0.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/memoria0.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742506515687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742506515687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/contadormaismenos.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/contadormaismenos.v" { { "Info" "ISGN_ENTITY_NAME" "1 contadorMaisMenos " "Found entity 1: contadorMaisMenos" {  } { { "../contadorMaisMenos.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/contadorMaisMenos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742506515687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742506515687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/divisorclock.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/divisorclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisorClock " "Found entity 1: divisorClock" {  } { { "../divisorClock.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/divisorClock.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742506515690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742506515690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/displaymem.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/displaymem.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayMem " "Found entity 1: displayMem" {  } { { "../displayMem.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/displayMem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742506515690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742506515690 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "binaryTObcd.v(17) " "Verilog HDL information at binaryTObcd.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "../binaryTObcd.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/binaryTObcd.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1742506515690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/binarytobcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/binarytobcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binaryTObcd " "Found entity 1: binaryTObcd" {  } { { "../binaryTObcd.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/binaryTObcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742506515690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742506515690 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "unidade_controle.v(94) " "Verilog HDL information at unidade_controle.v(94): always construct contains both blocking and non-blocking assignments" {  } { { "../unidade_controle.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/unidade_controle.v" 94 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1742506515690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/unidade_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/unidade_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_controle " "Found entity 1: unidade_controle" {  } { { "../unidade_controle.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/unidade_controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742506515690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742506515690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/tb1.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/tb1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb1 " "Found entity 1: tb1" {  } { { "../tb1.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/tb1.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742506515690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742506515690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/somador.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/somador.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "../somador.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/somador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742506515690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742506515690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/registrador_4.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/registrador_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_4 " "Found entity 1: registrador_4" {  } { { "../registrador_4.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/registrador_4.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742506515701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742506515701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/registrador_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/registrador_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_1 " "Found entity 1: registrador_1" {  } { { "../registrador_1.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/registrador_1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742506515703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742506515703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/neurosync.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/neurosync.v" { { "Info" "ISGN_ENTITY_NAME" "1 neurosync " "Found entity 1: neurosync" {  } { { "../neurosync.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/neurosync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742506515705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742506515705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/hexa7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/hexa7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexa7seg " "Found entity 1: hexa7seg" {  } { { "../hexa7seg.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/hexa7seg.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742506515705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742506515705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/full_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/full_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_edge_detector " "Found entity 1: full_edge_detector" {  } { { "../full_edge_detector.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/full_edge_detector.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742506515705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742506515705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/fluxo_dados.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/fluxo_dados.v" { { "Info" "ISGN_ENTITY_NAME" "1 fluxo_dados " "Found entity 1: fluxo_dados" {  } { { "../fluxo_dados.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742506515711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742506515711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "../edge_detector.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/edge_detector.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742506515711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742506515711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/decodificadoracertos.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/decodificadoracertos.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificadorAcertos " "Found entity 1: decodificadorAcertos" {  } { { "../decodificadorAcertos.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/decodificadorAcertos.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742506515711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742506515711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/contador_m.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/contador_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_m " "Found entity 1: contador_m" {  } { { "../contador_m.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/contador_m.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742506515711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742506515711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/contador_163.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/contador_163.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_163 " "Found entity 1: contador_163" {  } { { "../contador_163.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/contador_163.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742506515711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742506515711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/comparador_85.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/comparador_85.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_85 " "Found entity 1: comparador_85" {  } { { "../comparador_85.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/comparador_85.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742506515711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742506515711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/bigand.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/bigand.v" { { "Info" "ISGN_ENTITY_NAME" "1 bigAND " "Found entity 1: bigAND" {  } { { "../bigAND.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/bigAND.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742506515721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742506515721 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "acertoAnterior fluxo_dados.v(421) " "Verilog HDL Implicit Net warning at fluxo_dados.v(421): created implicit net for \"acertoAnterior\"" {  } { { "../fluxo_dados.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 421 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742506515721 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "neurosync " "Elaborating entity \"neurosync\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742506516021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_controle unidade_controle:UC " "Elaborating entity \"unidade_controle\" for hierarchy \"unidade_controle:UC\"" {  } { { "../neurosync.v" "UC" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/neurosync.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742506516301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fluxo_dados fluxo_dados:FD " "Elaborating entity \"fluxo_dados\" for hierarchy \"fluxo_dados:FD\"" {  } { { "../neurosync.v" "FD" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/neurosync.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742506516321 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "acertoAnterior fluxo_dados.v(421) " "Verilog HDL or VHDL warning at fluxo_dados.v(421): object \"acertoAnterior\" assigned a value but never read" {  } { { "../fluxo_dados.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 421 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742506516353 "|neurosync|fluxo_dados:FD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 fluxo_dados.v(421) " "Verilog HDL assignment warning at fluxo_dados.v(421): truncated value with size 4 to match size of target (1)" {  } { { "../fluxo_dados.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742506516353 "|neurosync|fluxo_dados:FD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector fluxo_dados:FD\|edge_detector:detectorMais " "Elaborating entity \"edge_detector\" for hierarchy \"fluxo_dados:FD\|edge_detector:detectorMais\"" {  } { { "../fluxo_dados.v" "detectorMais" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742506516361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorMaisMenos fluxo_dados:FD\|contadorMaisMenos:contadorModo " "Elaborating entity \"contadorMaisMenos\" for hierarchy \"fluxo_dados:FD\|contadorMaisMenos:contadorModo\"" {  } { { "../fluxo_dados.v" "contadorModo" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742506516385 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 contadorMaisMenos.v(14) " "Verilog HDL assignment warning at contadorMaisMenos.v(14): truncated value with size 32 to match size of target (2)" {  } { { "../contadorMaisMenos.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/contadorMaisMenos.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742506516385 "|neurosync|fluxo_dados:FD|contadorMaisMenos:contadorModo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 contadorMaisMenos.v(16) " "Verilog HDL assignment warning at contadorMaisMenos.v(16): truncated value with size 32 to match size of target (2)" {  } { { "../contadorMaisMenos.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/contadorMaisMenos.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742506516385 "|neurosync|fluxo_dados:FD|contadorMaisMenos:contadorModo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorClock fluxo_dados:FD\|divisorClock:divisorClock " "Elaborating entity \"divisorClock\" for hierarchy \"fluxo_dados:FD\|divisorClock:divisorClock\"" {  } { { "../fluxo_dados.v" "divisorClock" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742506516396 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divisorClock.v(20) " "Verilog HDL assignment warning at divisorClock.v(20): truncated value with size 32 to match size of target (10)" {  } { { "../divisorClock.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/divisorClock.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742506516410 "|neurosync|fluxo_dados:FD|divisorClock:divisorClock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m fluxo_dados:FD\|contador_m:contadorTimeout " "Elaborating entity \"contador_m\" for hierarchy \"fluxo_dados:FD\|contador_m:contadorTimeout\"" {  } { { "../fluxo_dados.v" "contadorTimeout" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742506516410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador fluxo_dados:FD\|somador:subtratorTimer7Seg " "Elaborating entity \"somador\" for hierarchy \"fluxo_dados:FD\|somador:subtratorTimer7Seg\"" {  } { { "../fluxo_dados.v" "subtratorTimer7Seg" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742506516426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binaryTObcd fluxo_dados:FD\|binaryTObcd:binaryTObcd " "Elaborating entity \"binaryTObcd\" for hierarchy \"fluxo_dados:FD\|binaryTObcd:binaryTObcd\"" {  } { { "../fluxo_dados.v" "binaryTObcd" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742506516446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayMem fluxo_dados:FD\|displayMem:displayMem " "Elaborating entity \"displayMem\" for hierarchy \"fluxo_dados:FD\|displayMem:displayMem\"" {  } { { "../fluxo_dados.v" "displayMem" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742506516515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m fluxo_dados:FD\|contador_m:contadorLedsON " "Elaborating entity \"contador_m\" for hierarchy \"fluxo_dados:FD\|contador_m:contadorLedsON\"" {  } { { "../fluxo_dados.v" "contadorLedsON" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742506516629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m fluxo_dados:FD\|contador_m:contadorPiscadas " "Elaborating entity \"contador_m\" for hierarchy \"fluxo_dados:FD\|contador_m:contadorPiscadas\"" {  } { { "../fluxo_dados.v" "contadorPiscadas" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742506516641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_163 fluxo_dados:FD\|contador_163:contadorS " "Elaborating entity \"contador_163\" for hierarchy \"fluxo_dados:FD\|contador_163:contadorS\"" {  } { { "../fluxo_dados.v" "contadorS" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742506516661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificadorAcertos fluxo_dados:FD\|decodificadorAcertos:decodificadorAcertos " "Elaborating entity \"decodificadorAcertos\" for hierarchy \"fluxo_dados:FD\|decodificadorAcertos:decodificadorAcertos\"" {  } { { "../fluxo_dados.v" "decodificadorAcertos" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742506516669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_85 fluxo_dados:FD\|comparador_85:comparador_jogadaAtual_acertoAnterior " "Elaborating entity \"comparador_85\" for hierarchy \"fluxo_dados:FD\|comparador_85:comparador_jogadaAtual_acertoAnterior\"" {  } { { "../fluxo_dados.v" "comparador_jogadaAtual_acertoAnterior" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742506516681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaLEDs0 fluxo_dados:FD\|memoriaLEDs0:memoria_LEDs0 " "Elaborating entity \"memoriaLEDs0\" for hierarchy \"fluxo_dados:FD\|memoriaLEDs0:memoria_LEDs0\"" {  } { { "../fluxo_dados.v" "memoria_LEDs0" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742506516691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaLEDs1 fluxo_dados:FD\|memoriaLEDs1:memoria_LEDs1 " "Elaborating entity \"memoriaLEDs1\" for hierarchy \"fluxo_dados:FD\|memoriaLEDs1:memoria_LEDs1\"" {  } { { "../fluxo_dados.v" "memoria_LEDs1" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742506516705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaLEDs3 fluxo_dados:FD\|memoriaLEDs3:memoria_LEDs3 " "Elaborating entity \"memoriaLEDs3\" for hierarchy \"fluxo_dados:FD\|memoriaLEDs3:memoria_LEDs3\"" {  } { { "../fluxo_dados.v" "memoria_LEDs3" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742506516737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria0 fluxo_dados:FD\|memoria0:memoria0 " "Elaborating entity \"memoria0\" for hierarchy \"fluxo_dados:FD\|memoria0:memoria0\"" {  } { { "../fluxo_dados.v" "memoria0" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742506516744 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "memoria0.v(10) " "Verilog HDL Case Statement information at memoria0.v(10): all case item expressions in this case statement are onehot" {  } { { "../memoria0.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/memoria0.v" 10 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742506516744 "|neurosync|fluxo_dados:FD|memoria0:memoria0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria1 fluxo_dados:FD\|memoria1:memoria1 " "Elaborating entity \"memoria1\" for hierarchy \"fluxo_dados:FD\|memoria1:memoria1\"" {  } { { "../fluxo_dados.v" "memoria1" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742506516754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria2 fluxo_dados:FD\|memoria2:memoria2 " "Elaborating entity \"memoria2\" for hierarchy \"fluxo_dados:FD\|memoria2:memoria2\"" {  } { { "../fluxo_dados.v" "memoria2" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742506516777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria3 fluxo_dados:FD\|memoria3:memoria3 " "Elaborating entity \"memoria3\" for hierarchy \"fluxo_dados:FD\|memoria3:memoria3\"" {  } { { "../fluxo_dados.v" "memoria3" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742506516783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1 fluxo_dados:FD\|mux_4x1:muxLEDS " "Elaborating entity \"mux_4x1\" for hierarchy \"fluxo_dados:FD\|mux_4x1:muxLEDS\"" {  } { { "../fluxo_dados.v" "muxLEDS" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742506516790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_4 fluxo_dados:FD\|registrador_4:registrador " "Elaborating entity \"registrador_4\" for hierarchy \"fluxo_dados:FD\|registrador_4:registrador\"" {  } { { "../fluxo_dados.v" "registrador" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742506516801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bigAND fluxo_dados:FD\|bigAND:expectedANDbotoes " "Elaborating entity \"bigAND\" for hierarchy \"fluxo_dados:FD\|bigAND:expectedANDbotoes\"" {  } { { "../fluxo_dados.v" "expectedANDbotoes" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742506516814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_1 fluxo_dados:FD\|registrador_1:registradorTimeout " "Elaborating entity \"registrador_1\" for hierarchy \"fluxo_dados:FD\|registrador_1:registradorTimeout\"" {  } { { "../fluxo_dados.v" "registradorTimeout" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742506516831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa7seg fluxo_dados:FD\|hexa7seg:hex3_converter " "Elaborating entity \"hexa7seg\" for hierarchy \"fluxo_dados:FD\|hexa7seg:hex3_converter\"" {  } { { "../fluxo_dados.v" "hex3_converter" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742506516846 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "memoria_LEDs2 memoria_LEDs2 " "Node instance \"memoria_LEDs2\" instantiates undefined entity \"memoria_LEDs2\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../fluxo_dados.v" "memoria_LEDs2" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 269 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1742506516862 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/Quartus/output_files/naurosync.map.smsg " "Generated suppressed messages file C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/Quartus/output_files/naurosync.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742506516931 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742506516980 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 20 18:35:16 2025 " "Processing ended: Thu Mar 20 18:35:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742506516980 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742506516980 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742506516980 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742506516980 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742506517604 ""}
