Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Jul 11 19:34:34 2020
| Host         : DESKTOP-T839HQ8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mb_design_wrapper_timing_summary_routed.rpt -pb mb_design_wrapper_timing_summary_routed.pb -rpx mb_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : mb_design_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 55 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -67.658    -1184.662                    388                13438        0.011        0.000                      0                13438        3.000        0.000                       0                  5183  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                        ------------       ----------      --------------
mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clock                                                    {0.000 5.000}      10.000          100.000         
  clk_out1_mb_design_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
  clkfbout_mb_design_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         12.910        0.000                      0                  309        0.119        0.000                      0                  309       15.686        0.000                       0                   313  
mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       10.322        0.000                      0                  105        0.263        0.000                      0                  105       16.166        0.000                       0                    97  
sys_clock                                                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out1_mb_design_clk_wiz_1_0                                 -67.658    -1184.662                    388                13024        0.011        0.000                      0                13024        3.750        0.000                       0                  4769  
  clkfbout_mb_design_clk_wiz_1_0                                                                                                                                                                               7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       12.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.910ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.470ns  (logic 0.699ns (20.142%)  route 2.771ns (79.858%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 36.601 - 33.333 ) 
    Source Clock Delay      (SCD):    3.644ns = ( 20.310 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=312, routed)         1.612    20.310    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X48Y74         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.459    20.769 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.831    21.600    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X49Y73         LUT6 (Prop_lut6_I0_O)        0.124    21.724 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.558    23.282    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.116    23.398 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.382    23.780    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[0]
    SLICE_X38Y55         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=312, routed)         1.515    36.601    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y55         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.359    36.960    
                         clock uncertainty           -0.035    36.924    
    SLICE_X38Y55         FDCE (Setup_fdce_C_D)       -0.234    36.690    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.690    
                         arrival time                         -23.780    
  -------------------------------------------------------------------
                         slack                                 12.910    

Slack (MET) :             13.355ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.340ns  (logic 0.707ns (21.167%)  route 2.633ns (78.833%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 36.601 - 33.333 ) 
    Source Clock Delay      (SCD):    3.644ns = ( 20.310 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=312, routed)         1.612    20.310    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X48Y74         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.459    20.769 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.831    21.600    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X49Y73         LUT6 (Prop_lut6_I0_O)        0.124    21.724 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.802    23.526    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X38Y55         LUT6 (Prop_lut6_I0_O)        0.124    23.650 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    23.650    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[4]
    SLICE_X38Y55         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=312, routed)         1.515    36.601    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y55         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.359    36.960    
                         clock uncertainty           -0.035    36.924    
    SLICE_X38Y55         FDCE (Setup_fdce_C_D)        0.081    37.005    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.005    
                         arrival time                         -23.650    
  -------------------------------------------------------------------
                         slack                                 13.355    

Slack (MET) :             13.601ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.043ns  (logic 0.707ns (23.231%)  route 2.336ns (76.769%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.266ns = ( 36.599 - 33.333 ) 
    Source Clock Delay      (SCD):    3.644ns = ( 20.310 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=312, routed)         1.612    20.310    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X48Y74         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.459    20.769 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.831    21.600    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X49Y73         LUT6 (Prop_lut6_I0_O)        0.124    21.724 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.505    23.229    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X36Y61         LUT6 (Prop_lut6_I0_O)        0.124    23.353 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[8]_i_1/O
                         net (fo=1, routed)           0.000    23.353    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[8]
    SLICE_X36Y61         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=312, routed)         1.513    36.599    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y61         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[8]/C
                         clock pessimism              0.359    36.958    
                         clock uncertainty           -0.035    36.922    
    SLICE_X36Y61         FDCE (Setup_fdce_C_D)        0.032    36.954    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[8]
  -------------------------------------------------------------------
                         required time                         36.954    
                         arrival time                         -23.353    
  -------------------------------------------------------------------
                         slack                                 13.601    

Slack (MET) :             13.638ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.005ns  (logic 0.707ns (23.527%)  route 2.298ns (76.473%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.266ns = ( 36.599 - 33.333 ) 
    Source Clock Delay      (SCD):    3.644ns = ( 20.310 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=312, routed)         1.612    20.310    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X48Y74         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.459    20.769 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.831    21.600    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X49Y73         LUT6 (Prop_lut6_I0_O)        0.124    21.724 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.467    23.191    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X36Y61         LUT4 (Prop_lut4_I0_O)        0.124    23.315 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.315    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[6]
    SLICE_X36Y61         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=312, routed)         1.513    36.599    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y61         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.359    36.958    
                         clock uncertainty           -0.035    36.922    
    SLICE_X36Y61         FDCE (Setup_fdce_C_D)        0.031    36.953    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.953    
                         arrival time                         -23.315    
  -------------------------------------------------------------------
                         slack                                 13.638    

Slack (MET) :             13.653ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.034ns  (logic 0.736ns (24.258%)  route 2.298ns (75.742%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.266ns = ( 36.599 - 33.333 ) 
    Source Clock Delay      (SCD):    3.644ns = ( 20.310 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=312, routed)         1.612    20.310    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X48Y74         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.459    20.769 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.831    21.600    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X49Y73         LUT6 (Prop_lut6_I0_O)        0.124    21.724 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.467    23.191    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X36Y61         LUT5 (Prop_lut5_I0_O)        0.153    23.344 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.344    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[7]
    SLICE_X36Y61         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=312, routed)         1.513    36.599    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y61         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.359    36.958    
                         clock uncertainty           -0.035    36.922    
    SLICE_X36Y61         FDCE (Setup_fdce_C_D)        0.075    36.997    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.997    
                         arrival time                         -23.344    
  -------------------------------------------------------------------
                         slack                                 13.653    

Slack (MET) :             13.843ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.800ns  (logic 0.707ns (25.246%)  route 2.093ns (74.754%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.266ns = ( 36.599 - 33.333 ) 
    Source Clock Delay      (SCD):    3.644ns = ( 20.310 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=312, routed)         1.612    20.310    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X48Y74         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.459    20.769 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.831    21.600    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X49Y73         LUT6 (Prop_lut6_I0_O)        0.124    21.724 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.263    22.986    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X36Y61         LUT3 (Prop_lut3_I0_O)        0.124    23.110 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    23.110    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[1]
    SLICE_X36Y61         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=312, routed)         1.513    36.599    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y61         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.359    36.958    
                         clock uncertainty           -0.035    36.922    
    SLICE_X36Y61         FDCE (Setup_fdce_C_D)        0.031    36.953    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.953    
                         arrival time                         -23.110    
  -------------------------------------------------------------------
                         slack                                 13.843    

Slack (MET) :             13.859ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.828ns  (logic 0.735ns (25.986%)  route 2.093ns (74.014%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.266ns = ( 36.599 - 33.333 ) 
    Source Clock Delay      (SCD):    3.644ns = ( 20.310 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=312, routed)         1.612    20.310    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X48Y74         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.459    20.769 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.831    21.600    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X49Y73         LUT6 (Prop_lut6_I0_O)        0.124    21.724 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.263    22.986    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X36Y61         LUT3 (Prop_lut3_I0_O)        0.152    23.138 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    23.138    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[5]
    SLICE_X36Y61         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=312, routed)         1.513    36.599    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y61         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.359    36.958    
                         clock uncertainty           -0.035    36.922    
    SLICE_X36Y61         FDCE (Setup_fdce_C_D)        0.075    36.997    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.997    
                         arrival time                         -23.138    
  -------------------------------------------------------------------
                         slack                                 13.859    

Slack (MET) :             13.863ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.772ns  (logic 0.707ns (25.502%)  route 2.065ns (74.498%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 36.593 - 33.333 ) 
    Source Clock Delay      (SCD):    3.644ns = ( 20.310 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=312, routed)         1.612    20.310    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X48Y74         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.459    20.769 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.831    21.600    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X49Y73         LUT6 (Prop_lut6_I0_O)        0.124    21.724 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.235    22.958    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X43Y64         LUT4 (Prop_lut4_I0_O)        0.124    23.082 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    23.082    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[2]
    SLICE_X43Y64         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=312, routed)         1.507    36.593    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y64         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.359    36.952    
                         clock uncertainty           -0.035    36.916    
    SLICE_X43Y64         FDCE (Setup_fdce_C_D)        0.029    36.945    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.945    
                         arrival time                         -23.082    
  -------------------------------------------------------------------
                         slack                                 13.863    

Slack (MET) :             13.881ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.800ns  (logic 0.735ns (26.246%)  route 2.065ns (73.753%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 36.593 - 33.333 ) 
    Source Clock Delay      (SCD):    3.644ns = ( 20.310 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=312, routed)         1.612    20.310    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X48Y74         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.459    20.769 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.831    21.600    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X49Y73         LUT6 (Prop_lut6_I0_O)        0.124    21.724 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.235    22.958    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X43Y64         LUT5 (Prop_lut5_I0_O)        0.152    23.110 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    23.110    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[3]
    SLICE_X43Y64         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=312, routed)         1.507    36.593    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y64         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.359    36.952    
                         clock uncertainty           -0.035    36.916    
    SLICE_X43Y64         FDCE (Setup_fdce_C_D)        0.075    36.991    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.991    
                         arrival time                         -23.110    
  -------------------------------------------------------------------
                         slack                                 13.881    

Slack (MET) :             14.025ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 0.704ns (29.791%)  route 1.659ns (70.209%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 19.912 - 16.667 ) 
    Source Clock Delay      (SCD):    3.646ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935     1.935    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.031 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=312, routed)         1.614     3.646    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X49Y76         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDCE (Prop_fdce_C_Q)         0.456     4.102 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.838     4.940    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X49Y75         LUT6 (Prop_lut6_I4_O)        0.124     5.064 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.264     5.328    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X49Y75         LUT5 (Prop_lut5_I0_O)        0.124     5.452 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.556     6.009    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X48Y74         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    18.328    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.419 f  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=312, routed)         1.493    19.912    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X48Y74         FDRE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.359    20.271    
                         clock uncertainty           -0.035    20.236    
    SLICE_X48Y74         FDRE (Setup_fdre_C_CE)      -0.202    20.034    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.034    
                         arrival time                          -6.009    
  -------------------------------------------------------------------
                         slack                                 14.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=312, routed)         0.557     1.359    mb_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X51Y82         FDPE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDPE (Prop_fdpe_C_Q)         0.128     1.487 r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.059     1.546    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X50Y82         SRL16E                                       r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=312, routed)         0.825     1.751    mb_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X50Y82         SRL16E                                       r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.379     1.372    
    SLICE_X50Y82         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.427    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=312, routed)         0.557     1.359    mb_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X51Y82         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDCE (Prop_fdce_C_Q)         0.141     1.500 r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.056     1.556    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X51Y82         FDPE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=312, routed)         0.825     1.751    mb_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X51Y82         FDPE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.392     1.359    
    SLICE_X51Y82         FDPE (Hold_fdpe_C_D)         0.075     1.434    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.624%)  route 0.296ns (61.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=312, routed)         0.557     1.359    mb_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X53Y83         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDCE (Prop_fdce_C_Q)         0.141     1.500 r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/Q
                         net (fo=2, routed)           0.296     1.795    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1_n_0
    SLICE_X51Y83         LUT2 (Prop_lut2_I1_O)        0.045     1.840 r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate/O
                         net (fo=1, routed)           0.000     1.840    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate_n_0
    SLICE_X51Y83         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=312, routed)         0.826     1.752    mb_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X51Y83         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                         clock pessimism             -0.129     1.623    
    SLICE_X51Y83         FDCE (Hold_fdce_C_D)         0.091     1.714    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.154%)  route 0.360ns (71.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=312, routed)         0.557     1.359    mb_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X52Y83         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDCE (Prop_fdce_C_Q)         0.141     1.500 r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/Q
                         net (fo=1, routed)           0.360     1.860    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6_n_0
    SLICE_X51Y83         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=312, routed)         0.826     1.752    mb_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X51Y83         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/C
                         clock pessimism             -0.129     1.623    
    SLICE_X51Y83         FDCE (Hold_fdce_C_D)         0.071     1.694    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=312, routed)         0.558     1.360    mb_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X51Y83         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDCE (Prop_fdce_C_Q)         0.141     1.501 r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.110     1.611    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X50Y83         FDPE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=312, routed)         0.826     1.752    mb_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X50Y83         FDPE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.379     1.373    
    SLICE_X50Y83         FDPE (Hold_fdpe_C_D)         0.063     1.436    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=312, routed)         0.557     1.359    mb_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X53Y83         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDCE (Prop_fdce_C_Q)         0.141     1.500 r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/Q
                         net (fo=1, routed)           0.118     1.618    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2_n_0
    SLICE_X52Y83         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=312, routed)         0.825     1.751    mb_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X52Y83         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C
                         clock pessimism             -0.379     1.372    
    SLICE_X52Y83         FDCE (Hold_fdce_C_D)         0.070     1.442    mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.999%)  route 0.146ns (44.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=312, routed)         0.557     1.359    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X49Y81         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDCE (Prop_fdce_C_Q)         0.141     1.500 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/Q
                         net (fo=6, routed)           0.146     1.646    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]
    SLICE_X50Y81         LUT6 (Prop_lut6_I1_O)        0.045     1.691 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[1]__0_i_1/O
                         net (fo=1, routed)           0.000     1.691    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[4]
    SLICE_X50Y81         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=312, routed)         0.824     1.750    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X50Y81         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/C
                         clock pessimism             -0.358     1.392    
    SLICE_X50Y81         FDCE (Hold_fdce_C_D)         0.121     1.513    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.658%)  route 0.137ns (49.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=312, routed)         0.565     1.367    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y58         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDCE (Prop_fdce_C_Q)         0.141     1.508 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/Q
                         net (fo=3, routed)           0.137     1.645    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain[21]
    SLICE_X42Y57         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=312, routed)         0.835     1.761    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y57         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/C
                         clock pessimism             -0.358     1.403    
    SLICE_X42Y57         FDCE (Hold_fdce_C_D)         0.060     1.463    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.480%)  route 0.156ns (52.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=312, routed)         0.550     1.352    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X51Y75         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDCE (Prop_fdce_C_Q)         0.141     1.493 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           0.156     1.649    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[1]
    SLICE_X48Y75         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=312, routed)         0.819     1.745    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X48Y75         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                         clock pessimism             -0.358     1.387    
    SLICE_X48Y75         FDCE (Hold_fdce_C_D)         0.070     1.457    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.798%)  route 0.137ns (49.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=312, routed)         0.562     1.364    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y64         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDCE (Prop_fdce_C_Q)         0.141     1.505 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/Q
                         net (fo=3, routed)           0.137     1.641    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain[1]
    SLICE_X43Y65         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=312, routed)         0.830     1.756    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y65         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[0]/C
                         clock pessimism             -0.378     1.378    
    SLICE_X43Y65         FDCE (Hold_fdce_C_D)         0.070     1.448    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X19Y49   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_cs_TCK_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X16Y46   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X12Y34   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X12Y34   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X13Y35   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X12Y35   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X12Y34   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X12Y35   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X12Y35   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[16]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X50Y82   mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X50Y82   mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X50Y82   mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X54Y38   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X54Y38   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X54Y39   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y62   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y62   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y62   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y62   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X54Y38   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X54Y38   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X54Y39   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X54Y40   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X54Y42   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y43   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y46   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X54Y48   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y62   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y62   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       10.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.322ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.118ns  (logic 1.124ns (18.372%)  route 4.994ns (81.628%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.509ns = ( 36.842 - 33.333 ) 
    Source Clock Delay      (SCD):    3.937ns = ( 20.604 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          1.610    20.604    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y74         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDCE (Prop_fdce_C_Q)         0.524    21.128 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.073    22.200    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X48Y72         LUT3 (Prop_lut3_I2_O)        0.150    22.350 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=7, routed)           1.609    23.960    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En[1]
    SLICE_X38Y60         LUT6 (Prop_lut6_I2_O)        0.326    24.286 f  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_3/O
                         net (fo=3, routed)           0.954    25.239    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En_3_sn_1
    SLICE_X38Y61         LUT3 (Prop_lut3_I2_O)        0.124    25.363 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_1/O
                         net (fo=34, routed)          1.358    26.722    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_Write_Reg_En
    SLICE_X38Y66         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          1.508    36.842    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Update
    SLICE_X38Y66         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_reg/C
                         clock pessimism              0.406    37.248    
                         clock uncertainty           -0.035    37.213    
    SLICE_X38Y66         FDCE (Setup_fdce_C_CE)      -0.169    37.044    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.044    
                         arrival time                         -26.722    
  -------------------------------------------------------------------
                         slack                                 10.322    

Slack (MET) :             10.322ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.118ns  (logic 1.124ns (18.372%)  route 4.994ns (81.628%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.509ns = ( 36.842 - 33.333 ) 
    Source Clock Delay      (SCD):    3.937ns = ( 20.604 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          1.610    20.604    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y74         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDCE (Prop_fdce_C_Q)         0.524    21.128 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.073    22.200    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X48Y72         LUT3 (Prop_lut3_I2_O)        0.150    22.350 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=7, routed)           1.609    23.960    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En[1]
    SLICE_X38Y60         LUT6 (Prop_lut6_I2_O)        0.326    24.286 f  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_3/O
                         net (fo=3, routed)           0.954    25.239    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En_3_sn_1
    SLICE_X38Y61         LUT3 (Prop_lut3_I2_O)        0.124    25.363 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_1/O
                         net (fo=34, routed)          1.358    26.722    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_Write_Reg_En
    SLICE_X38Y66         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          1.508    36.842    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Update
    SLICE_X38Y66         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[27]/C
                         clock pessimism              0.406    37.248    
                         clock uncertainty           -0.035    37.213    
    SLICE_X38Y66         FDCE (Setup_fdce_C_CE)      -0.169    37.044    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         37.044    
                         arrival time                         -26.722    
  -------------------------------------------------------------------
                         slack                                 10.322    

Slack (MET) :             10.322ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.118ns  (logic 1.124ns (18.372%)  route 4.994ns (81.628%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.509ns = ( 36.842 - 33.333 ) 
    Source Clock Delay      (SCD):    3.937ns = ( 20.604 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          1.610    20.604    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y74         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDCE (Prop_fdce_C_Q)         0.524    21.128 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.073    22.200    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X48Y72         LUT3 (Prop_lut3_I2_O)        0.150    22.350 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=7, routed)           1.609    23.960    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En[1]
    SLICE_X38Y60         LUT6 (Prop_lut6_I2_O)        0.326    24.286 f  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_3/O
                         net (fo=3, routed)           0.954    25.239    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En_3_sn_1
    SLICE_X38Y61         LUT3 (Prop_lut3_I2_O)        0.124    25.363 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_1/O
                         net (fo=34, routed)          1.358    26.722    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_Write_Reg_En
    SLICE_X38Y66         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          1.508    36.842    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Update
    SLICE_X38Y66         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[28]/C
                         clock pessimism              0.406    37.248    
                         clock uncertainty           -0.035    37.213    
    SLICE_X38Y66         FDCE (Setup_fdce_C_CE)      -0.169    37.044    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         37.044    
                         arrival time                         -26.722    
  -------------------------------------------------------------------
                         slack                                 10.322    

Slack (MET) :             10.477ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.924ns  (logic 1.124ns (18.974%)  route 4.800ns (81.026%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.506ns = ( 36.839 - 33.333 ) 
    Source Clock Delay      (SCD):    3.937ns = ( 20.604 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          1.610    20.604    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y74         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDCE (Prop_fdce_C_Q)         0.524    21.128 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.073    22.200    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X48Y72         LUT3 (Prop_lut3_I2_O)        0.150    22.350 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=7, routed)           1.609    23.960    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En[1]
    SLICE_X38Y60         LUT6 (Prop_lut6_I2_O)        0.326    24.286 f  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_3/O
                         net (fo=3, routed)           0.954    25.239    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En_3_sn_1
    SLICE_X38Y61         LUT3 (Prop_lut3_I2_O)        0.124    25.363 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_1/O
                         net (fo=34, routed)          1.164    26.527    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_Write_Reg_En
    SLICE_X43Y66         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          1.505    36.839    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Update
    SLICE_X43Y66         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[0]/C
                         clock pessimism              0.406    37.245    
                         clock uncertainty           -0.035    37.210    
    SLICE_X43Y66         FDCE (Setup_fdce_C_CE)      -0.205    37.005    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         37.005    
                         arrival time                         -26.527    
  -------------------------------------------------------------------
                         slack                                 10.477    

Slack (MET) :             10.477ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.924ns  (logic 1.124ns (18.974%)  route 4.800ns (81.026%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.506ns = ( 36.839 - 33.333 ) 
    Source Clock Delay      (SCD):    3.937ns = ( 20.604 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          1.610    20.604    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y74         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDCE (Prop_fdce_C_Q)         0.524    21.128 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.073    22.200    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X48Y72         LUT3 (Prop_lut3_I2_O)        0.150    22.350 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=7, routed)           1.609    23.960    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En[1]
    SLICE_X38Y60         LUT6 (Prop_lut6_I2_O)        0.326    24.286 f  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_3/O
                         net (fo=3, routed)           0.954    25.239    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En_3_sn_1
    SLICE_X38Y61         LUT3 (Prop_lut3_I2_O)        0.124    25.363 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_1/O
                         net (fo=34, routed)          1.164    26.527    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_Write_Reg_En
    SLICE_X43Y66         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          1.505    36.839    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Update
    SLICE_X43Y66         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[2]/C
                         clock pessimism              0.406    37.245    
                         clock uncertainty           -0.035    37.210    
    SLICE_X43Y66         FDCE (Setup_fdce_C_CE)      -0.205    37.005    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         37.005    
                         arrival time                         -26.527    
  -------------------------------------------------------------------
                         slack                                 10.477    

Slack (MET) :             10.501ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.706ns  (logic 1.150ns (20.156%)  route 4.556ns (79.844%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.513ns = ( 36.846 - 33.333 ) 
    Source Clock Delay      (SCD):    3.937ns = ( 20.604 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          1.610    20.604    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y74         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDCE (Prop_fdce_C_Q)         0.524    21.128 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.073    22.200    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X48Y72         LUT3 (Prop_lut3_I2_O)        0.150    22.350 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=7, routed)           1.441    23.791    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X42Y60         LUT4 (Prop_lut4_I2_O)        0.326    24.117 f  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=8, routed)           0.828    24.945    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]_1
    SLICE_X40Y59         LUT5 (Prop_lut5_I0_O)        0.150    25.095 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.214    26.309    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X43Y53         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          1.512    36.846    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X43Y53         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.406    37.252    
                         clock uncertainty           -0.035    37.217    
    SLICE_X43Y53         FDCE (Setup_fdce_C_CE)      -0.407    36.810    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.810    
                         arrival time                         -26.309    
  -------------------------------------------------------------------
                         slack                                 10.501    

Slack (MET) :             10.649ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.563ns  (logic 1.150ns (20.674%)  route 4.413ns (79.326%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 36.851 - 33.333 ) 
    Source Clock Delay      (SCD):    3.937ns = ( 20.604 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          1.610    20.604    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y74         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDCE (Prop_fdce_C_Q)         0.524    21.128 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.073    22.200    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X48Y72         LUT3 (Prop_lut3_I2_O)        0.150    22.350 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=7, routed)           1.441    23.791    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X42Y60         LUT4 (Prop_lut4_I2_O)        0.326    24.117 f  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=8, routed)           0.828    24.945    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]_1
    SLICE_X40Y59         LUT5 (Prop_lut5_I0_O)        0.150    25.095 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.071    26.166    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X37Y50         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          1.517    36.851    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X37Y50         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.406    37.257    
                         clock uncertainty           -0.035    37.222    
    SLICE_X37Y50         FDCE (Setup_fdce_C_CE)      -0.407    36.815    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.815    
                         arrival time                         -26.166    
  -------------------------------------------------------------------
                         slack                                 10.649    

Slack (MET) :             10.649ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.563ns  (logic 1.150ns (20.674%)  route 4.413ns (79.326%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 36.851 - 33.333 ) 
    Source Clock Delay      (SCD):    3.937ns = ( 20.604 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          1.610    20.604    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y74         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDCE (Prop_fdce_C_Q)         0.524    21.128 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.073    22.200    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X48Y72         LUT3 (Prop_lut3_I2_O)        0.150    22.350 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=7, routed)           1.441    23.791    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X42Y60         LUT4 (Prop_lut4_I2_O)        0.326    24.117 f  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=8, routed)           0.828    24.945    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]_1
    SLICE_X40Y59         LUT5 (Prop_lut5_I0_O)        0.150    25.095 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.071    26.166    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X37Y50         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          1.517    36.851    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X37Y50         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.406    37.257    
                         clock uncertainty           -0.035    37.222    
    SLICE_X37Y50         FDCE (Setup_fdce_C_CE)      -0.407    36.815    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.815    
                         arrival time                         -26.166    
  -------------------------------------------------------------------
                         slack                                 10.649    

Slack (MET) :             10.667ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.543ns  (logic 1.150ns (20.745%)  route 4.393ns (79.255%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.517ns = ( 36.850 - 33.333 ) 
    Source Clock Delay      (SCD):    3.937ns = ( 20.604 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          1.610    20.604    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y74         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDCE (Prop_fdce_C_Q)         0.524    21.128 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.073    22.200    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X48Y72         LUT3 (Prop_lut3_I2_O)        0.150    22.350 f  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=7, routed)           1.441    23.791    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X42Y60         LUT4 (Prop_lut4_I2_O)        0.326    24.117 f  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=8, routed)           0.828    24.945    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]_1
    SLICE_X40Y59         LUT5 (Prop_lut5_I0_O)        0.150    25.095 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.052    26.147    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X39Y50         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          1.516    36.850    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X39Y50         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.406    37.256    
                         clock uncertainty           -0.035    37.221    
    SLICE_X39Y50         FDCE (Setup_fdce_C_CE)      -0.407    36.814    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                         -26.147    
  -------------------------------------------------------------------
                         slack                                 10.667    

Slack (MET) :             10.703ns  (required time - arrival time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.735ns  (logic 1.124ns (19.601%)  route 4.611ns (80.399%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.506ns = ( 36.839 - 33.333 ) 
    Source Clock Delay      (SCD):    3.937ns = ( 20.604 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          1.610    20.604    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y74         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDCE (Prop_fdce_C_Q)         0.524    21.128 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.073    22.200    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X48Y72         LUT3 (Prop_lut3_I2_O)        0.150    22.350 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=7, routed)           1.609    23.960    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En[1]
    SLICE_X38Y60         LUT6 (Prop_lut6_I2_O)        0.326    24.286 f  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_3/O
                         net (fo=3, routed)           0.954    25.239    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En_3_sn_1
    SLICE_X38Y61         LUT3 (Prop_lut3_I2_O)        0.124    25.363 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_1/O
                         net (fo=34, routed)          0.975    26.338    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_Write_Reg_En
    SLICE_X42Y66         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          1.505    36.839    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Update
    SLICE_X42Y66         FDCE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[1]/C
                         clock pessimism              0.406    37.245    
                         clock uncertainty           -0.035    37.210    
    SLICE_X42Y66         FDCE (Setup_fdce_C_CE)      -0.169    37.041    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         37.041    
                         arrival time                         -26.338    
  -------------------------------------------------------------------
                         slack                                 10.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894     0.894    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.920 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          0.551     1.470    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y76         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.174     1.808    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X50Y76         LUT3 (Prop_lut3_I2_O)        0.045     1.853 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.853    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X50Y76         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036     1.036    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.065 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          0.818     1.882    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y76         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.412     1.470    
    SLICE_X50Y76         FDCE (Hold_fdce_C_D)         0.120     1.590    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894     0.894    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.920 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          0.554     1.473    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y77         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.168     1.783    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X49Y77         LUT3 (Prop_lut3_I2_O)        0.045     1.828 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.828    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X49Y77         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036     1.036    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.065 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          0.822     1.886    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y77         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.413     1.473    
    SLICE_X49Y77         FDCE (Hold_fdce_C_D)         0.091     1.564    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.626ns  (logic 0.212ns (33.863%)  route 0.414ns (66.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 18.548 - 16.667 ) 
    Source Clock Delay      (SCD):    1.469ns = ( 18.136 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          0.550    18.136    mb_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X54Y76         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDCE (Prop_fdce_C_Q)         0.167    18.303 f  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.154    18.457    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X53Y76         LUT5 (Prop_lut5_I2_O)        0.045    18.502 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.260    18.762    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X50Y74         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          0.817    18.548    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y74         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.150    18.398    
    SLICE_X50Y74         FDCE (Hold_fdce_C_CE)       -0.012    18.386    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.386    
                         arrival time                          18.762    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.626ns  (logic 0.212ns (33.863%)  route 0.414ns (66.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 18.548 - 16.667 ) 
    Source Clock Delay      (SCD):    1.469ns = ( 18.136 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          0.550    18.136    mb_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X54Y76         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDCE (Prop_fdce_C_Q)         0.167    18.303 f  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.154    18.457    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X53Y76         LUT5 (Prop_lut5_I2_O)        0.045    18.502 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.260    18.762    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X50Y74         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          0.817    18.548    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y74         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.150    18.398    
    SLICE_X50Y74         FDCE (Hold_fdce_C_CE)       -0.012    18.386    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.386    
                         arrival time                          18.762    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.626ns  (logic 0.212ns (33.863%)  route 0.414ns (66.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 18.548 - 16.667 ) 
    Source Clock Delay      (SCD):    1.469ns = ( 18.136 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          0.550    18.136    mb_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X54Y76         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDCE (Prop_fdce_C_Q)         0.167    18.303 f  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.154    18.457    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X53Y76         LUT5 (Prop_lut5_I2_O)        0.045    18.502 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.260    18.762    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X50Y74         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          0.817    18.548    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y74         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.150    18.398    
    SLICE_X50Y74         FDCE (Hold_fdce_C_CE)       -0.012    18.386    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.386    
                         arrival time                          18.762    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.245ns (44.785%)  route 0.302ns (55.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894     0.894    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.920 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          0.551     1.470    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y76         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDCE (Prop_fdce_C_Q)         0.148     1.618 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.302     1.920    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X50Y76         LUT3 (Prop_lut3_I2_O)        0.097     2.017 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     2.017    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X50Y76         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036     1.036    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.065 r  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          0.818     1.882    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y76         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.412     1.470    
    SLICE_X50Y76         FDCE (Hold_fdce_C_D)         0.131     1.601    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.686ns  (logic 0.212ns (30.899%)  route 0.474ns (69.101%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns = ( 18.551 - 16.667 ) 
    Source Clock Delay      (SCD):    1.469ns = ( 18.136 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          0.550    18.136    mb_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X54Y76         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDCE (Prop_fdce_C_Q)         0.167    18.303 f  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.154    18.457    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X53Y76         LUT5 (Prop_lut5_I2_O)        0.045    18.502 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.320    18.822    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X49Y73         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          0.820    18.551    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y73         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.150    18.401    
    SLICE_X49Y73         FDCE (Hold_fdce_C_CE)       -0.032    18.369    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.369    
                         arrival time                          18.822    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.686ns  (logic 0.212ns (30.899%)  route 0.474ns (69.101%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns = ( 18.551 - 16.667 ) 
    Source Clock Delay      (SCD):    1.469ns = ( 18.136 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          0.550    18.136    mb_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X54Y76         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDCE (Prop_fdce_C_Q)         0.167    18.303 f  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.154    18.457    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X53Y76         LUT5 (Prop_lut5_I2_O)        0.045    18.502 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.320    18.822    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X49Y73         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          0.820    18.551    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y73         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.150    18.401    
    SLICE_X49Y73         FDCE (Hold_fdce_C_CE)       -0.032    18.369    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.369    
                         arrival time                          18.822    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.686ns  (logic 0.212ns (30.899%)  route 0.474ns (69.101%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns = ( 18.551 - 16.667 ) 
    Source Clock Delay      (SCD):    1.469ns = ( 18.136 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          0.550    18.136    mb_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X54Y76         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDCE (Prop_fdce_C_Q)         0.167    18.303 f  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.154    18.457    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X53Y76         LUT5 (Prop_lut5_I2_O)        0.045    18.502 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.320    18.822    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X49Y73         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          0.820    18.551    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y73         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.150    18.401    
    SLICE_X49Y73         FDCE (Hold_fdce_C_CE)       -0.032    18.369    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.369    
                         arrival time                          18.822    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.686ns  (logic 0.212ns (30.899%)  route 0.474ns (69.101%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns = ( 18.551 - 16.667 ) 
    Source Clock Delay      (SCD):    1.469ns = ( 18.136 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          0.550    18.136    mb_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X54Y76         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDCE (Prop_fdce_C_Q)         0.167    18.303 f  mb_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.154    18.457    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X53Y76         LUT5 (Prop_lut5_I2_O)        0.045    18.502 r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.320    18.822    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X49Y73         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=96, routed)          0.820    18.551    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y73         FDCE                                         r  mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.150    18.401    
    SLICE_X49Y73         FDCE (Hold_fdce_C_CE)       -0.032    18.369    mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.369    
                         arrival time                          18.822    
  -------------------------------------------------------------------
                         slack                                  0.453    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X34Y51   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X34Y51   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X34Y51   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X34Y51   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X43Y50   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X34Y50   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X34Y50   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X35Y50   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X35Y50   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y51   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y51   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y51   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y51   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X43Y50   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y50   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y50   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y50   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y50   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y50   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[20]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X49Y73   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X50Y74   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X50Y74   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X50Y74   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X49Y73   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X49Y73   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X49Y73   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X49Y73   mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y51   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y51   mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_design_clk_wiz_1_0
  To Clock:  clk_out1_mb_design_clk_wiz_1_0

Setup :          388  Failing Endpoints,  Worst Slack      -67.658ns,  Total Violation    -1184.662ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -67.658ns  (required time - arrival time)
  Source:                 mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        77.480ns  (logic 37.982ns (49.022%)  route 39.498ns (50.978%))
  Logic Levels:           153  (CARRY4=118 DSP48E1=2 LUT1=3 LUT2=5 LUT3=3 LUT4=1 LUT5=13 LUT6=8)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4767, routed)        1.630    -0.910    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y55         FDRE                                         r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/slv_reg5_reg[2]/Q
                         net (fo=3, routed)           0.668     0.214    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__2_0[2]
    SLICE_X60Y55         LUT2 (Prop_lut2_I0_O)        0.124     0.338 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry_i_2/O
                         net (fo=1, routed)           0.000     0.338    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry_i_2_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.718 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry/CO[3]
                         net (fo=1, routed)           0.000     0.718    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.835 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.835    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__0_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.952 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.952    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__1_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.069 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.069    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__2_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.288 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__3/O[0]
                         net (fo=4, routed)           0.648     1.936    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz[16]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.143 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.145    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__1_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.663 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__2/P[0]
                         net (fo=2, routed)           1.031     8.694    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__2_n_105
    SLICE_X61Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.818 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry_i_3/O
                         net (fo=1, routed)           0.000     8.818    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry_i_3_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.368 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.368    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.482 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.482    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__0_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.596 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.596    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__1_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.710 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.710    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__2_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.023 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__3/O[3]
                         net (fo=3, routed)           0.856    10.879    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__3[35]
    SLICE_X68Y59         LUT3 (Prop_lut3_I1_O)        0.306    11.185 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__8_i_4/O
                         net (fo=1, routed)           0.825    12.010    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__8_i_4_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.536 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    12.536    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__8_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.650 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    12.650    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__9_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.984 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__10/O[1]
                         net (fo=7, routed)           0.710    13.695    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__10_n_6
    SLICE_X65Y63         LUT1 (Prop_lut1_I0_O)        0.303    13.998 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_5/O
                         net (fo=1, routed)           0.000    13.998    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_5_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.530 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__0/i__carry/CO[3]
                         net (fo=40, routed)          1.201    15.731    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__0/i__carry_n_0
    SLICE_X65Y61         LUT5 (Prop_lut5_I1_O)        0.124    15.855 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    15.855    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_5__0_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.253 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.253    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__1/i__carry_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.410 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__1/i__carry__0/CO[1]
                         net (fo=41, routed)          0.418    16.828    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__1/i__carry__0_n_2
    SLICE_X66Y62         LUT4 (Prop_lut4_I1_O)        0.329    17.157 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_1__1/O
                         net (fo=1, routed)           0.773    17.931    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_1__1_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.316 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.316    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__2/i__carry_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.430 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__2/i__carry__0/CO[3]
                         net (fo=52, routed)          0.938    19.368    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__2/i__carry__0_n_0
    SLICE_X67Y61         LUT5 (Prop_lut5_I1_O)        0.124    19.492 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__0/O
                         net (fo=6, routed)           0.543    20.035    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__0_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    20.585 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.585    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__3/i__carry__0_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.742 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__3/i__carry__1/CO[1]
                         net (fo=55, routed)          0.744    21.486    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__3/i__carry__1_n_2
    SLICE_X62Y59         LUT5 (Prop_lut5_I1_O)        0.332    21.818 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__1/O
                         net (fo=6, routed)           0.372    22.190    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.716 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.716    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__4/i__carry__0_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.830 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__4/i__carry__1/CO[3]
                         net (fo=63, routed)          1.115    23.945    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__4/i__carry__1_n_0
    SLICE_X68Y59         LUT6 (Prop_lut6_I1_O)        0.124    24.069 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__1/O
                         net (fo=6, routed)           0.552    24.621    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__1_n_0
    SLICE_X69Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.128 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.128    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__0_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.242 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.242    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__1_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.399 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__2/CO[1]
                         net (fo=65, routed)          0.802    26.201    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__2_n_2
    SLICE_X68Y58         LUT5 (Prop_lut5_I1_O)        0.329    26.530 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__3/O
                         net (fo=5, routed)           0.364    26.894    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__3_n_0
    SLICE_X71Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.420 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.420    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__0_n_0
    SLICE_X71Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.534 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.534    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__1_n_0
    SLICE_X71Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.648 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__2/CO[3]
                         net (fo=74, routed)          1.045    28.693    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__2_n_0
    SLICE_X68Y58         LUT6 (Prop_lut6_I1_O)        0.124    28.817 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__3/O
                         net (fo=6, routed)           0.776    29.593    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__3_n_0
    SLICE_X70Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    30.113 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.113    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__0_n_0
    SLICE_X70Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.230 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.230    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__1_n_0
    SLICE_X70Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.347 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.347    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__2_n_0
    SLICE_X70Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.566 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__3/O[0]
                         net (fo=2, routed)           0.819    31.385    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__3_n_7
    SLICE_X69Y63         LUT5 (Prop_lut5_I4_O)        0.295    31.680 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__3_i_1__1/O
                         net (fo=5, routed)           0.480    32.160    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__3_i_1__1_n_0
    SLICE_X71Y65         LUT1 (Prop_lut1_I0_O)        0.124    32.284 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__3_i_4/O
                         net (fo=1, routed)           0.000    32.284    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__3_i_4_n_0
    SLICE_X71Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.682 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__8/i__carry__3/CO[3]
                         net (fo=84, routed)          1.294    33.976    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__8/i__carry__3_n_0
    SLICE_X68Y65         LUT5 (Prop_lut5_I1_O)        0.124    34.100 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__1_i_3__0/O
                         net (fo=3, routed)           0.334    34.434    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__1_i_3__0_n_0
    SLICE_X70Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    34.954 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.954    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__1_n_0
    SLICE_X70Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.071 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.071    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__2_n_0
    SLICE_X70Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.188 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.188    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__3_n_0
    SLICE_X70Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.345 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__4/CO[1]
                         net (fo=87, routed)          0.934    36.279    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__4_n_2
    SLICE_X69Y64         LUT5 (Prop_lut5_I3_O)        0.332    36.611 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__1_i_4__4/O
                         net (fo=5, routed)           0.492    37.103    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__1_i_4__4_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.629 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    37.629    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__1_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.743 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    37.743    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__2_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.857 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    37.857    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__3_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.971 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__4/CO[3]
                         net (fo=101, routed)         1.298    39.269    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__4_n_0
    SLICE_X69Y70         LUT5 (Prop_lut5_I3_O)        0.124    39.393 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__4_i_3__0/O
                         net (fo=5, routed)           0.513    39.906    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__4_i_3__0_n_0
    SLICE_X68Y71         LUT1 (Prop_lut1_I0_O)        0.124    40.030 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__4_i_7/O
                         net (fo=1, routed)           0.000    40.030    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__4_i_7_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.580 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__11/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.580    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__11/i__carry__4_n_0
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.737 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__11/i__carry__5/CO[1]
                         net (fo=106, routed)         0.638    41.375    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__11/i__carry__5_n_2
    SLICE_X69Y72         LUT5 (Prop_lut5_I3_O)        0.329    41.704 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__9/O
                         net (fo=5, routed)           0.733    42.437    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__9_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.987 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.987    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__0_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.104 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.104    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__1_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.221 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    43.221    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__2_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.338 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    43.338    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__3_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.455 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    43.455    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__4_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.572 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__5/CO[3]
                         net (fo=108, routed)         1.385    44.957    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__5_n_0
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.150    45.107 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_3__12/O
                         net (fo=1, routed)           0.000    45.107    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_3__12_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    45.577 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000    45.577    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.691 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.691    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__0_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.805 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.805    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__1_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.919 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.919    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__2_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.033 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.033    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__3_n_0
    SLICE_X65Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.147 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    46.147    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__4_n_0
    SLICE_X65Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.261 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__5/CO[3]
                         net (fo=1, routed)           0.009    46.270    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__5_n_0
    SLICE_X65Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.427 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__6/CO[1]
                         net (fo=117, routed)         1.064    47.491    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__6_n_2
    SLICE_X63Y71         LUT6 (Prop_lut6_I4_O)        0.329    47.820 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__10/O
                         net (fo=5, routed)           0.363    48.182    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__10_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    48.689 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.689    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__0_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.803 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.803    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__1_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.917 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.917    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__2_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.031 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__3/CO[3]
                         net (fo=1, routed)           0.009    49.040    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__3_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.154 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    49.154    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__4_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.268 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.268    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__5_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.382 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__6/CO[3]
                         net (fo=117, routed)         1.055    50.437    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__6_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I4_O)        0.124    50.561 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__11/O
                         net (fo=4, routed)           0.426    50.987    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__11_n_0
    SLICE_X63Y73         LUT2 (Prop_lut2_I0_O)        0.124    51.111 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_7__11/O
                         net (fo=1, routed)           0.000    51.111    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_7__11_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.661 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.661    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__0_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.775 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009    51.784    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__1_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.898 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    51.898    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__2_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.012 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.012    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__3_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.126 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.126    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__4_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.240 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.240    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__5_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.354 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.354    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__6_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.511 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__7/CO[1]
                         net (fo=130, routed)         0.767    53.278    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__7_n_2
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.329    53.607 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__6_i_9__3/O
                         net (fo=9, routed)           0.848    54.455    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__6_i_9__3_n_0
    SLICE_X65Y79         LUT6 (Prop_lut6_I0_O)        0.124    54.579 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__6_i_3__1/O
                         net (fo=4, routed)           0.348    54.927    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__6_i_3__1_n_0
    SLICE_X66Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    55.447 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__16/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    55.447    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__16/i__carry__6_n_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.564 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__16/i__carry__7/CO[3]
                         net (fo=142, routed)         1.236    56.800    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__16/i__carry__7_n_0
    SLICE_X68Y79         LUT5 (Prop_lut5_I3_O)        0.124    56.924 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__14/O
                         net (fo=3, routed)           0.366    57.290    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__14_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    57.816 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.816    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__0_n_0
    SLICE_X67Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.930 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.930    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__1_n_0
    SLICE_X67Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.044 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    58.044    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__2_n_0
    SLICE_X67Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.158 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    58.158    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__3_n_0
    SLICE_X67Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.272 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    58.272    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__4_n_0
    SLICE_X67Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.386 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    58.386    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__5_n_0
    SLICE_X67Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.500 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    58.500    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__6_n_0
    SLICE_X67Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.614 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    58.614    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__7_n_0
    SLICE_X67Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.771 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__8/CO[1]
                         net (fo=142, routed)         0.834    59.605    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__8_n_2
    SLICE_X65Y83         LUT5 (Prop_lut5_I3_O)        0.329    59.934 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__15/O
                         net (fo=3, routed)           0.339    60.272    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__15_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    60.822 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    60.822    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__0_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.939 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    60.939    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__1_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.056 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    61.056    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__2_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.173 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    61.173    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__3_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.290 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    61.290    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__4_n_0
    SLICE_X66Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.407 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    61.407    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__5_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.524 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    61.524    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__6_n_0
    SLICE_X66Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.641 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    61.641    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__7_n_0
    SLICE_X66Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.758 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__8/CO[3]
                         net (fo=148, routed)         1.361    63.120    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__8_n_0
    SLICE_X68Y91         LUT3 (Prop_lut3_I0_O)        0.124    63.244 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__7_i_18__0/O
                         net (fo=1, routed)           0.395    63.639    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__7_i_18__0_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I4_O)        0.124    63.763 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__7_i_4__2/O
                         net (fo=7, routed)           0.666    64.429    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__7_i_4__2_n_0
    SLICE_X70Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    64.979 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__19/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    64.979    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__19/i__carry__7_n_0
    SLICE_X70Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.096 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__19/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000    65.096    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__19/i__carry__8_n_0
    SLICE_X70Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.253 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__19/i__carry__9/CO[1]
                         net (fo=158, routed)         1.014    66.267    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__19/i__carry__9_n_2
    SLICE_X70Y96         LUT3 (Prop_lut3_I0_O)        0.332    66.599 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__8_i_13__0/O
                         net (fo=3, routed)           0.683    67.282    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__8_i_13__0_n_0
    SLICE_X71Y96         LUT6 (Prop_lut6_I4_O)        0.124    67.406 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__8_i_3__1/O
                         net (fo=3, routed)           0.564    67.971    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__8_i_3__1_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    68.478 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__20/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000    68.478    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__20/i__carry__8_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.592 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__20/i__carry__9/CO[3]
                         net (fo=153, routed)         1.182    69.774    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__20/i__carry__9_n_0
    SLICE_X65Y93         LUT5 (Prop_lut5_I3_O)        0.124    69.898 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__18/O
                         net (fo=3, routed)           0.336    70.234    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r[3]
    SLICE_X67Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    70.760 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    70.760    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__0_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.874 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    70.874    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__1_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.988 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    70.988    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__2_n_0
    SLICE_X67Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.102 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    71.102    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__3_n_0
    SLICE_X67Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.216 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    71.216    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__4_n_0
    SLICE_X67Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.330 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__5/CO[3]
                         net (fo=1, routed)           0.001    71.331    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__5_n_0
    SLICE_X67Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.445 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    71.445    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__6_n_0
    SLICE_X67Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.559 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    71.559    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__7_n_0
    SLICE_X67Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.673 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000    71.673    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__8_n_0
    SLICE_X67Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.787 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000    71.787    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__9_n_0
    SLICE_X67Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.944 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__10/CO[1]
                         net (fo=91, routed)          0.947    72.891    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__10_n_2
    SLICE_X65Y104        LUT5 (Prop_lut5_I3_O)        0.329    73.220 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/y1_carry__1_i_4/O
                         net (fo=1, routed)           0.960    74.180    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/y1_carry__1_i_4_n_0
    SLICE_X68Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    74.706 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    74.706    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/y1_carry__1_n_0
    SLICE_X68Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.820 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/y1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    74.820    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/y1_carry__2_n_0
    SLICE_X68Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.934 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/y1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    74.934    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/y1_carry__3_n_0
    SLICE_X68Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.048 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/y1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    75.048    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/y1_carry__4_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.162 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/y1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    75.162    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/y1_carry__5_n_0
    SLICE_X68Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.276 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/y1_carry__6/CO[3]
                         net (fo=1, routed)           0.001    75.276    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/y1_carry__6_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.390 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/y1_carry__7/CO[3]
                         net (fo=1, routed)           0.000    75.390    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/y1_carry__7_n_0
    SLICE_X68Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.504 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/y1_carry__8/CO[3]
                         net (fo=1, routed)           0.000    75.504    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/y1_carry__8_n_0
    SLICE_X68Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.618 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/y1_carry__9/CO[3]
                         net (fo=1, routed)           0.000    75.618    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/y1_carry__9_n_0
    SLICE_X68Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    75.857 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/y1_carry__10/O[2]
                         net (fo=1, routed)           0.411    76.268    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/y10_out[47]
    SLICE_X69Y104        LUT6 (Prop_lut6_I5_O)        0.302    76.570 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/axi_rdata[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    76.570    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X69Y104        FDRE                                         r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4767, routed)        1.496     8.475    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X69Y104        FDRE                                         r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.480     8.956    
                         clock uncertainty           -0.074     8.881    
    SLICE_X69Y104        FDRE (Setup_fdre_C_D)        0.031     8.912    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                          8.912    
                         arrival time                         -76.570    
  -------------------------------------------------------------------
                         slack                                -67.658    

Slack (VIOLATED) :        -64.482ns  (required time - arrival time)
  Source:                 mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        74.398ns  (logic 36.127ns (48.559%)  route 38.271ns (51.441%))
  Logic Levels:           143  (CARRY4=108 DSP48E1=2 LUT1=3 LUT2=5 LUT3=3 LUT4=1 LUT5=13 LUT6=8)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4767, routed)        1.630    -0.910    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y55         FDRE                                         r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/slv_reg5_reg[2]/Q
                         net (fo=3, routed)           0.668     0.214    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__2_0[2]
    SLICE_X60Y55         LUT2 (Prop_lut2_I0_O)        0.124     0.338 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry_i_2/O
                         net (fo=1, routed)           0.000     0.338    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry_i_2_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.718 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry/CO[3]
                         net (fo=1, routed)           0.000     0.718    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.835 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.835    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__0_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.952 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.952    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__1_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.069 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.069    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__2_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.288 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__3/O[0]
                         net (fo=4, routed)           0.648     1.936    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz[16]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.143 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.145    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__1_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.663 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__2/P[0]
                         net (fo=2, routed)           1.031     8.694    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__2_n_105
    SLICE_X61Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.818 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry_i_3/O
                         net (fo=1, routed)           0.000     8.818    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry_i_3_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.368 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.368    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.482 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.482    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__0_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.596 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.596    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__1_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.710 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.710    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__2_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.023 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__3/O[3]
                         net (fo=3, routed)           0.856    10.879    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__3[35]
    SLICE_X68Y59         LUT3 (Prop_lut3_I1_O)        0.306    11.185 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__8_i_4/O
                         net (fo=1, routed)           0.825    12.010    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__8_i_4_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.536 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    12.536    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__8_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.650 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    12.650    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__9_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.984 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__10/O[1]
                         net (fo=7, routed)           0.710    13.695    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__10_n_6
    SLICE_X65Y63         LUT1 (Prop_lut1_I0_O)        0.303    13.998 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_5/O
                         net (fo=1, routed)           0.000    13.998    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_5_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.530 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__0/i__carry/CO[3]
                         net (fo=40, routed)          1.201    15.731    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__0/i__carry_n_0
    SLICE_X65Y61         LUT5 (Prop_lut5_I1_O)        0.124    15.855 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    15.855    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_5__0_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.253 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.253    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__1/i__carry_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.410 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__1/i__carry__0/CO[1]
                         net (fo=41, routed)          0.418    16.828    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__1/i__carry__0_n_2
    SLICE_X66Y62         LUT4 (Prop_lut4_I1_O)        0.329    17.157 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_1__1/O
                         net (fo=1, routed)           0.773    17.931    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_1__1_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.316 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.316    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__2/i__carry_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.430 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__2/i__carry__0/CO[3]
                         net (fo=52, routed)          0.938    19.368    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__2/i__carry__0_n_0
    SLICE_X67Y61         LUT5 (Prop_lut5_I1_O)        0.124    19.492 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__0/O
                         net (fo=6, routed)           0.543    20.035    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__0_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    20.585 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.585    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__3/i__carry__0_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.742 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__3/i__carry__1/CO[1]
                         net (fo=55, routed)          0.744    21.486    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__3/i__carry__1_n_2
    SLICE_X62Y59         LUT5 (Prop_lut5_I1_O)        0.332    21.818 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__1/O
                         net (fo=6, routed)           0.372    22.190    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.716 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.716    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__4/i__carry__0_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.830 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__4/i__carry__1/CO[3]
                         net (fo=63, routed)          1.115    23.945    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__4/i__carry__1_n_0
    SLICE_X68Y59         LUT6 (Prop_lut6_I1_O)        0.124    24.069 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__1/O
                         net (fo=6, routed)           0.552    24.621    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__1_n_0
    SLICE_X69Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.128 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.128    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__0_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.242 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.242    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__1_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.399 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__2/CO[1]
                         net (fo=65, routed)          0.802    26.201    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__2_n_2
    SLICE_X68Y58         LUT5 (Prop_lut5_I1_O)        0.329    26.530 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__3/O
                         net (fo=5, routed)           0.364    26.894    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__3_n_0
    SLICE_X71Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.420 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.420    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__0_n_0
    SLICE_X71Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.534 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.534    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__1_n_0
    SLICE_X71Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.648 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__2/CO[3]
                         net (fo=74, routed)          1.045    28.693    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__2_n_0
    SLICE_X68Y58         LUT6 (Prop_lut6_I1_O)        0.124    28.817 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__3/O
                         net (fo=6, routed)           0.776    29.593    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__3_n_0
    SLICE_X70Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    30.113 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.113    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__0_n_0
    SLICE_X70Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.230 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.230    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__1_n_0
    SLICE_X70Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.347 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.347    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__2_n_0
    SLICE_X70Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.566 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__3/O[0]
                         net (fo=2, routed)           0.819    31.385    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__3_n_7
    SLICE_X69Y63         LUT5 (Prop_lut5_I4_O)        0.295    31.680 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__3_i_1__1/O
                         net (fo=5, routed)           0.480    32.160    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__3_i_1__1_n_0
    SLICE_X71Y65         LUT1 (Prop_lut1_I0_O)        0.124    32.284 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__3_i_4/O
                         net (fo=1, routed)           0.000    32.284    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__3_i_4_n_0
    SLICE_X71Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.682 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__8/i__carry__3/CO[3]
                         net (fo=84, routed)          1.294    33.976    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__8/i__carry__3_n_0
    SLICE_X68Y65         LUT5 (Prop_lut5_I1_O)        0.124    34.100 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__1_i_3__0/O
                         net (fo=3, routed)           0.334    34.434    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__1_i_3__0_n_0
    SLICE_X70Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    34.954 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.954    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__1_n_0
    SLICE_X70Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.071 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.071    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__2_n_0
    SLICE_X70Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.188 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.188    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__3_n_0
    SLICE_X70Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.345 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__4/CO[1]
                         net (fo=87, routed)          0.934    36.279    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__4_n_2
    SLICE_X69Y64         LUT5 (Prop_lut5_I3_O)        0.332    36.611 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__1_i_4__4/O
                         net (fo=5, routed)           0.492    37.103    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__1_i_4__4_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.629 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    37.629    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__1_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.743 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    37.743    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__2_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.857 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    37.857    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__3_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.971 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__4/CO[3]
                         net (fo=101, routed)         1.298    39.269    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__4_n_0
    SLICE_X69Y70         LUT5 (Prop_lut5_I3_O)        0.124    39.393 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__4_i_3__0/O
                         net (fo=5, routed)           0.513    39.906    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__4_i_3__0_n_0
    SLICE_X68Y71         LUT1 (Prop_lut1_I0_O)        0.124    40.030 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__4_i_7/O
                         net (fo=1, routed)           0.000    40.030    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__4_i_7_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.580 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__11/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.580    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__11/i__carry__4_n_0
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.737 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__11/i__carry__5/CO[1]
                         net (fo=106, routed)         0.638    41.375    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__11/i__carry__5_n_2
    SLICE_X69Y72         LUT5 (Prop_lut5_I3_O)        0.329    41.704 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__9/O
                         net (fo=5, routed)           0.733    42.437    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__9_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.987 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.987    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__0_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.104 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.104    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__1_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.221 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    43.221    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__2_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.338 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    43.338    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__3_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.455 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    43.455    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__4_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.572 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__5/CO[3]
                         net (fo=108, routed)         1.385    44.957    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__5_n_0
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.150    45.107 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_3__12/O
                         net (fo=1, routed)           0.000    45.107    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_3__12_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    45.577 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000    45.577    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.691 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.691    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__0_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.805 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.805    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__1_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.919 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.919    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__2_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.033 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.033    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__3_n_0
    SLICE_X65Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.147 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    46.147    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__4_n_0
    SLICE_X65Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.261 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__5/CO[3]
                         net (fo=1, routed)           0.009    46.270    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__5_n_0
    SLICE_X65Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.427 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__6/CO[1]
                         net (fo=117, routed)         1.064    47.491    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__6_n_2
    SLICE_X63Y71         LUT6 (Prop_lut6_I4_O)        0.329    47.820 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__10/O
                         net (fo=5, routed)           0.363    48.182    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__10_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    48.689 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.689    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__0_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.803 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.803    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__1_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.917 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.917    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__2_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.031 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__3/CO[3]
                         net (fo=1, routed)           0.009    49.040    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__3_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.154 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    49.154    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__4_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.268 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.268    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__5_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.382 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__6/CO[3]
                         net (fo=117, routed)         1.055    50.437    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__6_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I4_O)        0.124    50.561 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__11/O
                         net (fo=4, routed)           0.426    50.987    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__11_n_0
    SLICE_X63Y73         LUT2 (Prop_lut2_I0_O)        0.124    51.111 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_7__11/O
                         net (fo=1, routed)           0.000    51.111    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_7__11_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.661 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.661    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__0_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.775 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009    51.784    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__1_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.898 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    51.898    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__2_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.012 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.012    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__3_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.126 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.126    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__4_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.240 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.240    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__5_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.354 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.354    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__6_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.511 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__7/CO[1]
                         net (fo=130, routed)         0.767    53.278    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__7_n_2
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.329    53.607 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__6_i_9__3/O
                         net (fo=9, routed)           0.848    54.455    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__6_i_9__3_n_0
    SLICE_X65Y79         LUT6 (Prop_lut6_I0_O)        0.124    54.579 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__6_i_3__1/O
                         net (fo=4, routed)           0.348    54.927    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__6_i_3__1_n_0
    SLICE_X66Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    55.447 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__16/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    55.447    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__16/i__carry__6_n_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.564 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__16/i__carry__7/CO[3]
                         net (fo=142, routed)         1.236    56.800    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__16/i__carry__7_n_0
    SLICE_X68Y79         LUT5 (Prop_lut5_I3_O)        0.124    56.924 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__14/O
                         net (fo=3, routed)           0.366    57.290    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__14_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    57.816 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.816    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__0_n_0
    SLICE_X67Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.930 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.930    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__1_n_0
    SLICE_X67Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.044 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    58.044    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__2_n_0
    SLICE_X67Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.158 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    58.158    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__3_n_0
    SLICE_X67Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.272 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    58.272    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__4_n_0
    SLICE_X67Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.386 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    58.386    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__5_n_0
    SLICE_X67Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.500 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    58.500    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__6_n_0
    SLICE_X67Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.614 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    58.614    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__7_n_0
    SLICE_X67Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.771 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__8/CO[1]
                         net (fo=142, routed)         0.834    59.605    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__8_n_2
    SLICE_X65Y83         LUT5 (Prop_lut5_I3_O)        0.329    59.934 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__15/O
                         net (fo=3, routed)           0.339    60.272    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__15_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    60.822 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    60.822    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__0_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.939 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    60.939    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__1_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.056 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    61.056    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__2_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.173 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    61.173    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__3_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.290 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    61.290    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__4_n_0
    SLICE_X66Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.407 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    61.407    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__5_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.524 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    61.524    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__6_n_0
    SLICE_X66Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.641 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    61.641    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__7_n_0
    SLICE_X66Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.758 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__8/CO[3]
                         net (fo=148, routed)         1.361    63.120    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__8_n_0
    SLICE_X68Y91         LUT3 (Prop_lut3_I0_O)        0.124    63.244 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__7_i_18__0/O
                         net (fo=1, routed)           0.395    63.639    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__7_i_18__0_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I4_O)        0.124    63.763 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__7_i_4__2/O
                         net (fo=7, routed)           0.666    64.429    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__7_i_4__2_n_0
    SLICE_X70Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    64.979 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__19/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    64.979    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__19/i__carry__7_n_0
    SLICE_X70Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.096 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__19/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000    65.096    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__19/i__carry__8_n_0
    SLICE_X70Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.253 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__19/i__carry__9/CO[1]
                         net (fo=158, routed)         1.014    66.267    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__19/i__carry__9_n_2
    SLICE_X70Y96         LUT3 (Prop_lut3_I0_O)        0.332    66.599 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__8_i_13__0/O
                         net (fo=3, routed)           0.683    67.282    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__8_i_13__0_n_0
    SLICE_X71Y96         LUT6 (Prop_lut6_I4_O)        0.124    67.406 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__8_i_3__1/O
                         net (fo=3, routed)           0.564    67.971    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__8_i_3__1_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    68.478 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__20/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000    68.478    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__20/i__carry__8_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.592 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__20/i__carry__9/CO[3]
                         net (fo=153, routed)         1.182    69.774    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__20/i__carry__9_n_0
    SLICE_X65Y93         LUT5 (Prop_lut5_I3_O)        0.124    69.898 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__18/O
                         net (fo=3, routed)           0.336    70.234    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r[3]
    SLICE_X67Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    70.760 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    70.760    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__0_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.874 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    70.874    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__1_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.988 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    70.988    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__2_n_0
    SLICE_X67Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.102 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    71.102    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__3_n_0
    SLICE_X67Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.216 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    71.216    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__4_n_0
    SLICE_X67Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.330 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__5/CO[3]
                         net (fo=1, routed)           0.001    71.331    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__5_n_0
    SLICE_X67Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.445 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    71.445    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__6_n_0
    SLICE_X67Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.559 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    71.559    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__7_n_0
    SLICE_X67Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.673 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000    71.673    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__8_n_0
    SLICE_X67Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.787 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000    71.787    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__9_n_0
    SLICE_X67Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.944 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__10/CO[1]
                         net (fo=91, routed)          0.440    72.384    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__21/i__carry__10_n_2
    SLICE_X65Y104        LUT5 (Prop_lut5_I0_O)        0.329    72.713 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/axi_rdata[1]_i_2/O
                         net (fo=1, routed)           0.651    73.364    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/axi_rdata[1]_i_2_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I0_O)        0.124    73.488 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000    73.488    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X65Y95         FDRE                                         r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4767, routed)        1.512     8.492    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y95         FDRE                                         r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.559     9.051    
                         clock uncertainty           -0.074     8.977    
    SLICE_X65Y95         FDRE (Setup_fdre_C_D)        0.029     9.006    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                         -73.488    
  -------------------------------------------------------------------
                         slack                                -64.482    

Slack (VIOLATED) :        -61.519ns  (required time - arrival time)
  Source:                 mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        71.475ns  (logic 34.089ns (47.694%)  route 37.386ns (52.307%))
  Logic Levels:           131  (CARRY4=97 DSP48E1=2 LUT1=3 LUT2=5 LUT3=3 LUT4=1 LUT5=12 LUT6=8)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4767, routed)        1.630    -0.910    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y55         FDRE                                         r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/slv_reg5_reg[2]/Q
                         net (fo=3, routed)           0.668     0.214    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__2_0[2]
    SLICE_X60Y55         LUT2 (Prop_lut2_I0_O)        0.124     0.338 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry_i_2/O
                         net (fo=1, routed)           0.000     0.338    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry_i_2_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.718 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry/CO[3]
                         net (fo=1, routed)           0.000     0.718    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.835 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.835    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__0_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.952 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.952    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__1_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.069 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.069    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__2_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.288 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__3/O[0]
                         net (fo=4, routed)           0.648     1.936    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz[16]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.143 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.145    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__1_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.663 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__2/P[0]
                         net (fo=2, routed)           1.031     8.694    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__2_n_105
    SLICE_X61Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.818 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry_i_3/O
                         net (fo=1, routed)           0.000     8.818    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry_i_3_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.368 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.368    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.482 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.482    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__0_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.596 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.596    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__1_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.710 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.710    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__2_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.023 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__3/O[3]
                         net (fo=3, routed)           0.856    10.879    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__3[35]
    SLICE_X68Y59         LUT3 (Prop_lut3_I1_O)        0.306    11.185 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__8_i_4/O
                         net (fo=1, routed)           0.825    12.010    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__8_i_4_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.536 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    12.536    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__8_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.650 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    12.650    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__9_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.984 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__10/O[1]
                         net (fo=7, routed)           0.710    13.695    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__10_n_6
    SLICE_X65Y63         LUT1 (Prop_lut1_I0_O)        0.303    13.998 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_5/O
                         net (fo=1, routed)           0.000    13.998    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_5_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.530 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__0/i__carry/CO[3]
                         net (fo=40, routed)          1.201    15.731    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__0/i__carry_n_0
    SLICE_X65Y61         LUT5 (Prop_lut5_I1_O)        0.124    15.855 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    15.855    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_5__0_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.253 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.253    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__1/i__carry_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.410 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__1/i__carry__0/CO[1]
                         net (fo=41, routed)          0.418    16.828    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__1/i__carry__0_n_2
    SLICE_X66Y62         LUT4 (Prop_lut4_I1_O)        0.329    17.157 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_1__1/O
                         net (fo=1, routed)           0.773    17.931    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_1__1_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.316 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.316    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__2/i__carry_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.430 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__2/i__carry__0/CO[3]
                         net (fo=52, routed)          0.938    19.368    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__2/i__carry__0_n_0
    SLICE_X67Y61         LUT5 (Prop_lut5_I1_O)        0.124    19.492 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__0/O
                         net (fo=6, routed)           0.543    20.035    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__0_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    20.585 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.585    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__3/i__carry__0_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.742 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__3/i__carry__1/CO[1]
                         net (fo=55, routed)          0.744    21.486    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__3/i__carry__1_n_2
    SLICE_X62Y59         LUT5 (Prop_lut5_I1_O)        0.332    21.818 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__1/O
                         net (fo=6, routed)           0.372    22.190    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.716 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.716    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__4/i__carry__0_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.830 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__4/i__carry__1/CO[3]
                         net (fo=63, routed)          1.115    23.945    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__4/i__carry__1_n_0
    SLICE_X68Y59         LUT6 (Prop_lut6_I1_O)        0.124    24.069 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__1/O
                         net (fo=6, routed)           0.552    24.621    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__1_n_0
    SLICE_X69Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.128 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.128    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__0_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.242 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.242    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__1_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.399 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__2/CO[1]
                         net (fo=65, routed)          0.802    26.201    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__2_n_2
    SLICE_X68Y58         LUT5 (Prop_lut5_I1_O)        0.329    26.530 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__3/O
                         net (fo=5, routed)           0.364    26.894    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__3_n_0
    SLICE_X71Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.420 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.420    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__0_n_0
    SLICE_X71Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.534 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.534    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__1_n_0
    SLICE_X71Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.648 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__2/CO[3]
                         net (fo=74, routed)          1.045    28.693    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__2_n_0
    SLICE_X68Y58         LUT6 (Prop_lut6_I1_O)        0.124    28.817 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__3/O
                         net (fo=6, routed)           0.776    29.593    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__3_n_0
    SLICE_X70Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    30.113 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.113    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__0_n_0
    SLICE_X70Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.230 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.230    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__1_n_0
    SLICE_X70Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.347 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.347    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__2_n_0
    SLICE_X70Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.566 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__3/O[0]
                         net (fo=2, routed)           0.819    31.385    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__3_n_7
    SLICE_X69Y63         LUT5 (Prop_lut5_I4_O)        0.295    31.680 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__3_i_1__1/O
                         net (fo=5, routed)           0.480    32.160    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__3_i_1__1_n_0
    SLICE_X71Y65         LUT1 (Prop_lut1_I0_O)        0.124    32.284 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__3_i_4/O
                         net (fo=1, routed)           0.000    32.284    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__3_i_4_n_0
    SLICE_X71Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.682 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__8/i__carry__3/CO[3]
                         net (fo=84, routed)          1.294    33.976    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__8/i__carry__3_n_0
    SLICE_X68Y65         LUT5 (Prop_lut5_I1_O)        0.124    34.100 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__1_i_3__0/O
                         net (fo=3, routed)           0.334    34.434    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__1_i_3__0_n_0
    SLICE_X70Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    34.954 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.954    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__1_n_0
    SLICE_X70Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.071 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.071    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__2_n_0
    SLICE_X70Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.188 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.188    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__3_n_0
    SLICE_X70Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.345 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__4/CO[1]
                         net (fo=87, routed)          0.934    36.279    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__4_n_2
    SLICE_X69Y64         LUT5 (Prop_lut5_I3_O)        0.332    36.611 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__1_i_4__4/O
                         net (fo=5, routed)           0.492    37.103    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__1_i_4__4_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.629 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    37.629    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__1_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.743 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    37.743    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__2_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.857 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    37.857    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__3_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.971 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__4/CO[3]
                         net (fo=101, routed)         1.298    39.269    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__4_n_0
    SLICE_X69Y70         LUT5 (Prop_lut5_I3_O)        0.124    39.393 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__4_i_3__0/O
                         net (fo=5, routed)           0.513    39.906    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__4_i_3__0_n_0
    SLICE_X68Y71         LUT1 (Prop_lut1_I0_O)        0.124    40.030 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__4_i_7/O
                         net (fo=1, routed)           0.000    40.030    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__4_i_7_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.580 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__11/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.580    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__11/i__carry__4_n_0
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.737 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__11/i__carry__5/CO[1]
                         net (fo=106, routed)         0.638    41.375    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__11/i__carry__5_n_2
    SLICE_X69Y72         LUT5 (Prop_lut5_I3_O)        0.329    41.704 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__9/O
                         net (fo=5, routed)           0.733    42.437    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__9_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.987 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.987    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__0_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.104 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.104    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__1_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.221 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    43.221    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__2_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.338 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    43.338    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__3_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.455 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    43.455    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__4_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.572 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__5/CO[3]
                         net (fo=108, routed)         1.385    44.957    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__5_n_0
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.150    45.107 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_3__12/O
                         net (fo=1, routed)           0.000    45.107    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_3__12_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    45.577 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000    45.577    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.691 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.691    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__0_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.805 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.805    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__1_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.919 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.919    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__2_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.033 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.033    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__3_n_0
    SLICE_X65Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.147 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    46.147    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__4_n_0
    SLICE_X65Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.261 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__5/CO[3]
                         net (fo=1, routed)           0.009    46.270    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__5_n_0
    SLICE_X65Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.427 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__6/CO[1]
                         net (fo=117, routed)         1.064    47.491    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__6_n_2
    SLICE_X63Y71         LUT6 (Prop_lut6_I4_O)        0.329    47.820 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__10/O
                         net (fo=5, routed)           0.363    48.182    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__10_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    48.689 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.689    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__0_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.803 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.803    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__1_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.917 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.917    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__2_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.031 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__3/CO[3]
                         net (fo=1, routed)           0.009    49.040    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__3_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.154 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    49.154    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__4_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.268 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.268    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__5_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.382 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__6/CO[3]
                         net (fo=117, routed)         1.055    50.437    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__6_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I4_O)        0.124    50.561 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__11/O
                         net (fo=4, routed)           0.426    50.987    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__11_n_0
    SLICE_X63Y73         LUT2 (Prop_lut2_I0_O)        0.124    51.111 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_7__11/O
                         net (fo=1, routed)           0.000    51.111    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_7__11_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.661 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.661    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__0_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.775 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009    51.784    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__1_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.898 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    51.898    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__2_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.012 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.012    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__3_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.126 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.126    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__4_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.240 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.240    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__5_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.354 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.354    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__6_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.511 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__7/CO[1]
                         net (fo=130, routed)         0.767    53.278    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__7_n_2
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.329    53.607 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__6_i_9__3/O
                         net (fo=9, routed)           0.848    54.455    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__6_i_9__3_n_0
    SLICE_X65Y79         LUT6 (Prop_lut6_I0_O)        0.124    54.579 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__6_i_3__1/O
                         net (fo=4, routed)           0.348    54.927    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__6_i_3__1_n_0
    SLICE_X66Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    55.447 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__16/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    55.447    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__16/i__carry__6_n_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.564 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__16/i__carry__7/CO[3]
                         net (fo=142, routed)         1.236    56.800    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__16/i__carry__7_n_0
    SLICE_X68Y79         LUT5 (Prop_lut5_I3_O)        0.124    56.924 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__14/O
                         net (fo=3, routed)           0.366    57.290    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__14_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    57.816 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.816    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__0_n_0
    SLICE_X67Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.930 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.930    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__1_n_0
    SLICE_X67Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.044 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    58.044    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__2_n_0
    SLICE_X67Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.158 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    58.158    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__3_n_0
    SLICE_X67Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.272 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    58.272    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__4_n_0
    SLICE_X67Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.386 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    58.386    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__5_n_0
    SLICE_X67Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.500 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    58.500    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__6_n_0
    SLICE_X67Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.614 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    58.614    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__7_n_0
    SLICE_X67Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.771 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__8/CO[1]
                         net (fo=142, routed)         0.834    59.605    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__8_n_2
    SLICE_X65Y83         LUT5 (Prop_lut5_I3_O)        0.329    59.934 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__15/O
                         net (fo=3, routed)           0.339    60.272    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__15_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    60.822 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    60.822    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__0_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.939 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    60.939    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__1_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.056 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    61.056    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__2_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.173 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    61.173    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__3_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.290 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    61.290    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__4_n_0
    SLICE_X66Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.407 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    61.407    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__5_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.524 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    61.524    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__6_n_0
    SLICE_X66Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.641 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    61.641    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__7_n_0
    SLICE_X66Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.758 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__8/CO[3]
                         net (fo=148, routed)         1.361    63.120    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__8_n_0
    SLICE_X68Y91         LUT3 (Prop_lut3_I0_O)        0.124    63.244 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__7_i_18__0/O
                         net (fo=1, routed)           0.395    63.639    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__7_i_18__0_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I4_O)        0.124    63.763 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__7_i_4__2/O
                         net (fo=7, routed)           0.666    64.429    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__7_i_4__2_n_0
    SLICE_X70Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    64.979 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__19/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    64.979    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__19/i__carry__7_n_0
    SLICE_X70Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.096 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__19/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000    65.096    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__19/i__carry__8_n_0
    SLICE_X70Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.253 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__19/i__carry__9/CO[1]
                         net (fo=158, routed)         1.014    66.267    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__19/i__carry__9_n_2
    SLICE_X70Y96         LUT3 (Prop_lut3_I0_O)        0.332    66.599 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__8_i_13__0/O
                         net (fo=3, routed)           0.683    67.282    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__8_i_13__0_n_0
    SLICE_X71Y96         LUT6 (Prop_lut6_I4_O)        0.124    67.406 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__8_i_3__1/O
                         net (fo=3, routed)           0.564    67.971    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__8_i_3__1_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    68.478 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__20/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000    68.478    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__20/i__carry__8_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.592 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__20/i__carry__9/CO[3]
                         net (fo=153, routed)         1.214    69.805    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__20/i__carry__9_n_0
    SLICE_X62Y91         LUT5 (Prop_lut5_I0_O)        0.124    69.929 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/axi_rdata[2]_i_2/O
                         net (fo=1, routed)           0.512    70.441    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/axi_rdata[2]_i_2_n_0
    SLICE_X62Y84         LUT6 (Prop_lut6_I0_O)        0.124    70.565 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000    70.565    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X62Y84         FDRE                                         r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4767, routed)        1.505     8.485    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y84         FDRE                                         r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.559     9.044    
                         clock uncertainty           -0.074     8.970    
    SLICE_X62Y84         FDRE (Setup_fdre_C_D)        0.077     9.047    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                         -70.565    
  -------------------------------------------------------------------
                         slack                                -61.519    

Slack (VIOLATED) :        -58.267ns  (required time - arrival time)
  Source:                 mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        68.171ns  (logic 33.220ns (48.730%)  route 34.951ns (51.270%))
  Logic Levels:           127  (CARRY4=95 DSP48E1=2 LUT1=3 LUT2=5 LUT3=2 LUT4=1 LUT5=12 LUT6=7)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4767, routed)        1.630    -0.910    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y55         FDRE                                         r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/slv_reg5_reg[2]/Q
                         net (fo=3, routed)           0.668     0.214    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__2_0[2]
    SLICE_X60Y55         LUT2 (Prop_lut2_I0_O)        0.124     0.338 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry_i_2/O
                         net (fo=1, routed)           0.000     0.338    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry_i_2_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.718 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry/CO[3]
                         net (fo=1, routed)           0.000     0.718    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.835 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.835    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__0_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.952 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.952    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__1_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.069 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.069    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__2_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.288 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__3/O[0]
                         net (fo=4, routed)           0.648     1.936    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz[16]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.143 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.145    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__1_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.663 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__2/P[0]
                         net (fo=2, routed)           1.031     8.694    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__2_n_105
    SLICE_X61Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.818 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry_i_3/O
                         net (fo=1, routed)           0.000     8.818    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry_i_3_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.368 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.368    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.482 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.482    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__0_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.596 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.596    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__1_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.710 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.710    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__2_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.023 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__3/O[3]
                         net (fo=3, routed)           0.856    10.879    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__3[35]
    SLICE_X68Y59         LUT3 (Prop_lut3_I1_O)        0.306    11.185 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__8_i_4/O
                         net (fo=1, routed)           0.825    12.010    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__8_i_4_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.536 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    12.536    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__8_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.650 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    12.650    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__9_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.984 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__10/O[1]
                         net (fo=7, routed)           0.710    13.695    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__10_n_6
    SLICE_X65Y63         LUT1 (Prop_lut1_I0_O)        0.303    13.998 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_5/O
                         net (fo=1, routed)           0.000    13.998    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_5_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.530 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__0/i__carry/CO[3]
                         net (fo=40, routed)          1.201    15.731    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__0/i__carry_n_0
    SLICE_X65Y61         LUT5 (Prop_lut5_I1_O)        0.124    15.855 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    15.855    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_5__0_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.253 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.253    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__1/i__carry_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.410 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__1/i__carry__0/CO[1]
                         net (fo=41, routed)          0.418    16.828    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__1/i__carry__0_n_2
    SLICE_X66Y62         LUT4 (Prop_lut4_I1_O)        0.329    17.157 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_1__1/O
                         net (fo=1, routed)           0.773    17.931    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_1__1_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.316 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.316    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__2/i__carry_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.430 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__2/i__carry__0/CO[3]
                         net (fo=52, routed)          0.938    19.368    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__2/i__carry__0_n_0
    SLICE_X67Y61         LUT5 (Prop_lut5_I1_O)        0.124    19.492 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__0/O
                         net (fo=6, routed)           0.543    20.035    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__0_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    20.585 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.585    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__3/i__carry__0_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.742 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__3/i__carry__1/CO[1]
                         net (fo=55, routed)          0.744    21.486    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__3/i__carry__1_n_2
    SLICE_X62Y59         LUT5 (Prop_lut5_I1_O)        0.332    21.818 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__1/O
                         net (fo=6, routed)           0.372    22.190    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.716 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.716    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__4/i__carry__0_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.830 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__4/i__carry__1/CO[3]
                         net (fo=63, routed)          1.115    23.945    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__4/i__carry__1_n_0
    SLICE_X68Y59         LUT6 (Prop_lut6_I1_O)        0.124    24.069 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__1/O
                         net (fo=6, routed)           0.552    24.621    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__1_n_0
    SLICE_X69Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.128 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.128    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__0_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.242 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.242    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__1_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.399 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__2/CO[1]
                         net (fo=65, routed)          0.802    26.201    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__2_n_2
    SLICE_X68Y58         LUT5 (Prop_lut5_I1_O)        0.329    26.530 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__3/O
                         net (fo=5, routed)           0.364    26.894    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__3_n_0
    SLICE_X71Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.420 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.420    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__0_n_0
    SLICE_X71Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.534 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.534    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__1_n_0
    SLICE_X71Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.648 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__2/CO[3]
                         net (fo=74, routed)          1.045    28.693    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__2_n_0
    SLICE_X68Y58         LUT6 (Prop_lut6_I1_O)        0.124    28.817 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__3/O
                         net (fo=6, routed)           0.776    29.593    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__3_n_0
    SLICE_X70Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    30.113 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.113    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__0_n_0
    SLICE_X70Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.230 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.230    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__1_n_0
    SLICE_X70Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.347 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.347    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__2_n_0
    SLICE_X70Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.566 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__3/O[0]
                         net (fo=2, routed)           0.819    31.385    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__3_n_7
    SLICE_X69Y63         LUT5 (Prop_lut5_I4_O)        0.295    31.680 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__3_i_1__1/O
                         net (fo=5, routed)           0.480    32.160    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__3_i_1__1_n_0
    SLICE_X71Y65         LUT1 (Prop_lut1_I0_O)        0.124    32.284 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__3_i_4/O
                         net (fo=1, routed)           0.000    32.284    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__3_i_4_n_0
    SLICE_X71Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.682 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__8/i__carry__3/CO[3]
                         net (fo=84, routed)          1.294    33.976    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__8/i__carry__3_n_0
    SLICE_X68Y65         LUT5 (Prop_lut5_I1_O)        0.124    34.100 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__1_i_3__0/O
                         net (fo=3, routed)           0.334    34.434    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__1_i_3__0_n_0
    SLICE_X70Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    34.954 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.954    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__1_n_0
    SLICE_X70Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.071 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.071    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__2_n_0
    SLICE_X70Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.188 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.188    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__3_n_0
    SLICE_X70Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.345 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__4/CO[1]
                         net (fo=87, routed)          0.934    36.279    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__4_n_2
    SLICE_X69Y64         LUT5 (Prop_lut5_I3_O)        0.332    36.611 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__1_i_4__4/O
                         net (fo=5, routed)           0.492    37.103    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__1_i_4__4_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.629 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    37.629    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__1_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.743 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    37.743    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__2_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.857 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    37.857    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__3_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.971 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__4/CO[3]
                         net (fo=101, routed)         1.298    39.269    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__4_n_0
    SLICE_X69Y70         LUT5 (Prop_lut5_I3_O)        0.124    39.393 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__4_i_3__0/O
                         net (fo=5, routed)           0.513    39.906    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__4_i_3__0_n_0
    SLICE_X68Y71         LUT1 (Prop_lut1_I0_O)        0.124    40.030 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__4_i_7/O
                         net (fo=1, routed)           0.000    40.030    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__4_i_7_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.580 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__11/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.580    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__11/i__carry__4_n_0
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.737 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__11/i__carry__5/CO[1]
                         net (fo=106, routed)         0.638    41.375    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__11/i__carry__5_n_2
    SLICE_X69Y72         LUT5 (Prop_lut5_I3_O)        0.329    41.704 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__9/O
                         net (fo=5, routed)           0.733    42.437    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__9_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.987 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.987    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__0_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.104 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.104    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__1_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.221 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    43.221    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__2_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.338 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    43.338    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__3_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.455 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    43.455    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__4_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.572 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__5/CO[3]
                         net (fo=108, routed)         1.385    44.957    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__5_n_0
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.150    45.107 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_3__12/O
                         net (fo=1, routed)           0.000    45.107    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_3__12_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    45.577 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000    45.577    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.691 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.691    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__0_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.805 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.805    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__1_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.919 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.919    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__2_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.033 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.033    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__3_n_0
    SLICE_X65Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.147 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    46.147    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__4_n_0
    SLICE_X65Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.261 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__5/CO[3]
                         net (fo=1, routed)           0.009    46.270    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__5_n_0
    SLICE_X65Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.427 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__6/CO[1]
                         net (fo=117, routed)         1.064    47.491    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__6_n_2
    SLICE_X63Y71         LUT6 (Prop_lut6_I4_O)        0.329    47.820 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__10/O
                         net (fo=5, routed)           0.363    48.182    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__10_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    48.689 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.689    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__0_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.803 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.803    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__1_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.917 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.917    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__2_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.031 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__3/CO[3]
                         net (fo=1, routed)           0.009    49.040    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__3_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.154 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    49.154    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__4_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.268 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.268    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__5_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.382 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__6/CO[3]
                         net (fo=117, routed)         1.055    50.437    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__6_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I4_O)        0.124    50.561 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__11/O
                         net (fo=4, routed)           0.426    50.987    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__11_n_0
    SLICE_X63Y73         LUT2 (Prop_lut2_I0_O)        0.124    51.111 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_7__11/O
                         net (fo=1, routed)           0.000    51.111    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_7__11_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.661 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.661    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__0_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.775 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009    51.784    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__1_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.898 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    51.898    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__2_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.012 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.012    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__3_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.126 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.126    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__4_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.240 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.240    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__5_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.354 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.354    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__6_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.511 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__7/CO[1]
                         net (fo=130, routed)         0.767    53.278    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__7_n_2
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.329    53.607 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__6_i_9__3/O
                         net (fo=9, routed)           0.848    54.455    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__6_i_9__3_n_0
    SLICE_X65Y79         LUT6 (Prop_lut6_I0_O)        0.124    54.579 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__6_i_3__1/O
                         net (fo=4, routed)           0.348    54.927    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__6_i_3__1_n_0
    SLICE_X66Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    55.447 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__16/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    55.447    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__16/i__carry__6_n_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.564 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__16/i__carry__7/CO[3]
                         net (fo=142, routed)         1.236    56.800    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__16/i__carry__7_n_0
    SLICE_X68Y79         LUT5 (Prop_lut5_I3_O)        0.124    56.924 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__14/O
                         net (fo=3, routed)           0.366    57.290    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__14_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    57.816 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.816    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__0_n_0
    SLICE_X67Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.930 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.930    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__1_n_0
    SLICE_X67Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.044 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    58.044    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__2_n_0
    SLICE_X67Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.158 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    58.158    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__3_n_0
    SLICE_X67Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.272 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    58.272    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__4_n_0
    SLICE_X67Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.386 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    58.386    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__5_n_0
    SLICE_X67Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.500 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    58.500    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__6_n_0
    SLICE_X67Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.614 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    58.614    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__7_n_0
    SLICE_X67Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.771 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__8/CO[1]
                         net (fo=142, routed)         0.834    59.605    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__8_n_2
    SLICE_X65Y83         LUT5 (Prop_lut5_I3_O)        0.329    59.934 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__15/O
                         net (fo=3, routed)           0.339    60.272    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__15_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    60.822 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    60.822    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__0_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.939 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    60.939    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__1_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.056 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    61.056    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__2_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.173 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    61.173    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__3_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.290 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    61.290    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__4_n_0
    SLICE_X66Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.407 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    61.407    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__5_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.524 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    61.524    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__6_n_0
    SLICE_X66Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.641 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    61.641    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__7_n_0
    SLICE_X66Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.758 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__8/CO[3]
                         net (fo=148, routed)         1.361    63.120    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__8_n_0
    SLICE_X68Y91         LUT3 (Prop_lut3_I0_O)        0.124    63.244 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__7_i_18__0/O
                         net (fo=1, routed)           0.395    63.639    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__7_i_18__0_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I4_O)        0.124    63.763 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__7_i_4__2/O
                         net (fo=7, routed)           0.666    64.429    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__7_i_4__2_n_0
    SLICE_X70Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    64.979 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__19/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    64.979    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__19/i__carry__7_n_0
    SLICE_X70Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.096 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__19/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000    65.096    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__19/i__carry__8_n_0
    SLICE_X70Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.253 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__19/i__carry__9/CO[1]
                         net (fo=158, routed)         1.238    66.491    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__19/i__carry__9_n_2
    SLICE_X69Y79         LUT5 (Prop_lut5_I0_O)        0.332    66.823 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/axi_rdata[3]_i_2/O
                         net (fo=1, routed)           0.315    67.138    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/axi_rdata[3]_i_2_n_0
    SLICE_X64Y79         LUT6 (Prop_lut6_I0_O)        0.124    67.262 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    67.262    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X64Y79         FDRE                                         r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4767, routed)        1.501     8.481    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y79         FDRE                                         r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.559     9.040    
                         clock uncertainty           -0.074     8.966    
    SLICE_X64Y79         FDRE (Setup_fdre_C_D)        0.029     8.995    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          8.995    
                         arrival time                         -67.262    
  -------------------------------------------------------------------
                         slack                                -58.267    

Slack (VIOLATED) :        -55.632ns  (required time - arrival time)
  Source:                 mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        65.598ns  (logic 31.940ns (48.691%)  route 33.658ns (51.309%))
  Logic Levels:           122  (CARRY4=92 DSP48E1=2 LUT1=3 LUT2=5 LUT3=1 LUT4=1 LUT5=12 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4767, routed)        1.630    -0.910    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y55         FDRE                                         r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/slv_reg5_reg[2]/Q
                         net (fo=3, routed)           0.668     0.214    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__2_0[2]
    SLICE_X60Y55         LUT2 (Prop_lut2_I0_O)        0.124     0.338 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry_i_2/O
                         net (fo=1, routed)           0.000     0.338    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry_i_2_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.718 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry/CO[3]
                         net (fo=1, routed)           0.000     0.718    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.835 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.835    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__0_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.952 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.952    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__1_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.069 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.069    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__2_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.288 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__3/O[0]
                         net (fo=4, routed)           0.648     1.936    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz[16]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.143 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.145    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__1_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.663 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__2/P[0]
                         net (fo=2, routed)           1.031     8.694    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__2_n_105
    SLICE_X61Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.818 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry_i_3/O
                         net (fo=1, routed)           0.000     8.818    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry_i_3_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.368 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.368    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.482 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.482    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__0_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.596 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.596    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__1_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.710 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.710    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__2_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.023 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__3/O[3]
                         net (fo=3, routed)           0.856    10.879    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__3[35]
    SLICE_X68Y59         LUT3 (Prop_lut3_I1_O)        0.306    11.185 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__8_i_4/O
                         net (fo=1, routed)           0.825    12.010    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__8_i_4_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.536 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    12.536    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__8_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.650 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    12.650    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__9_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.984 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__10/O[1]
                         net (fo=7, routed)           0.710    13.695    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__10_n_6
    SLICE_X65Y63         LUT1 (Prop_lut1_I0_O)        0.303    13.998 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_5/O
                         net (fo=1, routed)           0.000    13.998    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_5_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.530 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__0/i__carry/CO[3]
                         net (fo=40, routed)          1.201    15.731    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__0/i__carry_n_0
    SLICE_X65Y61         LUT5 (Prop_lut5_I1_O)        0.124    15.855 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    15.855    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_5__0_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.253 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.253    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__1/i__carry_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.410 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__1/i__carry__0/CO[1]
                         net (fo=41, routed)          0.418    16.828    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__1/i__carry__0_n_2
    SLICE_X66Y62         LUT4 (Prop_lut4_I1_O)        0.329    17.157 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_1__1/O
                         net (fo=1, routed)           0.773    17.931    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_1__1_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.316 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.316    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__2/i__carry_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.430 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__2/i__carry__0/CO[3]
                         net (fo=52, routed)          0.938    19.368    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__2/i__carry__0_n_0
    SLICE_X67Y61         LUT5 (Prop_lut5_I1_O)        0.124    19.492 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__0/O
                         net (fo=6, routed)           0.543    20.035    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__0_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    20.585 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.585    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__3/i__carry__0_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.742 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__3/i__carry__1/CO[1]
                         net (fo=55, routed)          0.744    21.486    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__3/i__carry__1_n_2
    SLICE_X62Y59         LUT5 (Prop_lut5_I1_O)        0.332    21.818 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__1/O
                         net (fo=6, routed)           0.372    22.190    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.716 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.716    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__4/i__carry__0_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.830 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__4/i__carry__1/CO[3]
                         net (fo=63, routed)          1.115    23.945    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__4/i__carry__1_n_0
    SLICE_X68Y59         LUT6 (Prop_lut6_I1_O)        0.124    24.069 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__1/O
                         net (fo=6, routed)           0.552    24.621    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__1_n_0
    SLICE_X69Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.128 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.128    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__0_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.242 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.242    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__1_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.399 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__2/CO[1]
                         net (fo=65, routed)          0.802    26.201    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__2_n_2
    SLICE_X68Y58         LUT5 (Prop_lut5_I1_O)        0.329    26.530 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__3/O
                         net (fo=5, routed)           0.364    26.894    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__3_n_0
    SLICE_X71Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.420 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.420    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__0_n_0
    SLICE_X71Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.534 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.534    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__1_n_0
    SLICE_X71Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.648 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__2/CO[3]
                         net (fo=74, routed)          1.045    28.693    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__2_n_0
    SLICE_X68Y58         LUT6 (Prop_lut6_I1_O)        0.124    28.817 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__3/O
                         net (fo=6, routed)           0.776    29.593    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__3_n_0
    SLICE_X70Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    30.113 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.113    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__0_n_0
    SLICE_X70Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.230 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.230    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__1_n_0
    SLICE_X70Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.347 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.347    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__2_n_0
    SLICE_X70Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.566 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__3/O[0]
                         net (fo=2, routed)           0.819    31.385    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__3_n_7
    SLICE_X69Y63         LUT5 (Prop_lut5_I4_O)        0.295    31.680 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__3_i_1__1/O
                         net (fo=5, routed)           0.480    32.160    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__3_i_1__1_n_0
    SLICE_X71Y65         LUT1 (Prop_lut1_I0_O)        0.124    32.284 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__3_i_4/O
                         net (fo=1, routed)           0.000    32.284    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__3_i_4_n_0
    SLICE_X71Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.682 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__8/i__carry__3/CO[3]
                         net (fo=84, routed)          1.294    33.976    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__8/i__carry__3_n_0
    SLICE_X68Y65         LUT5 (Prop_lut5_I1_O)        0.124    34.100 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__1_i_3__0/O
                         net (fo=3, routed)           0.334    34.434    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__1_i_3__0_n_0
    SLICE_X70Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    34.954 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.954    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__1_n_0
    SLICE_X70Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.071 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.071    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__2_n_0
    SLICE_X70Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.188 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.188    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__3_n_0
    SLICE_X70Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.345 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__4/CO[1]
                         net (fo=87, routed)          0.934    36.279    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__4_n_2
    SLICE_X69Y64         LUT5 (Prop_lut5_I3_O)        0.332    36.611 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__1_i_4__4/O
                         net (fo=5, routed)           0.492    37.103    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__1_i_4__4_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.629 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    37.629    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__1_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.743 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    37.743    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__2_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.857 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    37.857    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__3_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.971 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__4/CO[3]
                         net (fo=101, routed)         1.298    39.269    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__4_n_0
    SLICE_X69Y70         LUT5 (Prop_lut5_I3_O)        0.124    39.393 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__4_i_3__0/O
                         net (fo=5, routed)           0.513    39.906    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__4_i_3__0_n_0
    SLICE_X68Y71         LUT1 (Prop_lut1_I0_O)        0.124    40.030 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__4_i_7/O
                         net (fo=1, routed)           0.000    40.030    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__4_i_7_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.580 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__11/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.580    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__11/i__carry__4_n_0
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.737 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__11/i__carry__5/CO[1]
                         net (fo=106, routed)         0.638    41.375    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__11/i__carry__5_n_2
    SLICE_X69Y72         LUT5 (Prop_lut5_I3_O)        0.329    41.704 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__9/O
                         net (fo=5, routed)           0.733    42.437    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__9_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.987 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.987    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__0_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.104 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.104    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__1_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.221 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    43.221    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__2_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.338 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    43.338    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__3_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.455 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    43.455    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__4_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.572 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__5/CO[3]
                         net (fo=108, routed)         1.385    44.957    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__5_n_0
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.150    45.107 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_3__12/O
                         net (fo=1, routed)           0.000    45.107    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_3__12_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    45.577 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000    45.577    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.691 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.691    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__0_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.805 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.805    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__1_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.919 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.919    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__2_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.033 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.033    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__3_n_0
    SLICE_X65Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.147 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    46.147    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__4_n_0
    SLICE_X65Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.261 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__5/CO[3]
                         net (fo=1, routed)           0.009    46.270    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__5_n_0
    SLICE_X65Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.427 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__6/CO[1]
                         net (fo=117, routed)         1.064    47.491    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__6_n_2
    SLICE_X63Y71         LUT6 (Prop_lut6_I4_O)        0.329    47.820 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__10/O
                         net (fo=5, routed)           0.363    48.182    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__10_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    48.689 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.689    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__0_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.803 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.803    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__1_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.917 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.917    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__2_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.031 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__3/CO[3]
                         net (fo=1, routed)           0.009    49.040    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__3_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.154 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    49.154    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__4_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.268 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.268    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__5_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.382 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__6/CO[3]
                         net (fo=117, routed)         1.055    50.437    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__6_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I4_O)        0.124    50.561 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__11/O
                         net (fo=4, routed)           0.426    50.987    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__11_n_0
    SLICE_X63Y73         LUT2 (Prop_lut2_I0_O)        0.124    51.111 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_7__11/O
                         net (fo=1, routed)           0.000    51.111    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_7__11_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.661 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.661    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__0_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.775 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009    51.784    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__1_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.898 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    51.898    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__2_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.012 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.012    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__3_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.126 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.126    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__4_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.240 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.240    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__5_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.354 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.354    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__6_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.511 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__7/CO[1]
                         net (fo=130, routed)         0.767    53.278    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__7_n_2
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.329    53.607 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__6_i_9__3/O
                         net (fo=9, routed)           0.848    54.455    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__6_i_9__3_n_0
    SLICE_X65Y79         LUT6 (Prop_lut6_I0_O)        0.124    54.579 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__6_i_3__1/O
                         net (fo=4, routed)           0.348    54.927    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__6_i_3__1_n_0
    SLICE_X66Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    55.447 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__16/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    55.447    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__16/i__carry__6_n_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.564 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__16/i__carry__7/CO[3]
                         net (fo=142, routed)         1.236    56.800    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__16/i__carry__7_n_0
    SLICE_X68Y79         LUT5 (Prop_lut5_I3_O)        0.124    56.924 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__14/O
                         net (fo=3, routed)           0.366    57.290    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__14_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    57.816 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.816    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__0_n_0
    SLICE_X67Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.930 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.930    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__1_n_0
    SLICE_X67Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.044 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    58.044    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__2_n_0
    SLICE_X67Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.158 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    58.158    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__3_n_0
    SLICE_X67Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.272 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    58.272    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__4_n_0
    SLICE_X67Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.386 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    58.386    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__5_n_0
    SLICE_X67Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.500 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    58.500    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__6_n_0
    SLICE_X67Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.614 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    58.614    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__7_n_0
    SLICE_X67Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.771 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__8/CO[1]
                         net (fo=142, routed)         0.834    59.605    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__8_n_2
    SLICE_X65Y83         LUT5 (Prop_lut5_I3_O)        0.329    59.934 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__15/O
                         net (fo=3, routed)           0.339    60.272    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__15_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    60.822 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    60.822    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__0_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.939 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    60.939    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__1_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.056 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    61.056    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__2_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.173 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    61.173    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__3_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.290 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    61.290    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__4_n_0
    SLICE_X66Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.407 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    61.407    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__5_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.524 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    61.524    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__6_n_0
    SLICE_X66Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.641 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    61.641    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__7_n_0
    SLICE_X66Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.758 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__8/CO[3]
                         net (fo=148, routed)         1.764    63.523    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__18/i__carry__8_n_0
    SLICE_X62Y74         LUT5 (Prop_lut5_I0_O)        0.124    63.647 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/axi_rdata[4]_i_2/O
                         net (fo=1, routed)           0.917    64.564    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/axi_rdata[4]_i_2_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.124    64.688 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000    64.688    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X62Y57         FDRE                                         r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4767, routed)        1.510     8.490    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y57         FDRE                                         r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.559     9.049    
                         clock uncertainty           -0.074     8.975    
    SLICE_X62Y57         FDRE (Setup_fdre_C_D)        0.081     9.056    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                          9.056    
                         arrival time                         -64.688    
  -------------------------------------------------------------------
                         slack                                -55.632    

Slack (VIOLATED) :        -52.190ns  (required time - arrival time)
  Source:                 mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        62.186ns  (logic 30.330ns (48.773%)  route 31.856ns (51.227%))
  Logic Levels:           112  (CARRY4=83 DSP48E1=2 LUT1=3 LUT2=5 LUT3=1 LUT4=1 LUT5=11 LUT6=6)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4767, routed)        1.630    -0.910    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y55         FDRE                                         r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/slv_reg5_reg[2]/Q
                         net (fo=3, routed)           0.668     0.214    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__2_0[2]
    SLICE_X60Y55         LUT2 (Prop_lut2_I0_O)        0.124     0.338 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry_i_2/O
                         net (fo=1, routed)           0.000     0.338    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry_i_2_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.718 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry/CO[3]
                         net (fo=1, routed)           0.000     0.718    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.835 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.835    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__0_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.952 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.952    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__1_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.069 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.069    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__2_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.288 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__3/O[0]
                         net (fo=4, routed)           0.648     1.936    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz[16]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.143 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.145    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__1_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.663 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__2/P[0]
                         net (fo=2, routed)           1.031     8.694    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__2_n_105
    SLICE_X61Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.818 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry_i_3/O
                         net (fo=1, routed)           0.000     8.818    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry_i_3_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.368 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.368    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.482 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.482    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__0_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.596 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.596    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__1_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.710 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.710    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__2_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.023 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__3/O[3]
                         net (fo=3, routed)           0.856    10.879    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__3[35]
    SLICE_X68Y59         LUT3 (Prop_lut3_I1_O)        0.306    11.185 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__8_i_4/O
                         net (fo=1, routed)           0.825    12.010    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__8_i_4_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.536 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    12.536    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__8_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.650 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    12.650    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__9_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.984 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__10/O[1]
                         net (fo=7, routed)           0.710    13.695    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__10_n_6
    SLICE_X65Y63         LUT1 (Prop_lut1_I0_O)        0.303    13.998 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_5/O
                         net (fo=1, routed)           0.000    13.998    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_5_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.530 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__0/i__carry/CO[3]
                         net (fo=40, routed)          1.201    15.731    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__0/i__carry_n_0
    SLICE_X65Y61         LUT5 (Prop_lut5_I1_O)        0.124    15.855 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    15.855    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_5__0_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.253 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.253    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__1/i__carry_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.410 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__1/i__carry__0/CO[1]
                         net (fo=41, routed)          0.418    16.828    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__1/i__carry__0_n_2
    SLICE_X66Y62         LUT4 (Prop_lut4_I1_O)        0.329    17.157 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_1__1/O
                         net (fo=1, routed)           0.773    17.931    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_1__1_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.316 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.316    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__2/i__carry_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.430 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__2/i__carry__0/CO[3]
                         net (fo=52, routed)          0.938    19.368    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__2/i__carry__0_n_0
    SLICE_X67Y61         LUT5 (Prop_lut5_I1_O)        0.124    19.492 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__0/O
                         net (fo=6, routed)           0.543    20.035    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__0_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    20.585 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.585    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__3/i__carry__0_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.742 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__3/i__carry__1/CO[1]
                         net (fo=55, routed)          0.744    21.486    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__3/i__carry__1_n_2
    SLICE_X62Y59         LUT5 (Prop_lut5_I1_O)        0.332    21.818 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__1/O
                         net (fo=6, routed)           0.372    22.190    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.716 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.716    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__4/i__carry__0_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.830 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__4/i__carry__1/CO[3]
                         net (fo=63, routed)          1.115    23.945    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__4/i__carry__1_n_0
    SLICE_X68Y59         LUT6 (Prop_lut6_I1_O)        0.124    24.069 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__1/O
                         net (fo=6, routed)           0.552    24.621    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__1_n_0
    SLICE_X69Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.128 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.128    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__0_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.242 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.242    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__1_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.399 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__2/CO[1]
                         net (fo=65, routed)          0.802    26.201    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__2_n_2
    SLICE_X68Y58         LUT5 (Prop_lut5_I1_O)        0.329    26.530 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__3/O
                         net (fo=5, routed)           0.364    26.894    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__3_n_0
    SLICE_X71Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.420 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.420    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__0_n_0
    SLICE_X71Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.534 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.534    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__1_n_0
    SLICE_X71Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.648 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__2/CO[3]
                         net (fo=74, routed)          1.045    28.693    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__2_n_0
    SLICE_X68Y58         LUT6 (Prop_lut6_I1_O)        0.124    28.817 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__3/O
                         net (fo=6, routed)           0.776    29.593    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__3_n_0
    SLICE_X70Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    30.113 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.113    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__0_n_0
    SLICE_X70Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.230 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.230    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__1_n_0
    SLICE_X70Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.347 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.347    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__2_n_0
    SLICE_X70Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.566 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__3/O[0]
                         net (fo=2, routed)           0.819    31.385    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__3_n_7
    SLICE_X69Y63         LUT5 (Prop_lut5_I4_O)        0.295    31.680 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__3_i_1__1/O
                         net (fo=5, routed)           0.480    32.160    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__3_i_1__1_n_0
    SLICE_X71Y65         LUT1 (Prop_lut1_I0_O)        0.124    32.284 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__3_i_4/O
                         net (fo=1, routed)           0.000    32.284    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__3_i_4_n_0
    SLICE_X71Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.682 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__8/i__carry__3/CO[3]
                         net (fo=84, routed)          1.294    33.976    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__8/i__carry__3_n_0
    SLICE_X68Y65         LUT5 (Prop_lut5_I1_O)        0.124    34.100 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__1_i_3__0/O
                         net (fo=3, routed)           0.334    34.434    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__1_i_3__0_n_0
    SLICE_X70Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    34.954 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.954    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__1_n_0
    SLICE_X70Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.071 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.071    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__2_n_0
    SLICE_X70Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.188 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.188    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__3_n_0
    SLICE_X70Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.345 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__4/CO[1]
                         net (fo=87, routed)          0.934    36.279    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__4_n_2
    SLICE_X69Y64         LUT5 (Prop_lut5_I3_O)        0.332    36.611 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__1_i_4__4/O
                         net (fo=5, routed)           0.492    37.103    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__1_i_4__4_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.629 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    37.629    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__1_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.743 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    37.743    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__2_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.857 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    37.857    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__3_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.971 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__4/CO[3]
                         net (fo=101, routed)         1.298    39.269    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__4_n_0
    SLICE_X69Y70         LUT5 (Prop_lut5_I3_O)        0.124    39.393 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__4_i_3__0/O
                         net (fo=5, routed)           0.513    39.906    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__4_i_3__0_n_0
    SLICE_X68Y71         LUT1 (Prop_lut1_I0_O)        0.124    40.030 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__4_i_7/O
                         net (fo=1, routed)           0.000    40.030    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__4_i_7_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.580 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__11/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.580    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__11/i__carry__4_n_0
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.737 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__11/i__carry__5/CO[1]
                         net (fo=106, routed)         0.638    41.375    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__11/i__carry__5_n_2
    SLICE_X69Y72         LUT5 (Prop_lut5_I3_O)        0.329    41.704 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__9/O
                         net (fo=5, routed)           0.733    42.437    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__9_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.987 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.987    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__0_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.104 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.104    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__1_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.221 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    43.221    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__2_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.338 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    43.338    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__3_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.455 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    43.455    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__4_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.572 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__5/CO[3]
                         net (fo=108, routed)         1.385    44.957    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__5_n_0
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.150    45.107 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_3__12/O
                         net (fo=1, routed)           0.000    45.107    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_3__12_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    45.577 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000    45.577    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.691 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.691    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__0_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.805 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.805    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__1_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.919 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.919    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__2_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.033 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.033    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__3_n_0
    SLICE_X65Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.147 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    46.147    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__4_n_0
    SLICE_X65Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.261 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__5/CO[3]
                         net (fo=1, routed)           0.009    46.270    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__5_n_0
    SLICE_X65Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.427 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__6/CO[1]
                         net (fo=117, routed)         1.064    47.491    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__6_n_2
    SLICE_X63Y71         LUT6 (Prop_lut6_I4_O)        0.329    47.820 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__10/O
                         net (fo=5, routed)           0.363    48.182    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__10_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    48.689 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.689    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__0_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.803 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.803    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__1_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.917 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.917    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__2_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.031 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__3/CO[3]
                         net (fo=1, routed)           0.009    49.040    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__3_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.154 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    49.154    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__4_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.268 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.268    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__5_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.382 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__6/CO[3]
                         net (fo=117, routed)         1.055    50.437    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__6_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I4_O)        0.124    50.561 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__11/O
                         net (fo=4, routed)           0.426    50.987    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__11_n_0
    SLICE_X63Y73         LUT2 (Prop_lut2_I0_O)        0.124    51.111 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_7__11/O
                         net (fo=1, routed)           0.000    51.111    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_7__11_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.661 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.661    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__0_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.775 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009    51.784    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__1_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.898 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    51.898    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__2_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.012 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.012    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__3_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.126 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.126    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__4_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.240 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.240    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__5_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.354 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.354    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__6_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.511 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__7/CO[1]
                         net (fo=130, routed)         0.767    53.278    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__7_n_2
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.329    53.607 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__6_i_9__3/O
                         net (fo=9, routed)           0.848    54.455    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__6_i_9__3_n_0
    SLICE_X65Y79         LUT6 (Prop_lut6_I0_O)        0.124    54.579 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__6_i_3__1/O
                         net (fo=4, routed)           0.348    54.927    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__6_i_3__1_n_0
    SLICE_X66Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    55.447 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__16/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    55.447    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__16/i__carry__6_n_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.564 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__16/i__carry__7/CO[3]
                         net (fo=142, routed)         1.236    56.800    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__16/i__carry__7_n_0
    SLICE_X68Y79         LUT5 (Prop_lut5_I3_O)        0.124    56.924 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__14/O
                         net (fo=3, routed)           0.366    57.290    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__14_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    57.816 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.816    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__0_n_0
    SLICE_X67Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.930 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.930    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__1_n_0
    SLICE_X67Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.044 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    58.044    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__2_n_0
    SLICE_X67Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.158 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    58.158    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__3_n_0
    SLICE_X67Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.272 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    58.272    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__4_n_0
    SLICE_X67Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.386 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    58.386    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__5_n_0
    SLICE_X67Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.500 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    58.500    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__6_n_0
    SLICE_X67Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.614 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    58.614    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__7_n_0
    SLICE_X67Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.771 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__8/CO[1]
                         net (fo=142, routed)         1.899    60.669    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__17/i__carry__8_n_2
    SLICE_X73Y60         LUT5 (Prop_lut5_I0_O)        0.329    60.998 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/axi_rdata[5]_i_2/O
                         net (fo=1, routed)           0.154    61.153    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/axi_rdata[5]_i_2_n_0
    SLICE_X73Y60         LUT6 (Prop_lut6_I0_O)        0.124    61.277 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    61.277    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X73Y60         FDRE                                         r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4767, routed)        1.593     8.573    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X73Y60         FDRE                                         r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.559     9.132    
                         clock uncertainty           -0.074     9.058    
    SLICE_X73Y60         FDRE (Setup_fdre_C_D)        0.029     9.087    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                         -61.277    
  -------------------------------------------------------------------
                         slack                                -52.190    

Slack (VIOLATED) :        -49.031ns  (required time - arrival time)
  Source:                 mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        59.078ns  (logic 28.520ns (48.275%)  route 30.558ns (51.725%))
  Logic Levels:           102  (CARRY4=74 DSP48E1=2 LUT1=3 LUT2=5 LUT3=1 LUT4=1 LUT5=10 LUT6=6)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4767, routed)        1.630    -0.910    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y55         FDRE                                         r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/slv_reg5_reg[2]/Q
                         net (fo=3, routed)           0.668     0.214    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__2_0[2]
    SLICE_X60Y55         LUT2 (Prop_lut2_I0_O)        0.124     0.338 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry_i_2/O
                         net (fo=1, routed)           0.000     0.338    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry_i_2_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.718 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry/CO[3]
                         net (fo=1, routed)           0.000     0.718    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.835 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.835    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__0_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.952 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.952    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__1_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.069 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.069    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__2_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.288 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__3/O[0]
                         net (fo=4, routed)           0.648     1.936    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz[16]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.143 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.145    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__1_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.663 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__2/P[0]
                         net (fo=2, routed)           1.031     8.694    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__2_n_105
    SLICE_X61Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.818 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry_i_3/O
                         net (fo=1, routed)           0.000     8.818    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry_i_3_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.368 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.368    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.482 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.482    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__0_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.596 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.596    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__1_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.710 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.710    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__2_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.023 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__3/O[3]
                         net (fo=3, routed)           0.856    10.879    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__3[35]
    SLICE_X68Y59         LUT3 (Prop_lut3_I1_O)        0.306    11.185 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__8_i_4/O
                         net (fo=1, routed)           0.825    12.010    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__8_i_4_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.536 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    12.536    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__8_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.650 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    12.650    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__9_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.984 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__10/O[1]
                         net (fo=7, routed)           0.710    13.695    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__10_n_6
    SLICE_X65Y63         LUT1 (Prop_lut1_I0_O)        0.303    13.998 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_5/O
                         net (fo=1, routed)           0.000    13.998    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_5_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.530 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__0/i__carry/CO[3]
                         net (fo=40, routed)          1.201    15.731    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__0/i__carry_n_0
    SLICE_X65Y61         LUT5 (Prop_lut5_I1_O)        0.124    15.855 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    15.855    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_5__0_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.253 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.253    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__1/i__carry_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.410 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__1/i__carry__0/CO[1]
                         net (fo=41, routed)          0.418    16.828    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__1/i__carry__0_n_2
    SLICE_X66Y62         LUT4 (Prop_lut4_I1_O)        0.329    17.157 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_1__1/O
                         net (fo=1, routed)           0.773    17.931    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_1__1_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.316 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.316    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__2/i__carry_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.430 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__2/i__carry__0/CO[3]
                         net (fo=52, routed)          0.938    19.368    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__2/i__carry__0_n_0
    SLICE_X67Y61         LUT5 (Prop_lut5_I1_O)        0.124    19.492 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__0/O
                         net (fo=6, routed)           0.543    20.035    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__0_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    20.585 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.585    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__3/i__carry__0_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.742 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__3/i__carry__1/CO[1]
                         net (fo=55, routed)          0.744    21.486    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__3/i__carry__1_n_2
    SLICE_X62Y59         LUT5 (Prop_lut5_I1_O)        0.332    21.818 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__1/O
                         net (fo=6, routed)           0.372    22.190    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.716 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.716    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__4/i__carry__0_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.830 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__4/i__carry__1/CO[3]
                         net (fo=63, routed)          1.115    23.945    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__4/i__carry__1_n_0
    SLICE_X68Y59         LUT6 (Prop_lut6_I1_O)        0.124    24.069 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__1/O
                         net (fo=6, routed)           0.552    24.621    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__1_n_0
    SLICE_X69Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.128 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.128    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__0_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.242 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.242    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__1_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.399 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__2/CO[1]
                         net (fo=65, routed)          0.802    26.201    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__2_n_2
    SLICE_X68Y58         LUT5 (Prop_lut5_I1_O)        0.329    26.530 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__3/O
                         net (fo=5, routed)           0.364    26.894    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__3_n_0
    SLICE_X71Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.420 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.420    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__0_n_0
    SLICE_X71Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.534 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.534    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__1_n_0
    SLICE_X71Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.648 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__2/CO[3]
                         net (fo=74, routed)          1.045    28.693    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__2_n_0
    SLICE_X68Y58         LUT6 (Prop_lut6_I1_O)        0.124    28.817 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__3/O
                         net (fo=6, routed)           0.776    29.593    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__3_n_0
    SLICE_X70Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    30.113 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.113    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__0_n_0
    SLICE_X70Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.230 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.230    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__1_n_0
    SLICE_X70Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.347 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.347    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__2_n_0
    SLICE_X70Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.566 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__3/O[0]
                         net (fo=2, routed)           0.819    31.385    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__3_n_7
    SLICE_X69Y63         LUT5 (Prop_lut5_I4_O)        0.295    31.680 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__3_i_1__1/O
                         net (fo=5, routed)           0.480    32.160    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__3_i_1__1_n_0
    SLICE_X71Y65         LUT1 (Prop_lut1_I0_O)        0.124    32.284 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__3_i_4/O
                         net (fo=1, routed)           0.000    32.284    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__3_i_4_n_0
    SLICE_X71Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.682 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__8/i__carry__3/CO[3]
                         net (fo=84, routed)          1.294    33.976    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__8/i__carry__3_n_0
    SLICE_X68Y65         LUT5 (Prop_lut5_I1_O)        0.124    34.100 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__1_i_3__0/O
                         net (fo=3, routed)           0.334    34.434    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__1_i_3__0_n_0
    SLICE_X70Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    34.954 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.954    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__1_n_0
    SLICE_X70Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.071 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.071    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__2_n_0
    SLICE_X70Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.188 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.188    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__3_n_0
    SLICE_X70Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.345 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__4/CO[1]
                         net (fo=87, routed)          0.934    36.279    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__4_n_2
    SLICE_X69Y64         LUT5 (Prop_lut5_I3_O)        0.332    36.611 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__1_i_4__4/O
                         net (fo=5, routed)           0.492    37.103    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__1_i_4__4_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.629 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    37.629    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__1_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.743 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    37.743    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__2_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.857 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    37.857    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__3_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.971 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__4/CO[3]
                         net (fo=101, routed)         1.298    39.269    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__4_n_0
    SLICE_X69Y70         LUT5 (Prop_lut5_I3_O)        0.124    39.393 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__4_i_3__0/O
                         net (fo=5, routed)           0.513    39.906    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__4_i_3__0_n_0
    SLICE_X68Y71         LUT1 (Prop_lut1_I0_O)        0.124    40.030 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__4_i_7/O
                         net (fo=1, routed)           0.000    40.030    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__4_i_7_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.580 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__11/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.580    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__11/i__carry__4_n_0
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.737 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__11/i__carry__5/CO[1]
                         net (fo=106, routed)         0.638    41.375    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__11/i__carry__5_n_2
    SLICE_X69Y72         LUT5 (Prop_lut5_I3_O)        0.329    41.704 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__9/O
                         net (fo=5, routed)           0.733    42.437    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__9_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.987 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.987    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__0_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.104 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.104    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__1_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.221 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    43.221    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__2_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.338 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    43.338    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__3_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.455 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    43.455    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__4_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.572 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__5/CO[3]
                         net (fo=108, routed)         1.385    44.957    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__5_n_0
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.150    45.107 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_3__12/O
                         net (fo=1, routed)           0.000    45.107    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_3__12_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    45.577 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000    45.577    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.691 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.691    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__0_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.805 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.805    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__1_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.919 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.919    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__2_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.033 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.033    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__3_n_0
    SLICE_X65Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.147 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    46.147    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__4_n_0
    SLICE_X65Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.261 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__5/CO[3]
                         net (fo=1, routed)           0.009    46.270    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__5_n_0
    SLICE_X65Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.427 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__6/CO[1]
                         net (fo=117, routed)         1.064    47.491    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__6_n_2
    SLICE_X63Y71         LUT6 (Prop_lut6_I4_O)        0.329    47.820 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__10/O
                         net (fo=5, routed)           0.363    48.182    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__10_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    48.689 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.689    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__0_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.803 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.803    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__1_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.917 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.917    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__2_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.031 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__3/CO[3]
                         net (fo=1, routed)           0.009    49.040    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__3_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.154 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    49.154    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__4_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.268 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.268    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__5_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.382 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__6/CO[3]
                         net (fo=117, routed)         1.055    50.437    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__6_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I4_O)        0.124    50.561 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__11/O
                         net (fo=4, routed)           0.426    50.987    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__11_n_0
    SLICE_X63Y73         LUT2 (Prop_lut2_I0_O)        0.124    51.111 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_7__11/O
                         net (fo=1, routed)           0.000    51.111    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_7__11_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.661 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.661    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__0_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.775 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009    51.784    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__1_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.898 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    51.898    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__2_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.012 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.012    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__3_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.126 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.126    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__4_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.240 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.240    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__5_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.354 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.354    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__6_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.511 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__7/CO[1]
                         net (fo=130, routed)         0.767    53.278    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__7_n_2
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.329    53.607 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__6_i_9__3/O
                         net (fo=9, routed)           0.848    54.455    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__6_i_9__3_n_0
    SLICE_X65Y79         LUT6 (Prop_lut6_I0_O)        0.124    54.579 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__6_i_3__1/O
                         net (fo=4, routed)           0.348    54.927    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__6_i_3__1_n_0
    SLICE_X66Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    55.447 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__16/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    55.447    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__16/i__carry__6_n_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.564 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__16/i__carry__7/CO[3]
                         net (fo=142, routed)         1.191    56.755    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__16/i__carry__7_n_0
    SLICE_X75Y81         LUT5 (Prop_lut5_I0_O)        0.124    56.879 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/axi_rdata[6]_i_2/O
                         net (fo=1, routed)           1.165    58.045    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/axi_rdata[6]_i_2_n_0
    SLICE_X74Y58         LUT6 (Prop_lut6_I0_O)        0.124    58.169 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000    58.169    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X74Y58         FDRE                                         r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4767, routed)        1.596     8.576    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X74Y58         FDRE                                         r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.559     9.135    
                         clock uncertainty           -0.074     9.061    
    SLICE_X74Y58         FDRE (Setup_fdre_C_D)        0.077     9.138    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                          9.138    
                         arrival time                         -58.169    
  -------------------------------------------------------------------
                         slack                                -49.031    

Slack (VIOLATED) :        -45.626ns  (required time - arrival time)
  Source:                 mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        55.590ns  (logic 27.635ns (49.712%)  route 27.955ns (50.288%))
  Logic Levels:           98  (CARRY4=72 DSP48E1=2 LUT1=3 LUT2=4 LUT3=1 LUT4=1 LUT5=10 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4767, routed)        1.630    -0.910    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y55         FDRE                                         r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/slv_reg5_reg[2]/Q
                         net (fo=3, routed)           0.668     0.214    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__2_0[2]
    SLICE_X60Y55         LUT2 (Prop_lut2_I0_O)        0.124     0.338 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry_i_2/O
                         net (fo=1, routed)           0.000     0.338    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry_i_2_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.718 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry/CO[3]
                         net (fo=1, routed)           0.000     0.718    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.835 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.835    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__0_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.952 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.952    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__1_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.069 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.069    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__2_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.288 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__3/O[0]
                         net (fo=4, routed)           0.648     1.936    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz[16]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.143 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.145    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__1_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.663 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__2/P[0]
                         net (fo=2, routed)           1.031     8.694    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__2_n_105
    SLICE_X61Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.818 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry_i_3/O
                         net (fo=1, routed)           0.000     8.818    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry_i_3_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.368 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.368    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.482 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.482    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__0_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.596 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.596    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__1_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.710 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.710    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__2_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.023 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__3/O[3]
                         net (fo=3, routed)           0.856    10.879    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__3[35]
    SLICE_X68Y59         LUT3 (Prop_lut3_I1_O)        0.306    11.185 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__8_i_4/O
                         net (fo=1, routed)           0.825    12.010    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__8_i_4_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.536 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    12.536    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__8_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.650 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    12.650    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__9_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.984 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__10/O[1]
                         net (fo=7, routed)           0.710    13.695    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__10_n_6
    SLICE_X65Y63         LUT1 (Prop_lut1_I0_O)        0.303    13.998 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_5/O
                         net (fo=1, routed)           0.000    13.998    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_5_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.530 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__0/i__carry/CO[3]
                         net (fo=40, routed)          1.201    15.731    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__0/i__carry_n_0
    SLICE_X65Y61         LUT5 (Prop_lut5_I1_O)        0.124    15.855 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    15.855    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_5__0_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.253 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.253    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__1/i__carry_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.410 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__1/i__carry__0/CO[1]
                         net (fo=41, routed)          0.418    16.828    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__1/i__carry__0_n_2
    SLICE_X66Y62         LUT4 (Prop_lut4_I1_O)        0.329    17.157 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_1__1/O
                         net (fo=1, routed)           0.773    17.931    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_1__1_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.316 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.316    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__2/i__carry_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.430 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__2/i__carry__0/CO[3]
                         net (fo=52, routed)          0.938    19.368    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__2/i__carry__0_n_0
    SLICE_X67Y61         LUT5 (Prop_lut5_I1_O)        0.124    19.492 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__0/O
                         net (fo=6, routed)           0.543    20.035    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__0_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    20.585 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.585    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__3/i__carry__0_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.742 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__3/i__carry__1/CO[1]
                         net (fo=55, routed)          0.744    21.486    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__3/i__carry__1_n_2
    SLICE_X62Y59         LUT5 (Prop_lut5_I1_O)        0.332    21.818 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__1/O
                         net (fo=6, routed)           0.372    22.190    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.716 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.716    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__4/i__carry__0_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.830 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__4/i__carry__1/CO[3]
                         net (fo=63, routed)          1.115    23.945    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__4/i__carry__1_n_0
    SLICE_X68Y59         LUT6 (Prop_lut6_I1_O)        0.124    24.069 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__1/O
                         net (fo=6, routed)           0.552    24.621    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__1_n_0
    SLICE_X69Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.128 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.128    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__0_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.242 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.242    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__1_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.399 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__2/CO[1]
                         net (fo=65, routed)          0.802    26.201    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__2_n_2
    SLICE_X68Y58         LUT5 (Prop_lut5_I1_O)        0.329    26.530 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__3/O
                         net (fo=5, routed)           0.364    26.894    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__3_n_0
    SLICE_X71Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.420 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.420    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__0_n_0
    SLICE_X71Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.534 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.534    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__1_n_0
    SLICE_X71Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.648 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__2/CO[3]
                         net (fo=74, routed)          1.045    28.693    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__2_n_0
    SLICE_X68Y58         LUT6 (Prop_lut6_I1_O)        0.124    28.817 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__3/O
                         net (fo=6, routed)           0.776    29.593    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__3_n_0
    SLICE_X70Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    30.113 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.113    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__0_n_0
    SLICE_X70Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.230 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.230    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__1_n_0
    SLICE_X70Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.347 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.347    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__2_n_0
    SLICE_X70Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.566 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__3/O[0]
                         net (fo=2, routed)           0.819    31.385    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__3_n_7
    SLICE_X69Y63         LUT5 (Prop_lut5_I4_O)        0.295    31.680 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__3_i_1__1/O
                         net (fo=5, routed)           0.480    32.160    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__3_i_1__1_n_0
    SLICE_X71Y65         LUT1 (Prop_lut1_I0_O)        0.124    32.284 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__3_i_4/O
                         net (fo=1, routed)           0.000    32.284    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__3_i_4_n_0
    SLICE_X71Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.682 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__8/i__carry__3/CO[3]
                         net (fo=84, routed)          1.294    33.976    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__8/i__carry__3_n_0
    SLICE_X68Y65         LUT5 (Prop_lut5_I1_O)        0.124    34.100 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__1_i_3__0/O
                         net (fo=3, routed)           0.334    34.434    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__1_i_3__0_n_0
    SLICE_X70Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    34.954 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.954    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__1_n_0
    SLICE_X70Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.071 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.071    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__2_n_0
    SLICE_X70Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.188 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.188    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__3_n_0
    SLICE_X70Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.345 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__4/CO[1]
                         net (fo=87, routed)          0.934    36.279    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__4_n_2
    SLICE_X69Y64         LUT5 (Prop_lut5_I3_O)        0.332    36.611 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__1_i_4__4/O
                         net (fo=5, routed)           0.492    37.103    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__1_i_4__4_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.629 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    37.629    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__1_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.743 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    37.743    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__2_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.857 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    37.857    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__3_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.971 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__4/CO[3]
                         net (fo=101, routed)         1.298    39.269    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__4_n_0
    SLICE_X69Y70         LUT5 (Prop_lut5_I3_O)        0.124    39.393 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__4_i_3__0/O
                         net (fo=5, routed)           0.513    39.906    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__4_i_3__0_n_0
    SLICE_X68Y71         LUT1 (Prop_lut1_I0_O)        0.124    40.030 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__4_i_7/O
                         net (fo=1, routed)           0.000    40.030    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__4_i_7_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.580 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__11/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.580    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__11/i__carry__4_n_0
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.737 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__11/i__carry__5/CO[1]
                         net (fo=106, routed)         0.638    41.375    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__11/i__carry__5_n_2
    SLICE_X69Y72         LUT5 (Prop_lut5_I3_O)        0.329    41.704 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__9/O
                         net (fo=5, routed)           0.733    42.437    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__9_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.987 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.987    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__0_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.104 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.104    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__1_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.221 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    43.221    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__2_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.338 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    43.338    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__3_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.455 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    43.455    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__4_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.572 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__5/CO[3]
                         net (fo=108, routed)         1.385    44.957    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__5_n_0
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.150    45.107 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_3__12/O
                         net (fo=1, routed)           0.000    45.107    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_3__12_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    45.577 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000    45.577    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.691 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.691    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__0_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.805 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.805    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__1_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.919 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.919    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__2_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.033 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.033    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__3_n_0
    SLICE_X65Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.147 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    46.147    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__4_n_0
    SLICE_X65Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.261 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__5/CO[3]
                         net (fo=1, routed)           0.009    46.270    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__5_n_0
    SLICE_X65Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.427 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__6/CO[1]
                         net (fo=117, routed)         1.064    47.491    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__6_n_2
    SLICE_X63Y71         LUT6 (Prop_lut6_I4_O)        0.329    47.820 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__10/O
                         net (fo=5, routed)           0.363    48.182    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__10_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    48.689 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.689    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__0_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.803 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.803    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__1_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.917 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.917    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__2_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.031 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__3/CO[3]
                         net (fo=1, routed)           0.009    49.040    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__3_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.154 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    49.154    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__4_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.268 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.268    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__5_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.382 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__6/CO[3]
                         net (fo=117, routed)         1.055    50.437    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__6_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I4_O)        0.124    50.561 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__11/O
                         net (fo=4, routed)           0.426    50.987    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__11_n_0
    SLICE_X63Y73         LUT2 (Prop_lut2_I0_O)        0.124    51.111 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_7__11/O
                         net (fo=1, routed)           0.000    51.111    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_7__11_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.661 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.661    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__0_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.775 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009    51.784    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__1_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.898 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    51.898    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__2_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.012 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.012    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__3_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.126 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.126    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__4_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.240 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.240    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__5_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.354 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.354    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__6_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.511 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__7/CO[1]
                         net (fo=130, routed)         1.434    53.945    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__15/i__carry__7_n_2
    SLICE_X62Y57         LUT5 (Prop_lut5_I0_O)        0.329    54.274 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/axi_rdata[7]_i_2/O
                         net (fo=1, routed)           0.282    54.556    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/axi_rdata[7]_i_2_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.124    54.680 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000    54.680    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X62Y57         FDRE                                         r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4767, routed)        1.510     8.490    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y57         FDRE                                         r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.559     9.049    
                         clock uncertainty           -0.074     8.975    
    SLICE_X62Y57         FDRE (Setup_fdre_C_D)        0.079     9.054    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                          9.054    
                         arrival time                         -54.680    
  -------------------------------------------------------------------
                         slack                                -45.626    

Slack (VIOLATED) :        -42.746ns  (required time - arrival time)
  Source:                 mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        52.713ns  (logic 25.791ns (48.927%)  route 26.922ns (51.073%))
  Logic Levels:           88  (CARRY4=64 DSP48E1=2 LUT1=3 LUT2=3 LUT3=1 LUT4=1 LUT5=10 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4767, routed)        1.630    -0.910    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y55         FDRE                                         r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/slv_reg5_reg[2]/Q
                         net (fo=3, routed)           0.668     0.214    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__2_0[2]
    SLICE_X60Y55         LUT2 (Prop_lut2_I0_O)        0.124     0.338 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry_i_2/O
                         net (fo=1, routed)           0.000     0.338    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry_i_2_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.718 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry/CO[3]
                         net (fo=1, routed)           0.000     0.718    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.835 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.835    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__0_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.952 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.952    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__1_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.069 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.069    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__2_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.288 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__3/O[0]
                         net (fo=4, routed)           0.648     1.936    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz[16]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.143 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.145    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__1_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.663 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__2/P[0]
                         net (fo=2, routed)           1.031     8.694    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__2_n_105
    SLICE_X61Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.818 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry_i_3/O
                         net (fo=1, routed)           0.000     8.818    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry_i_3_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.368 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.368    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.482 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.482    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__0_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.596 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.596    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__1_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.710 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.710    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__2_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.023 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__3/O[3]
                         net (fo=3, routed)           0.856    10.879    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__3[35]
    SLICE_X68Y59         LUT3 (Prop_lut3_I1_O)        0.306    11.185 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__8_i_4/O
                         net (fo=1, routed)           0.825    12.010    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__8_i_4_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.536 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    12.536    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__8_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.650 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    12.650    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__9_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.984 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__10/O[1]
                         net (fo=7, routed)           0.710    13.695    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__10_n_6
    SLICE_X65Y63         LUT1 (Prop_lut1_I0_O)        0.303    13.998 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_5/O
                         net (fo=1, routed)           0.000    13.998    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_5_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.530 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__0/i__carry/CO[3]
                         net (fo=40, routed)          1.201    15.731    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__0/i__carry_n_0
    SLICE_X65Y61         LUT5 (Prop_lut5_I1_O)        0.124    15.855 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    15.855    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_5__0_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.253 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.253    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__1/i__carry_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.410 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__1/i__carry__0/CO[1]
                         net (fo=41, routed)          0.418    16.828    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__1/i__carry__0_n_2
    SLICE_X66Y62         LUT4 (Prop_lut4_I1_O)        0.329    17.157 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_1__1/O
                         net (fo=1, routed)           0.773    17.931    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_1__1_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.316 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.316    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__2/i__carry_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.430 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__2/i__carry__0/CO[3]
                         net (fo=52, routed)          0.938    19.368    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__2/i__carry__0_n_0
    SLICE_X67Y61         LUT5 (Prop_lut5_I1_O)        0.124    19.492 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__0/O
                         net (fo=6, routed)           0.543    20.035    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__0_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    20.585 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.585    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__3/i__carry__0_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.742 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__3/i__carry__1/CO[1]
                         net (fo=55, routed)          0.744    21.486    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__3/i__carry__1_n_2
    SLICE_X62Y59         LUT5 (Prop_lut5_I1_O)        0.332    21.818 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__1/O
                         net (fo=6, routed)           0.372    22.190    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.716 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.716    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__4/i__carry__0_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.830 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__4/i__carry__1/CO[3]
                         net (fo=63, routed)          1.115    23.945    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__4/i__carry__1_n_0
    SLICE_X68Y59         LUT6 (Prop_lut6_I1_O)        0.124    24.069 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__1/O
                         net (fo=6, routed)           0.552    24.621    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__1_n_0
    SLICE_X69Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.128 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.128    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__0_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.242 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.242    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__1_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.399 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__2/CO[1]
                         net (fo=65, routed)          0.802    26.201    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__2_n_2
    SLICE_X68Y58         LUT5 (Prop_lut5_I1_O)        0.329    26.530 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__3/O
                         net (fo=5, routed)           0.364    26.894    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__3_n_0
    SLICE_X71Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.420 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.420    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__0_n_0
    SLICE_X71Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.534 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.534    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__1_n_0
    SLICE_X71Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.648 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__2/CO[3]
                         net (fo=74, routed)          1.045    28.693    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__2_n_0
    SLICE_X68Y58         LUT6 (Prop_lut6_I1_O)        0.124    28.817 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__3/O
                         net (fo=6, routed)           0.776    29.593    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__3_n_0
    SLICE_X70Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    30.113 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.113    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__0_n_0
    SLICE_X70Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.230 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.230    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__1_n_0
    SLICE_X70Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.347 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.347    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__2_n_0
    SLICE_X70Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.566 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__3/O[0]
                         net (fo=2, routed)           0.819    31.385    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__3_n_7
    SLICE_X69Y63         LUT5 (Prop_lut5_I4_O)        0.295    31.680 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__3_i_1__1/O
                         net (fo=5, routed)           0.480    32.160    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__3_i_1__1_n_0
    SLICE_X71Y65         LUT1 (Prop_lut1_I0_O)        0.124    32.284 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__3_i_4/O
                         net (fo=1, routed)           0.000    32.284    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__3_i_4_n_0
    SLICE_X71Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.682 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__8/i__carry__3/CO[3]
                         net (fo=84, routed)          1.294    33.976    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__8/i__carry__3_n_0
    SLICE_X68Y65         LUT5 (Prop_lut5_I1_O)        0.124    34.100 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__1_i_3__0/O
                         net (fo=3, routed)           0.334    34.434    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__1_i_3__0_n_0
    SLICE_X70Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    34.954 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.954    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__1_n_0
    SLICE_X70Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.071 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.071    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__2_n_0
    SLICE_X70Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.188 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.188    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__3_n_0
    SLICE_X70Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.345 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__4/CO[1]
                         net (fo=87, routed)          0.934    36.279    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__4_n_2
    SLICE_X69Y64         LUT5 (Prop_lut5_I3_O)        0.332    36.611 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__1_i_4__4/O
                         net (fo=5, routed)           0.492    37.103    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__1_i_4__4_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.629 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    37.629    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__1_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.743 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    37.743    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__2_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.857 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    37.857    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__3_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.971 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__4/CO[3]
                         net (fo=101, routed)         1.298    39.269    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__4_n_0
    SLICE_X69Y70         LUT5 (Prop_lut5_I3_O)        0.124    39.393 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__4_i_3__0/O
                         net (fo=5, routed)           0.513    39.906    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__4_i_3__0_n_0
    SLICE_X68Y71         LUT1 (Prop_lut1_I0_O)        0.124    40.030 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__4_i_7/O
                         net (fo=1, routed)           0.000    40.030    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__4_i_7_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.580 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__11/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.580    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__11/i__carry__4_n_0
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.737 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__11/i__carry__5/CO[1]
                         net (fo=106, routed)         0.638    41.375    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__11/i__carry__5_n_2
    SLICE_X69Y72         LUT5 (Prop_lut5_I3_O)        0.329    41.704 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__9/O
                         net (fo=5, routed)           0.733    42.437    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__9_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.987 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.987    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__0_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.104 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.104    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__1_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.221 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    43.221    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__2_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.338 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    43.338    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__3_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.455 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    43.455    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__4_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.572 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__5/CO[3]
                         net (fo=108, routed)         1.385    44.957    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__5_n_0
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.150    45.107 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_3__12/O
                         net (fo=1, routed)           0.000    45.107    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_3__12_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    45.577 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000    45.577    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.691 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.691    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__0_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.805 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.805    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__1_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.919 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.919    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__2_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.033 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.033    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__3_n_0
    SLICE_X65Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.147 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    46.147    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__4_n_0
    SLICE_X65Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.261 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__5/CO[3]
                         net (fo=1, routed)           0.009    46.270    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__5_n_0
    SLICE_X65Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.427 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__6/CO[1]
                         net (fo=117, routed)         1.064    47.491    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__6_n_2
    SLICE_X63Y71         LUT6 (Prop_lut6_I4_O)        0.329    47.820 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__10/O
                         net (fo=5, routed)           0.363    48.182    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__10_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    48.689 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.689    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__0_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.803 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.803    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__1_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.917 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.917    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__2_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.031 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__3/CO[3]
                         net (fo=1, routed)           0.009    49.040    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__3_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.154 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    49.154    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__4_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.268 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.268    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__5_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.382 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__6/CO[3]
                         net (fo=117, routed)         1.341    50.724    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__14/i__carry__6_n_0
    SLICE_X65Y67         LUT5 (Prop_lut5_I0_O)        0.124    50.848 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/axi_rdata[8]_i_2/O
                         net (fo=1, routed)           0.831    51.679    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/axi_rdata[8]_i_2_n_0
    SLICE_X66Y57         LUT6 (Prop_lut6_I0_O)        0.124    51.803 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000    51.803    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X66Y57         FDRE                                         r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4767, routed)        1.511     8.491    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y57         FDRE                                         r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.559     9.050    
                         clock uncertainty           -0.074     8.976    
    SLICE_X66Y57         FDRE (Setup_fdre_C_D)        0.081     9.057    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                          9.057    
                         arrival time                         -51.803    
  -------------------------------------------------------------------
                         slack                                -42.746    

Slack (VIOLATED) :        -40.025ns  (required time - arrival time)
  Source:                 mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        50.076ns  (logic 24.476ns (48.878%)  route 25.600ns (51.122%))
  Logic Levels:           80  (CARRY4=57 DSP48E1=2 LUT1=3 LUT2=3 LUT3=1 LUT4=1 LUT5=10 LUT6=3)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4767, routed)        1.630    -0.910    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y55         FDRE                                         r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/slv_reg5_reg[2]/Q
                         net (fo=3, routed)           0.668     0.214    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__2_0[2]
    SLICE_X60Y55         LUT2 (Prop_lut2_I0_O)        0.124     0.338 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry_i_2/O
                         net (fo=1, routed)           0.000     0.338    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry_i_2_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.718 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry/CO[3]
                         net (fo=1, routed)           0.000     0.718    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.835 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.835    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__0_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.952 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.952    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__1_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.069 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.069    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__2_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.288 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz_carry__3/O[0]
                         net (fo=4, routed)           0.648     1.936    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz[16]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.143 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.145    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__1_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.663 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__2/P[0]
                         net (fo=2, routed)           1.031     8.694    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__2_n_105
    SLICE_X61Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.818 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry_i_3/O
                         net (fo=1, routed)           0.000     8.818    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry_i_3_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.368 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.368    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.482 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.482    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__0_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.596 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.596    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__1_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.710 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.710    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__2_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.023 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2_carry__3/O[3]
                         net (fo=3, routed)           0.856    10.879    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dz2__3[35]
    SLICE_X68Y59         LUT3 (Prop_lut3_I1_O)        0.306    11.185 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__8_i_4/O
                         net (fo=1, routed)           0.825    12.010    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__8_i_4_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.536 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    12.536    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__8_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.650 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    12.650    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__9_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.984 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__10/O[1]
                         net (fo=7, routed)           0.710    13.695    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/dist2__0_carry__10_n_6
    SLICE_X65Y63         LUT1 (Prop_lut1_I0_O)        0.303    13.998 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_5/O
                         net (fo=1, routed)           0.000    13.998    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_5_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.530 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__0/i__carry/CO[3]
                         net (fo=40, routed)          1.201    15.731    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__0/i__carry_n_0
    SLICE_X65Y61         LUT5 (Prop_lut5_I1_O)        0.124    15.855 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    15.855    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_5__0_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.253 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.253    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__1/i__carry_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.410 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__1/i__carry__0/CO[1]
                         net (fo=41, routed)          0.418    16.828    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__1/i__carry__0_n_2
    SLICE_X66Y62         LUT4 (Prop_lut4_I1_O)        0.329    17.157 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_1__1/O
                         net (fo=1, routed)           0.773    17.931    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_1__1_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.316 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.316    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__2/i__carry_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.430 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__2/i__carry__0/CO[3]
                         net (fo=52, routed)          0.938    19.368    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__2/i__carry__0_n_0
    SLICE_X67Y61         LUT5 (Prop_lut5_I1_O)        0.124    19.492 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__0/O
                         net (fo=6, routed)           0.543    20.035    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__0_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    20.585 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.585    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__3/i__carry__0_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.742 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__3/i__carry__1/CO[1]
                         net (fo=55, routed)          0.744    21.486    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__3/i__carry__1_n_2
    SLICE_X62Y59         LUT5 (Prop_lut5_I1_O)        0.332    21.818 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__1/O
                         net (fo=6, routed)           0.372    22.190    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.716 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.716    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__4/i__carry__0_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.830 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__4/i__carry__1/CO[3]
                         net (fo=63, routed)          1.115    23.945    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__4/i__carry__1_n_0
    SLICE_X68Y59         LUT6 (Prop_lut6_I1_O)        0.124    24.069 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__1/O
                         net (fo=6, routed)           0.552    24.621    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__1_n_0
    SLICE_X69Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.128 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.128    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__0_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.242 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.242    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__1_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.399 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__2/CO[1]
                         net (fo=65, routed)          0.802    26.201    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__5/i__carry__2_n_2
    SLICE_X68Y58         LUT5 (Prop_lut5_I1_O)        0.329    26.530 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__3/O
                         net (fo=5, routed)           0.364    26.894    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__3_n_0
    SLICE_X71Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.420 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.420    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__0_n_0
    SLICE_X71Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.534 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.534    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__1_n_0
    SLICE_X71Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.648 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__2/CO[3]
                         net (fo=74, routed)          1.045    28.693    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__6/i__carry__2_n_0
    SLICE_X68Y58         LUT6 (Prop_lut6_I1_O)        0.124    28.817 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__3/O
                         net (fo=6, routed)           0.776    29.593    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_3__3_n_0
    SLICE_X70Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    30.113 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.113    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__0_n_0
    SLICE_X70Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.230 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.230    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__1_n_0
    SLICE_X70Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.347 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.347    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__2_n_0
    SLICE_X70Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.566 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__3/O[0]
                         net (fo=2, routed)           0.819    31.385    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__7/i__carry__3_n_7
    SLICE_X69Y63         LUT5 (Prop_lut5_I4_O)        0.295    31.680 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__3_i_1__1/O
                         net (fo=5, routed)           0.480    32.160    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__3_i_1__1_n_0
    SLICE_X71Y65         LUT1 (Prop_lut1_I0_O)        0.124    32.284 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__3_i_4/O
                         net (fo=1, routed)           0.000    32.284    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__3_i_4_n_0
    SLICE_X71Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.682 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__8/i__carry__3/CO[3]
                         net (fo=84, routed)          1.294    33.976    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__8/i__carry__3_n_0
    SLICE_X68Y65         LUT5 (Prop_lut5_I1_O)        0.124    34.100 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__1_i_3__0/O
                         net (fo=3, routed)           0.334    34.434    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__1_i_3__0_n_0
    SLICE_X70Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    34.954 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.954    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__1_n_0
    SLICE_X70Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.071 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.071    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__2_n_0
    SLICE_X70Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.188 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.188    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__3_n_0
    SLICE_X70Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.345 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__4/CO[1]
                         net (fo=87, routed)          0.934    36.279    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__9/i__carry__4_n_2
    SLICE_X69Y64         LUT5 (Prop_lut5_I3_O)        0.332    36.611 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__1_i_4__4/O
                         net (fo=5, routed)           0.492    37.103    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__1_i_4__4_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.629 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    37.629    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__1_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.743 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    37.743    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__2_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.857 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    37.857    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__3_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.971 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__4/CO[3]
                         net (fo=101, routed)         1.298    39.269    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__10/i__carry__4_n_0
    SLICE_X69Y70         LUT5 (Prop_lut5_I3_O)        0.124    39.393 f  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__4_i_3__0/O
                         net (fo=5, routed)           0.513    39.906    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__4_i_3__0_n_0
    SLICE_X68Y71         LUT1 (Prop_lut1_I0_O)        0.124    40.030 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__4_i_7/O
                         net (fo=1, routed)           0.000    40.030    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__4_i_7_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.580 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__11/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.580    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__11/i__carry__4_n_0
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.737 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__11/i__carry__5/CO[1]
                         net (fo=106, routed)         0.638    41.375    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__11/i__carry__5_n_2
    SLICE_X69Y72         LUT5 (Prop_lut5_I3_O)        0.329    41.704 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__9/O
                         net (fo=5, routed)           0.733    42.437    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry__0_i_4__9_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.987 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.987    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__0_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.104 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.104    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__1_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.221 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    43.221    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__2_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.338 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    43.338    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__3_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.455 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    43.455    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__4_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.572 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__5/CO[3]
                         net (fo=108, routed)         1.385    44.957    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__12/i__carry__5_n_0
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.150    45.107 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_3__12/O
                         net (fo=1, routed)           0.000    45.107    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/i__carry_i_3__12_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    45.577 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000    45.577    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.691 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.691    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__0_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.805 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.805    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__1_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.919 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.919    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__2_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.033 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.033    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__3_n_0
    SLICE_X65Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.147 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    46.147    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__4_n_0
    SLICE_X65Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.261 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__5/CO[3]
                         net (fo=1, routed)           0.009    46.270    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__5_n_0
    SLICE_X65Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.427 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__6/CO[1]
                         net (fo=117, routed)         1.491    47.918    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/r1_inferred__13/i__carry__6_n_2
    SLICE_X65Y67         LUT5 (Prop_lut5_I0_O)        0.329    48.247 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/axi_rdata[9]_i_2/O
                         net (fo=1, routed)           0.795    49.042    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/axi_rdata[9]_i_2_n_0
    SLICE_X74Y59         LUT6 (Prop_lut6_I0_O)        0.124    49.166 r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/distancia_euclidiana/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    49.166    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X74Y59         FDRE                                         r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4767, routed)        1.595     8.575    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X74Y59         FDRE                                         r  mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.559     9.134    
                         clock uncertainty           -0.074     9.060    
    SLICE_X74Y59         FDRE (Setup_fdre_C_D)        0.081     9.141    mb_design_i/DistanciaEuclidianaV3_0/U0/DistanciaEuclidianaV3_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                          9.141    
                         arrival time                         -49.166    
  -------------------------------------------------------------------
                         slack                                -40.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 mb_design_i/axi_gpio_switches/U0/ip2bus_data_i_D1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.204%)  route 0.201ns (58.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4767, routed)        0.561    -0.603    mb_design_i/axi_gpio_switches/U0/s_axi_aclk
    SLICE_X51Y65         FDRE                                         r  mb_design_i/axi_gpio_switches/U0/ip2bus_data_i_D1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  mb_design_i/axi_gpio_switches/U0/ip2bus_data_i_D1_reg[28]/Q
                         net (fo=1, routed)           0.201    -0.261    mb_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[3]
    SLICE_X55Y66         FDRE                                         r  mb_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4767, routed)        0.827    -0.846    mb_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X55Y66         FDRE                                         r  mb_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                         clock pessimism              0.504    -0.342    
    SLICE_X55Y66         FDRE (Hold_fdre_C_D)         0.070    -0.272    mb_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.668%)  route 0.197ns (58.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4767, routed)        0.628    -0.536    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X55Y38         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[28]/Q
                         net (fo=1, routed)           0.197    -0.197    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg_n_0_[28]
    SLICE_X50Y38         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4767, routed)        0.903    -0.770    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X50Y38         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[28]/C
                         clock pessimism              0.501    -0.270    
    SLICE_X50Y38         FDRE (Hold_fdre_C_D)         0.060    -0.210    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[28]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.730%)  route 0.214ns (60.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4767, routed)        0.630    -0.534    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X52Y45         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[7]/Q
                         net (fo=1, routed)           0.214    -0.179    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg_n_0_[7]
    SLICE_X50Y45         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4767, routed)        0.905    -0.768    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X50Y45         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[7]/C
                         clock pessimism              0.501    -0.268    
    SLICE_X50Y45         FDRE (Hold_fdre_C_D)         0.063    -0.205    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/status_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.669%)  route 0.168ns (54.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4767, routed)        0.642    -0.522    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Clk
    SLICE_X15Y49         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_count_reg[11]/Q
                         net (fo=3, routed)           0.168    -0.213    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_count_reg__0[11]
    SLICE_X14Y50         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/status_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4767, routed)        0.847    -0.826    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Clk
    SLICE_X14Y50         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/status_count_reg[11]/C
                         clock pessimism              0.504    -0.322    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.076    -0.246    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/status_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[1]_srl30/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.487%)  route 0.173ns (57.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4767, routed)        0.635    -0.529    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X64Y49         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.401 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[31]/Q
                         net (fo=1, routed)           0.173    -0.227    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg_n_0_[31]
    SLICE_X66Y50         SRLC32E                                      r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[1]_srl30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4767, routed)        0.841    -0.832    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X66Y50         SRLC32E                                      r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[1]_srl30/CLK
                         clock pessimism              0.504    -0.328    
    SLICE_X66Y50         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.064    -0.264    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[1]_srl30
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[10].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.597%)  route 0.215ns (60.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4767, routed)        0.630    -0.534    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[10].Gen_Instr_DFF/Clk
    SLICE_X55Y43         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[10].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[10].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.215    -0.178    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/D[21]
    SLICE_X51Y41         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4767, routed)        0.904    -0.769    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X51Y41         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[10]/C
                         clock pessimism              0.501    -0.269    
    SLICE_X51Y41         FDRE (Hold_fdre_C_D)         0.046    -0.223    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mb_design_i/axi_gpio_switches/U0/ip2bus_data_i_D1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.046%)  route 0.217ns (56.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4767, routed)        0.560    -0.604    mb_design_i/axi_gpio_switches/U0/s_axi_aclk
    SLICE_X50Y66         FDRE                                         r  mb_design_i/axi_gpio_switches/U0/ip2bus_data_i_D1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  mb_design_i/axi_gpio_switches/U0/ip2bus_data_i_D1_reg[27]/Q
                         net (fo=1, routed)           0.217    -0.223    mb_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[4]
    SLICE_X55Y66         FDRE                                         r  mb_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4767, routed)        0.827    -0.846    mb_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X55Y66         FDRE                                         r  mb_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism              0.504    -0.342    
    SLICE_X55Y66         FDRE (Hold_fdre_C_D)         0.072    -0.270    mb_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].Doutb_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.164ns (36.336%)  route 0.287ns (63.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4767, routed)        0.566    -0.598    mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/s_axi_aclk
    SLICE_X58Y54         FDRE                                         r  mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].Doutb_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].Doutb_reg[12]/Q
                         net (fo=1, routed)           0.287    -0.147    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Interrupt_Address[19]
    SLICE_X59Y48         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4767, routed)        0.908    -0.765    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X59Y48         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[19]/C
                         clock pessimism              0.504    -0.261    
    SLICE_X59Y48         FDRE (Hold_fdre_C_D)         0.066    -0.195    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[19]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_brki_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.wb_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.807%)  route 0.147ns (47.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4767, routed)        0.635    -0.529    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X42Y49         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_brki_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_brki_hit_reg/Q
                         net (fo=1, routed)           0.147    -0.218    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/m0_brki_hit
    SLICE_X42Y50         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.wb_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4767, routed)        0.839    -0.834    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X42Y50         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.wb_brki_hit_reg/C
                         clock pessimism              0.504    -0.330    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.059    -0.271    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.wb_brki_hit_reg
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/status_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.018%)  route 0.195ns (57.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4767, routed)        0.642    -0.522    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Clk
    SLICE_X15Y48         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_count_reg[5]/Q
                         net (fo=5, routed)           0.195    -0.186    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_count_reg[5]
    SLICE_X15Y50         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/status_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mb_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mb_design_i/clk_wiz_1/inst/clk_in1_mb_design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mb_design_i/clk_wiz_1/inst/clk_out1_mb_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mb_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4767, routed)        0.847    -0.826    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Clk
    SLICE_X15Y50         FDRE                                         r  mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/status_count_reg[5]/C
                         clock pessimism              0.504    -0.322    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.072    -0.250    mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/status_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mb_design_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6      mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6      mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y7      mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y7      mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10     mb_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10     mb_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10     mb_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10     mb_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6      mb_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6      mb_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y49     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y49     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y49     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y49     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y49     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y49     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y49     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y49     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y40     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y40     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y40     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y40     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y40     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y40     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y40     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y40     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y40     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y40     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y39     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y39     mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mb_design_clk_wiz_1_0
  To Clock:  clkfbout_mb_design_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mb_design_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   mb_design_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  mb_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



