# Tá»« C Ä‘áº¿n MIPS vÃ  CPU

## 1. Tá»•ng quan
ChÆ°Æ¡ng trÃ¬nh báº¡n viáº¿t báº±ng ngÃ´n ngá»¯ báº­c cao (C, Java, Python, â€¦) **khÃ´ng cháº¡y trá»±c tiáº¿p trÃªn CPU**, mÃ  pháº£i tráº£i qua nhiá»u bÆ°á»›c dá»‹ch xuá»‘ng má»©c tháº¥p hÆ¡n.  

HÃ¬nh minh há»a bÃªn dÆ°á»›i mÃ´ táº£ **quÃ¡ trÃ¬nh chuyá»ƒn Ä‘á»•i tá»« C â†’ Assembly â†’ Machine Code â†’ Hardware**:

![MIPS Pipeline](https://user-images.githubusercontent.com/12626454/55367336-2d11d000-551f-11e9-9e81-78d0d0e01ba6.png)

---

## 2. CÃ¡c má»©c trá»«u tÆ°á»£ng

### ğŸ”¹ High Level Language (NgÃ´n ngá»¯ báº­c cao)
- Code dá»… hiá»ƒu cho con ngÆ°á»i.  
- VÃ­ dá»¥ (C):  
```c
temp = v[k];
v[k] = v[k+1];
v[k+1] = temp;
```

### ğŸ”¹ Compiler (TrÃ¬nh biÃªn dá»‹ch)
- Dá»‹ch tá»« ngÃ´n ngá»¯ báº­c cao sang Assembly.

### ğŸ”¹ Assembly Language (NgÃ´n ngá»¯ há»£p ngá»¯ â€” MIPS)
- Gáº§n vá»›i mÃ£ mÃ¡y, dá»… Ä‘á»c hÆ¡n nhá»‹ phÃ¢n.
- VÃ­ dá»¥ (MIPS assembly):
```mips
lw   $t0, 0($s2)   # load v[k]
lw   $t1, 4($s2)   # load v[k+1]
sw   $t1, 0($s2)   # v[k] = v[k+1]
sw   $t0, 4($s2)   # v[k+1] = temp
```

## ğŸ”¹ Assembler
- Biáº¿n Assembly thÃ nh Machine Code (nhá»‹ phÃ¢n).
- VÃ­ dá»¥:
```mips
0000 1001 1100 0110 0010 1010 1111 0101 ...
```

## ğŸ”¹ Machine Interpretation
- CPU Ä‘á»c mÃ£ nhá»‹ phÃ¢n vÃ  thá»±c hiá»‡n lá»‡nh.

## ğŸ”¹ Hardware Architecture
- á» má»©c khá»‘i: CPU gá»“m
- Register File (táº­p thanh ghi)
- ALU (Arithmetic Logic Unit)
- Bá»™ nhá»›, bus, â€¦

## ğŸ”¹ Logic Circuit
- Má»©c tháº¥p nháº¥t: cÃ¡c cá»•ng logic (AND, OR, NOT) táº¡o thÃ nh ALU vÃ  CPU.

## 3. CÃ¡c loáº¡i Assembly phá»• biáº¿n hiá»‡n nay  

Má»—i kiáº¿n trÃºc CPU cÃ³ **Assembly Language** riÃªng (vÃ¬ táº­p lá»‡nh khÃ¡c nhau). 4 loáº¡i phá»• biáº¿n nháº¥t:  

---

### ğŸ”¹ x86 / x86-64 (Intel, AMD)  
- ÄÆ°á»£c dÃ¹ng rá»™ng rÃ£i trÃªn **PC, laptop, server**.  
- CÃ³ 2 cÃº phÃ¡p chÃ­nh: **Intel syntax** vÃ  **AT&T syntax**.  
- VÃ­ dá»¥ (Intel syntax): `mov eax, 5` ; `add eax, 3`  

![](https://assets.euromoneydigital.com/dims4/default/d29160e/2147483647/strip/true/crop/840x472+0+0/resize/840x472!/quality/90/?url=http%3A%2F%2Feuromoney-brightspot.s3.amazonaws.com%2Ff2%2F1d%2F77a3b6c34db8b30b896648320b5a%2Fnews-images-2024-10-17t171643-837.png)

---

### ğŸ”¹ ARM Assembly  
- DÃ¹ng trÃªn **Ä‘iá»‡n thoáº¡i, tablet, IoT, Apple M1/M2, Raspberry Pi**.  
- Æ¯u Ä‘iá»ƒm: **tiáº¿t kiá»‡m Ä‘iá»‡n, hiá»‡u nÄƒng cao**, ráº¥t phá»• biáº¿n trÃªn di Ä‘á»™ng.  
- VÃ­ dá»¥: `MOV R0, #5` ; `ADD R0, R0, #3`  

![](https://cellphones.com.vn/sforum/wp-content/uploads/2022/06/apple-arm-4-1.jpg)

---

### ğŸ”¹ RISC-V Assembly
- Kiáº¿n trÃºc má»Ÿ (open source), ngÃ y cÃ ng Ä‘Æ°á»£c dÃ¹ng trong nghiÃªn cá»©u vÃ  chip má»›i.
- ÄÆ¡n giáº£n nhÆ° MIPS nhÆ°ng hiá»‡n Ä‘áº¡i hÆ¡n.
- RISC-V lÃ  ISA má»Ÿ, giÃºp Trung Quá»‘c thoÃ¡t phá»¥ thuá»™c cÃ´ng nghá»‡ Má»¹. Vá»›i lá»±c lÆ°á»£ng nhÃ¢n sá»± lá»›n, há»‡ sinh thÃ¡i máº¡nh, vÃ  chÃ­nh sÃ¡ch há»— trá»£ toÃ n diá»‡n, Trung Quá»‘c Ä‘ang vÆ°Æ¡n lÃªn dáº«n Ä‘áº§u RISC-V, khiáº¿n phÆ°Æ¡ng TÃ¢y lo ngáº¡i cáº£ vá» kinh táº¿ láº«n an ninh.
- VÃ­ dá»¥: `add x5, x6, x7`

![](https://techovedas.com/wp-content/uploads/2025/03/RISC-V-China-US.webp)


---

### ğŸ”¹ MIPS Assembly  
- ThÆ°á»ng dÃ¹ng trong **giáº£ng dáº¡y** vÃ  má»™t sá»‘ há»‡ nhÃºng cÅ© (router, console PS1/PS2).  
- CÃº phÃ¡p gá»n gÃ ng, dá»… há»c cho ngÆ°á»i má»›i báº¯t Ä‘áº§u.  
- VÃ­ dá»¥: `li $t0, 5` ; `addi $t0, $t0, 3`  
