{"files":[{"patch":"@@ -2,1 +2,1 @@\n- * Copyright (c) 1997, 2021, Oracle and\/or its affiliates. All rights reserved.\n+ * Copyright (c) 1997, 2022, Oracle and\/or its affiliates. All rights reserved.\n@@ -150,1 +150,0 @@\n-               lzcnt_intel  : 1,\n@@ -155,1 +154,1 @@\n-                            : 22;\n+                            : 23;\n@@ -591,2 +590,2 @@\n-    if(is_intel()) {\n-      if(_cpuid_info.ext_cpuid1_ecx.bits.lzcnt_intel != 0)\n+    if (is_intel()) {\n+      if (_cpuid_info.ext_cpuid1_ecx.bits.lzcnt != 0) {\n@@ -594,2 +593,2 @@\n-      \/\/ for Intel, ecx.bits.misalignsse bit (bit 8) indicates support for prefetchw\n-      if (_cpuid_info.ext_cpuid1_ecx.bits.misalignsse != 0) {\n+      }\n+      if (_cpuid_info.ext_cpuid1_ecx.bits.prefetchw != 0) {\n@@ -602,1 +601,1 @@\n-      if (_cpuid_info.ext_cpuid1_ecx.bits.lzcnt_intel != 0)\n+      if (_cpuid_info.ext_cpuid1_ecx.bits.lzcnt != 0) {\n@@ -604,2 +603,2 @@\n-      \/\/ for ZX, ecx.bits.misalignsse bit (bit 8) indicates support for prefetchw\n-      if (_cpuid_info.ext_cpuid1_ecx.bits.misalignsse != 0) {\n+      }\n+      if (_cpuid_info.ext_cpuid1_ecx.bits.prefetchw != 0) {\n","filename":"src\/hotspot\/cpu\/x86\/vm_version_x86.hpp","additions":9,"deletions":10,"binary":false,"changes":19,"status":"modified"}]}