
<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">
<head>
<meta charset="UTF-8"/>
<title>SystemVerilog - Wikipedia</title>
<script>document.documentElement.className="client-js";RLCONF={"wgBreakFrames":!1,"wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgRequestId":"Xn82agpAMNMAA@YLZagAAACO","wgCSPNonce":!1,"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":!1,"wgNamespaceNumber":0,"wgPageName":"SystemVerilog","wgTitle":"SystemVerilog","wgCurRevisionId":941438615,"wgRevisionId":941438615,"wgArticleId":2540686,"wgIsArticle":!0,"wgIsRedirect":!1,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["Use American English from April 2019","All Wikipedia articles written in American English","Articles with short description","Wikipedia articles needing clarification from September 2018","All Wikipedia articles needing clarification","Wikipedia articles needing clarification from November 2018",
"All articles with vague or ambiguous time","Vague or ambiguous time from September 2018","Wikipedia articles in need of updating from September 2018","All Wikipedia articles in need of updating","Hardware description languages","Hardware verification languages","System description languages"],"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgRelevantPageName":"SystemVerilog","wgRelevantArticleId":2540686,"wgIsProbablyEditable":!0,"wgRelevantPageIsProbablyEditable":!0,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgMediaViewerOnClick":!0,"wgMediaViewerEnabledByDefault":!0,"wgPopupsReferencePreviews":!1,"wgPopupsConflictsWithNavPopupGadget":!1,"wgVisualEditor":{"pageLanguageCode":"en","pageLanguageDir":"ltr","pageVariantFallbacks":"en"},"wgMFDisplayWikibaseDescriptions":{"search":!0,"nearby":!0,"watchlist":!0,"tagline":!1},"wgWMESchemaEditAttemptStepOversample":!1,"wgULSCurrentAutonym":"English","wgNoticeProject":"wikipedia","wgWikibaseItemId":
"Q1387402","wgCentralAuthMobileDomain":!1,"wgEditSubmitButtonLabelPublish":!0};RLSTATE={"ext.globalCssJs.user.styles":"ready","site.styles":"ready","noscript":"ready","user.styles":"ready","ext.globalCssJs.user":"ready","user":"ready","user.options":"loading","ext.cite.styles":"ready","ext.pygments":"ready","jquery.makeCollapsible.styles":"ready","mediawiki.toc.styles":"ready","skins.vector.styles.legacy":"ready","wikibase.client.init":"ready","ext.visualEditor.desktopArticleTarget.noscript":"ready","ext.uls.interlanguage":"ready","ext.wikimediaBadges":"ready"};RLPAGEMODULES=["ext.cite.ux-enhancements","site","mediawiki.page.startup","skins.vector.js","mediawiki.page.ready","jquery.makeCollapsible","mediawiki.toc","ext.gadget.ReferenceTooltips","ext.gadget.charinsert","ext.gadget.refToolbar","ext.gadget.extra-toolbar-buttons","ext.gadget.switcher","ext.centralauth.centralautologin","mmv.head","mmv.bootstrap.autostart","ext.popups","ext.visualEditor.desktopArticleTarget.init",
"ext.visualEditor.targetLoader","ext.eventLogging","ext.wikimediaEvents","ext.navigationTiming","ext.uls.compactlinks","ext.uls.interface","ext.cx.eventlogging.campaigns","ext.quicksurveys.init","ext.centralNotice.geoIP","ext.centralNotice.startUp"];</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.loader.implement("user.options@1hzgi",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});});</script>
<link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=ext.cite.styles%7Cext.pygments%2CwikimediaBadges%7Cext.uls.interlanguage%7Cext.visualEditor.desktopArticleTarget.noscript%7Cjquery.makeCollapsible.styles%7Cmediawiki.toc.styles%7Cskins.vector.styles.legacy%7Cwikibase.client.init&amp;only=styles&amp;skin=vector"/>
<script async="" src="/w/load.php?lang=en&amp;modules=startup&amp;only=scripts&amp;raw=1&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.35.0-wmf.25"/>
<meta name="referrer" content="origin"/>
<meta name="referrer" content="origin-when-crossorigin"/>
<meta name="referrer" content="origin-when-cross-origin"/>
<meta property="og:image" content="https://upload.wikimedia.org/wikipedia/en/e/ef/SystemVerilog_logo.png"/>
<link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=SystemVerilog&amp;action=edit"/>
<link rel="edit" title="Edit this page" href="/w/index.php?title=SystemVerilog&amp;action=edit"/>
<link rel="apple-touch-icon" href="/static/apple-touch/wikipedia.png"/>
<link rel="shortcut icon" href="/static/favicon/wikipedia.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="//en.wikipedia.org/w/api.php?action=rsd"/>
<link rel="license" href="//creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="alternate" type="application/atom+xml" title="Wikipedia Atom feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=atom"/>
<link rel="canonical" href="https://en.wikipedia.org/wiki/SystemVerilog"/>
<link rel="dns-prefetch" href="//login.wikimedia.org"/>
<link rel="dns-prefetch" href="//meta.wikimedia.org" />
<!--[if lt IE 9]><script src="/w/resources/lib/html5shiv/html5shiv.js"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject mw-editable page-SystemVerilog rootpage-SystemVerilog skin-vector action-view">
<div id="mw-page-base" class="noprint"></div>
<div id="mw-head-base" class="noprint"></div>
<div id="content" class="mw-body" role="main">
	<a id="top"></a>
	<div id="siteNotice" class="mw-body-content"><!-- CentralNotice --></div>
	<div class="mw-indicators mw-body-content">
</div>

	<h1 id="firstHeading" class="firstHeading" lang="en">SystemVerilog</h1>
	
	<div id="bodyContent" class="mw-body-content">
		<div id="siteSub" class="noprint">From Wikipedia, the free encyclopedia</div>
		<div id="contentSub"></div>
		
		
		<div id="jump-to-nav"></div>
		<a class="mw-jump-link" href="#mw-head">Jump to navigation</a>
		<a class="mw-jump-link" href="#p-search">Jump to search</a>
		<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><p class="mw-empty-elt">
</p>
<div class="shortdescription nomobile noexcerpt noprint searchaux" style="display:none">hardware description and hardware verification language</div>
<table class="infobox vevent" style="width:22em"><caption class="summary">SystemVerilog</caption><tbody><tr><td colspan="2" style="text-align:center"><a href="/wiki/File:SystemVerilog_logo.png" class="image"><img alt="SystemVerilog logo.png" src="//upload.wikimedia.org/wikipedia/en/thumb/e/ef/SystemVerilog_logo.png/240px-SystemVerilog_logo.png" decoding="async" width="240" height="84" srcset="//upload.wikimedia.org/wikipedia/en/e/ef/SystemVerilog_logo.png 1.5x" data-file-width="294" data-file-height="103" /></a><div>SystemVerilog logo</div></td></tr><tr><th scope="row"><a href="/wiki/Programming_paradigm" title="Programming paradigm">Paradigm</a></th><td><a href="/wiki/Structured_programming" title="Structured programming">Structured</a> (design)<br /><a href="/wiki/Object-oriented_programming" title="Object-oriented programming">Object-oriented</a> (verification)</td></tr><tr><th scope="row"><a href="/wiki/Software_design" title="Software design">Designed&#160;by</a></th><td><a href="/wiki/Synopsys" title="Synopsys">Synopsys</a>, later <a href="/wiki/IEEE" class="mw-redirect" title="IEEE">IEEE</a></td></tr><tr><th scope="row">First&#160;appeared</th><td>2002<span class="noprint">&#59;&#32;18&#160;years ago</span><span style="display:none">&#160;(<span class="bday dtstart published updated">2002</span>)</span></td></tr><tr><td colspan="2" style="text-align:center"></td></tr><tr><th scope="row" style="white-space: nowrap;"><a href="/wiki/Software_release_life_cycle" title="Software release life cycle">Stable release</a></th><td><div style="margin:0px;">IEEE 1800-2017
   / February&#160;22, 2018<span class="noprint">&#59;&#32;2 years ago</span><span style="display:none">&#160;(<span class="bday dtstart published updated">2018-02-22</span>)</span></div></td></tr><tr style="display:none"><td colspan="2">
</td></tr><tr><th scope="row"><a href="/wiki/Type_system" title="Type system">Typing discipline</a></th><td><a href="/wiki/Type_system" title="Type system">Static</a>, <a href="/wiki/Weak_typing" class="mw-redirect" title="Weak typing">weak</a></td></tr><tr><th scope="row"><a href="/wiki/Filename_extension" title="Filename extension">Filename extensions</a></th><td>.sv, <a href="/wiki/Header_file" class="mw-redirect" title="Header file">.svh</a></td></tr><tr><th colspan="2" style="text-align:center;background-color: #eee;">Influenced by</th></tr><tr><td colspan="2" style="text-align:center">Design: <a href="/wiki/Verilog" title="Verilog">Verilog</a>, <a href="/wiki/VHDL" title="VHDL">VHDL</a>, <a href="/wiki/C%2B%2B" title="C++">C++</a>, 
Verification: <a href="/wiki/OpenVera" title="OpenVera">OpenVera</a>, <a href="/wiki/Java_(programming_language)" title="Java (programming language)">Java</a></td></tr></tbody></table>
<p><b>SystemVerilog</b>, standardized as <b>IEEE 1800</b>, is a <a href="/wiki/Hardware_description_language" title="Hardware description language">hardware description</a> and <a href="/wiki/Hardware_verification_language" title="Hardware verification language">hardware verification language</a> used to model, <a href="/wiki/Hardware_design" class="mw-redirect" title="Hardware design">design</a>, <a href="/wiki/Test_bench" title="Test bench">simulate</a>, <a href="/wiki/Functional_verification" title="Functional verification">test</a> and <a href="/wiki/Logic_synthesis" title="Logic synthesis">implement</a> electronic systems. SystemVerilog is based on <a href="/wiki/Verilog" title="Verilog">Verilog</a> and some extensions, and since 2008 Verilog is now part of the same <a href="/wiki/IEEE_standard" class="mw-redirect" title="IEEE standard">IEEE standard</a>. It is commonly used in the <a href="/wiki/Semiconductor" title="Semiconductor">semiconductor</a> and <a href="/wiki/Electronics" title="Electronics">electronic</a> design industry as an evolution of Verilog.
</p>
<div id="toc" class="toc" role="navigation" aria-labelledby="mw-toc-heading"><input type="checkbox" role="button" id="toctogglecheckbox" class="toctogglecheckbox" style="display:none" /><div class="toctitle" lang="en" dir="ltr"><h2 id="mw-toc-heading">Contents</h2><span class="toctogglespan"><label class="toctogglelabel" for="toctogglecheckbox"></label></span></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#History"><span class="tocnumber">1</span> <span class="toctext">History</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#Design_features"><span class="tocnumber">2</span> <span class="toctext">Design features</span></a>
<ul>
<li class="toclevel-2 tocsection-3"><a href="#Data_lifetime"><span class="tocnumber">2.1</span> <span class="toctext">Data lifetime</span></a></li>
<li class="toclevel-2 tocsection-4"><a href="#New_data_types"><span class="tocnumber">2.2</span> <span class="toctext">New data types</span></a></li>
<li class="toclevel-2 tocsection-5"><a href="#Procedural_blocks"><span class="tocnumber">2.3</span> <span class="toctext">Procedural blocks</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-6"><a href="#Interfaces"><span class="tocnumber">3</span> <span class="toctext">Interfaces</span></a></li>
<li class="toclevel-1 tocsection-7"><a href="#Verification_features"><span class="tocnumber">4</span> <span class="toctext">Verification features</span></a>
<ul>
<li class="toclevel-2 tocsection-8"><a href="#New_data_types_2"><span class="tocnumber">4.1</span> <span class="toctext">New data types</span></a></li>
<li class="toclevel-2 tocsection-9"><a href="#Classes"><span class="tocnumber">4.2</span> <span class="toctext">Classes</span></a></li>
<li class="toclevel-2 tocsection-10"><a href="#Constrained_random_generation"><span class="tocnumber">4.3</span> <span class="toctext">Constrained random generation</span></a>
<ul>
<li class="toclevel-3 tocsection-11"><a href="#Randomization_methods"><span class="tocnumber">4.3.1</span> <span class="toctext">Randomization methods</span></a></li>
<li class="toclevel-3 tocsection-12"><a href="#Controlling_constraints"><span class="tocnumber">4.3.2</span> <span class="toctext">Controlling constraints</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-13"><a href="#Assertions"><span class="tocnumber">4.4</span> <span class="toctext">Assertions</span></a></li>
<li class="toclevel-2 tocsection-14"><a href="#Coverage"><span class="tocnumber">4.5</span> <span class="toctext">Coverage</span></a></li>
<li class="toclevel-2 tocsection-15"><a href="#Synchronization"><span class="tocnumber">4.6</span> <span class="toctext">Synchronization</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-16"><a href="#General_improvements_to_classical_Verilog"><span class="tocnumber">5</span> <span class="toctext">General improvements to classical Verilog</span></a></li>
<li class="toclevel-1 tocsection-17"><a href="#Verification_and_synthesis_software"><span class="tocnumber">6</span> <span class="toctext">Verification and synthesis software</span></a></li>
<li class="toclevel-1 tocsection-18"><a href="#See_also"><span class="tocnumber">7</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1 tocsection-19"><a href="#References"><span class="tocnumber">8</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1 tocsection-20"><a href="#External_links"><span class="tocnumber">9</span> <span class="toctext">External links</span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="History">History</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=SystemVerilog&amp;action=edit&amp;section=1" title="Edit section: History">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>SystemVerilog started with the donation of the Superlog language to <a href="/wiki/Accellera" title="Accellera">Accellera</a> in 2002 by the startup company Co-Design Automation.<sup id="cite_ref-1" class="reference"><a href="#cite_note-1">&#91;1&#93;</a></sup> The bulk of the verification functionality is based on the <a href="/wiki/OpenVera" title="OpenVera">OpenVera</a> language donated by <a href="/wiki/Synopsys" title="Synopsys">Synopsys</a>. In 2005, SystemVerilog was adopted as <a href="/wiki/IEEE" class="mw-redirect" title="IEEE">IEEE</a> Standard 1800-2005.<sup id="cite_ref-2" class="reference"><a href="#cite_note-2">&#91;2&#93;</a></sup> In 2009, the standard was merged with the base Verilog (IEEE 1364-2005) standard, creating IEEE Standard 1800-2009. The current version is IEEE standard 1800-2017.<sup id="cite_ref-3" class="reference"><a href="#cite_note-3">&#91;3&#93;</a></sup>
</p><p>The feature-set of SystemVerilog can be divided into two distinct roles:
</p>
<ol><li>SystemVerilog for <a href="/wiki/Register-transfer_level" title="Register-transfer level">register-transfer level</a> (RTL) design is an extension of <a href="/wiki/Verilog" title="Verilog">Verilog-2005</a>; all features of that language are available in SystemVerilog. Therefore, Verilog is a subset of SystemVerilog.</li>
<li>SystemVerilog for verification uses extensive <a href="/wiki/Object-oriented_programming" title="Object-oriented programming">object-oriented programming</a> techniques and is more closely related to <a href="/wiki/Java_(programming_language)" title="Java (programming language)">Java</a> than Verilog. These constructs are generally not synthesizable.</li></ol>
<p>The remainder of this article discusses the features of SystemVerilog not present in <a href="/wiki/Verilog" title="Verilog">Verilog-2005</a>.
</p>
<h2><span class="mw-headline" id="Design_features">Design features</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=SystemVerilog&amp;action=edit&amp;section=2" title="Edit section: Design features">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Data_lifetime">Data lifetime</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=SystemVerilog&amp;action=edit&amp;section=3" title="Edit section: Data lifetime">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>There are two types of data lifetime specified in SystemVerilog: <a href="/wiki/Static_variable" title="Static variable">static</a> and <a href="/wiki/Local_variable" title="Local variable">automatic</a>. Automatic variables are created the moment program execution comes to the scope of the variable. Static variables are created at the start of the program's execution and keep the same value during the entire program's lifespan, unless assigned a new value during execution.
</p><p>Any variable that is declared inside a task or function without specifying type will be considered automatic. To specify that a variable is static place the "<code>static</code>" <a href="/wiki/Keyword_(programming)" class="mw-redirect" title="Keyword (programming)">keyword</a> in the declaration before the type, e.g., "<code>static int x;</code>".  The "<code>automatic</code>" keyword is used in the same way.
</p>
<h3><span class="mw-headline" id="New_data_types">New data types</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=SystemVerilog&amp;action=edit&amp;section=4" title="Edit section: New data types">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><b>Enhanced variable types</b> add new capability to Verilog's "reg" type:
</p>
<div class="mw-highlight mw-highlight-lang-systemverilog mw-content-ltr" dir="ltr"><pre><span></span><span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">my_var</span><span class="p">;</span>
</pre></div>
<p>Verilog-1995 and -2001 limit reg variables to behavioral statements such as RTL code. SystemVerilog extends the reg type so it can be driven by a single driver such as gate or module.  SystemVerilog names this type "logic" to remind users that it has this extra capability and is not a hardware register. The names "logic" and "reg" are interchangeable.  A signal with more than one driver (such as a <a href="/wiki/Tri-state_buffer" class="mw-redirect" title="Tri-state buffer">tri-state buffer</a> for <a href="/wiki/General-purpose_input/output" title="General-purpose input/output">general-purpose input/output</a>) needs to be declared a net type such as "wire" so SystemVerilog can resolve the final value.
</p><p><b><a href="/wiki/Multidimensional_array" class="mw-redirect" title="Multidimensional array">Multidimensional</a> <a href="/wiki/Packed_array" class="mw-redirect" title="Packed array">packed arrays</a></b> unify and extend Verilog's notion of "registers" and "memories":
</p>
<div class="mw-highlight mw-highlight-lang-systemverilog mw-content-ltr" dir="ltr"><pre><span></span><span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">my_pack</span><span class="p">[</span><span class="mh">32</span><span class="p">];</span>
</pre></div>
<p>Classical Verilog permitted only one dimension to be declared to the left of the variable name.  SystemVerilog permits any number of such "packed" dimensions.  A variable of packed array type maps 1:1 onto an integer arithmetic quantity.  In the example above, each element of <code>my_pack</code> may be used in expressions as a six-bit integer.  The dimensions to the right of the name (32 in this case) are referred to as "unpacked" dimensions.  As in <a href="/wiki/Verilog_2001" class="mw-redirect" title="Verilog 2001">Verilog-2001</a>, any number of unpacked dimensions is permitted.
</p><p><b><a href="/wiki/Enumerated_type" title="Enumerated type">Enumerated data types</a></b> (<code>enums</code>) allow numeric quantities to be assigned meaningful names.  Variables declared to be of enumerated type cannot be assigned to variables of a different enumerated type without <a href="/wiki/Type_conversion" title="Type conversion">casting</a>.  This is not true of parameters, which were the preferred implementation technique for enumerated quantities in Verilog-2005:
</p>
<div class="mw-highlight mw-highlight-lang-systemverilog mw-content-ltr" dir="ltr"><pre><span></span><span class="k">typedef</span> <span class="k">enum</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
   <span class="n">RED</span><span class="p">,</span> <span class="n">GREEN</span><span class="p">,</span> <span class="n">BLUE</span><span class="p">,</span> <span class="n">CYAN</span><span class="p">,</span> <span class="n">MAGENTA</span><span class="p">,</span> <span class="n">YELLOW</span>
<span class="p">}</span> <span class="n">color_t</span><span class="p">;</span>

<span class="n">color_t</span>   <span class="n">my_color</span> <span class="o">=</span> <span class="n">GREEN</span><span class="p">;</span>
<span class="k">initial</span> <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;The color is %s&quot;</span><span class="p">,</span> <span class="n">my_color</span><span class="p">.</span><span class="n">name</span><span class="p">());</span>
</pre></div>
<p>As shown above, the designer can specify an underlying arithmetic type (<code>logic [2:0]</code> in this case) which is used to represent the enumeration value.  The meta-values X and Z can be used here, possibly to represent illegal states. The built-in function <code>name()</code> returns an ASCII string for the current enumerated value, which is useful in validation and testing.
</p><p><b>New integer types</b>: SystemVerilog defines <code>byte</code>, <code>shortint</code>, <code>int</code> and <code>longint</code> as two-state signed integral types having 8, 16, 32, and 64 bits respectively.  A <code>bit</code> type is a variable-width two-state type that works much like <code>logic</code>.  Two-state types lack the <a href="/wiki/Don%27t-care_term" title="Don&#39;t-care term">X</a> and <a href="/wiki/High_impedance" title="High impedance">Z</a> metavalues of classical Verilog; working with these types may result in faster simulation.
</p><p><b><a href="/wiki/Struct" class="mw-redirect" title="Struct">Structures</a></b> and <b><a href="/wiki/Union_type" title="Union type">unions</a></b> work much like they do in the <a href="/wiki/C_(programming_language)" title="C (programming language)">C programming language</a>.  SystemVerilog enhancements include the <b>packed</b> attribute and the <b>tagged</b> attribute.  The <code>tagged</code> attribute allows runtime tracking of which member(s) of a union are currently in use.  The <code>packed</code> attribute causes the structure or union to be mapped 1:1 onto a packed array of bits.  The contents of <code>struct</code> data types occupy a continuous block of memory with no gaps, similar to <a href="/wiki/Bit_field" title="Bit field">bitfields</a> in C and C++:
</p>
<div class="mw-highlight mw-highlight-lang-systemverilog mw-content-ltr" dir="ltr"><pre><span></span><span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
    <span class="k">bit</span> <span class="p">[</span><span class="mh">10</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">expo</span><span class="p">;</span>
    <span class="k">bit</span>         <span class="n">sign</span><span class="p">;</span>
    <span class="k">bit</span> <span class="p">[</span><span class="mh">51</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">mant</span><span class="p">;</span>
<span class="p">}</span> <span class="n">FP</span><span class="p">;</span>

<span class="n">FP</span>     <span class="n">zero</span> <span class="o">=</span> <span class="mh">64</span><span class="mb">&#39;b0</span><span class="p">;</span>
</pre></div><p>As shown in this example, SystemVerilog also supports <a href="/wiki/Typedef" title="Typedef">typedefs</a>, as in C and C++.
</p><h3><span class="mw-headline" id="Procedural_blocks">Procedural blocks</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=SystemVerilog&amp;action=edit&amp;section=5" title="Edit section: Procedural blocks">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>SystemVerilog introduces three new procedural blocks intended to model <a href="/wiki/Electronic_hardware" title="Electronic hardware">hardware</a>: <code>always_comb</code> (to model <a href="/wiki/Combinational_logic" title="Combinational logic">combinational logic</a>), <code>always_ff</code> (for <a href="/wiki/Flip-flop_(electronics)" title="Flip-flop (electronics)">flip-flops</a>), and <code>always_latch</code> (for <a href="/wiki/Latch_(electronic)" class="mw-redirect" title="Latch (electronic)">latches</a>).  Whereas Verilog used a single, general-purpose <code>always</code> block to model different types of hardware structures, each of SystemVerilog's new blocks is intended to model a specific type of hardware, by imposing semantic restrictions to ensure that hardware described by the blocks matches the intended usage of the model. An HDL compiler or verification program can take extra steps to ensure that only the intended type of behavior occurs.
</p><p>An <code>always_comb</code> block models <a href="/wiki/Combinational_logic" title="Combinational logic">combinational logic</a>.  The simulator infers the sensitivity list to be all variables from the contained statements:
</p>
<div class="mw-highlight mw-highlight-lang-systemverilog mw-content-ltr" dir="ltr"><pre><span></span><span class="k">always_comb</span> <span class="k">begin</span>
    <span class="n">tmp</span> <span class="o">=</span> <span class="n">b</span> <span class="o">*</span> <span class="n">b</span> <span class="o">-</span> <span class="mh">4</span> <span class="o">*</span> <span class="n">a</span> <span class="o">*</span> <span class="n">c</span><span class="p">;</span>
    <span class="n">no_root</span> <span class="o">=</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&lt;</span> <span class="mh">0</span><span class="p">);</span>
<span class="k">end</span>
</pre></div>
<p>An <code>always_latch</code> block is meant to infer a <a href="/wiki/Flip-flop_(electronics)#Gated_D_latch" title="Flip-flop (electronics)">level-sensitive</a> latch.  Again, the sensitivity list is inferred from the code:
</p>
<div class="mw-highlight mw-highlight-lang-systemverilog mw-content-ltr" dir="ltr"><pre><span></span><span class="k">always_latch</span>
    <span class="k">if</span> <span class="p">(</span><span class="n">en</span><span class="p">)</span> <span class="n">q</span> <span class="o">&lt;=</span> <span class="n">d</span><span class="p">;</span>
</pre></div>
<p>An <code>always_ff</code> block is meant to model <a href="/wiki/Synchronous_logic" class="mw-redirect" title="Synchronous logic">synchronous logic</a> (especially <a href="/wiki/Edge-triggered_flip-flop" class="mw-redirect" title="Edge-triggered flip-flop">edge-sensitive</a> <a href="/wiki/Sequential_logic" title="Sequential logic">sequential logic</a>):
</p>
<div class="mw-highlight mw-highlight-lang-systemverilog mw-content-ltr" dir="ltr"><pre><span></span><span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span><span class="p">)</span>
    <span class="n">count</span> <span class="o">&lt;=</span> <span class="n">count</span> <span class="o">+</span> <span class="mh">1</span><span class="p">;</span>
</pre></div>
<p><a href="/wiki/Electronic_design_automation" title="Electronic design automation">Electronic design automation</a> (EDA) tools can verify the design's intent by checking that the hardware model does not violate any block usage semantics.  For example, the new blocks restrict assignment to a variable by allowing only one source, whereas Verilog's <code>always</code> block permitted assignment from multiple procedural sources.
</p>
<h2><span class="mw-headline" id="Interfaces">Interfaces</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=SystemVerilog&amp;action=edit&amp;section=6" title="Edit section: Interfaces">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>For small designs, the Verilog <i>port</i> compactly describes a module's connectivity with the surrounding environment.  But major blocks within a large design hierarchy typically possess port counts in the thousands.  SystemVerilog introduces concept of <a href="/wiki/Interface_(computing)" title="Interface (computing)">interfaces</a> to both reduce the redundancy of <a href="/wiki/Hardware_interface" class="mw-redirect" title="Hardware interface">port-name declarations</a> between connected modules, as well as group and <a href="/wiki/Abstract_type" title="Abstract type">abstract</a> related signals into a user-declared bundle. Additional concept is modport, that shows direction of logic connections. 
</p><p>Example:
</p>
<div class="mw-highlight mw-highlight-lang-systemverilog mw-content-ltr" dir="ltr"><pre><span></span><span class="k">interface</span> <span class="n">intf</span><span class="p">;</span>
  <span class="k">logic</span> <span class="n">a</span><span class="p">;</span>
  <span class="k">logic</span> <span class="n">b</span><span class="p">;</span>
  <span class="k">modport</span> <span class="n">in</span> <span class="p">(</span><span class="k">input</span> <span class="n">a</span><span class="p">,</span> <span class="k">output</span> <span class="n">b</span><span class="p">);</span>
  <span class="k">modport</span> <span class="n">out</span> <span class="p">(</span><span class="k">input</span> <span class="n">b</span><span class="p">,</span> <span class="k">output</span> <span class="n">a</span><span class="p">);</span> 
<span class="k">endinterface</span>

<span class="k">module</span> <span class="n">top</span><span class="p">;</span>
  <span class="n">intf</span> <span class="n">i</span> <span class="p">();</span>
  <span class="n">u_a</span> <span class="n">m1</span> <span class="p">(.</span><span class="n">i1</span><span class="p">(</span><span class="n">i</span><span class="p">.</span><span class="n">in</span><span class="p">));</span>
  <span class="n">u_b</span> <span class="n">m2</span> <span class="p">(.</span><span class="n">i2</span><span class="p">(</span><span class="n">i</span><span class="p">.</span><span class="n">out</span><span class="p">));</span>
<span class="k">endmodule</span>

<span class="k">module</span> <span class="n">u_a</span> <span class="p">(</span><span class="n">intf</span><span class="p">.</span><span class="n">in</span> <span class="n">i1</span><span class="p">);</span>
<span class="k">endmodule</span>

<span class="k">module</span> <span class="n">u_b</span> <span class="p">(</span><span class="n">intf</span><span class="p">.</span><span class="n">out</span> <span class="n">i2</span><span class="p">);</span>
<span class="k">endmodule</span>
</pre></div>
<h2><span class="mw-headline" id="Verification_features">Verification features</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=SystemVerilog&amp;action=edit&amp;section=7" title="Edit section: Verification features">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The following verification features are typically not synthesizable, meaning they cannot be implemented in hardware based on HDL code.  Instead, they assist in the creation of extensible, flexible <a href="/wiki/Test_bench" title="Test bench">test benches</a>.
</p>
<h3><span class="mw-headline" id="New_data_types_2">New data types</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=SystemVerilog&amp;action=edit&amp;section=8" title="Edit section: New data types">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The <code>string</code> data type represents a variable-length text <a href="/wiki/String_(computer_science)" title="String (computer science)">string</a>. For example:
</p>
<div class="mw-highlight mw-highlight-lang-systemverilog mw-content-ltr" dir="ltr"><pre><span></span><span class="k">string</span> <span class="n">s1</span> <span class="o">=</span> <span class="s">&quot;Hello&quot;</span><span class="p">;</span>
<span class="k">string</span> <span class="n">s2</span> <span class="o">=</span> <span class="s">&quot;world&quot;</span><span class="p">;</span>
<span class="k">string</span> <span class="n">p</span> <span class="o">=</span> <span class="s">&quot;.?!&quot;</span><span class="p">;</span>
<span class="k">string</span> <span class="n">s3</span> <span class="o">=</span> <span class="p">{</span><span class="n">s1</span><span class="p">,</span> <span class="s">&quot;, &quot;</span><span class="p">,</span> <span class="n">s2</span><span class="p">,</span> <span class="n">p</span><span class="p">[</span><span class="mh">2</span><span class="p">]};</span> <span class="c1">// string concatenation</span>
<span class="nb">$display</span><span class="p">(</span><span class="s">&quot;[%d] %s&quot;</span><span class="p">,</span> <span class="n">s3</span><span class="p">.</span><span class="n">len</span><span class="p">(),</span> <span class="n">s3</span><span class="p">);</span> <span class="c1">// simulation will print: &quot;[13] Hello, world!&quot;</span>
</pre></div>
<p>In addition to the static array used in design, SystemVerilog offers <a href="/wiki/Dynamic_array" title="Dynamic array">dynamic arrays</a>, <a href="/wiki/Associative_arrays" class="mw-redirect" title="Associative arrays">associative arrays</a> and <a href="/wiki/Queue_(abstract_data_type)" title="Queue (abstract data type)">queues</a>:
</p>
<div class="mw-highlight mw-highlight-lang-systemverilog mw-content-ltr" dir="ltr"><pre><span></span><span class="k">int</span> <span class="n">cmdline_elements</span><span class="p">;</span> <span class="c1">// # elements for dynamic array</span>
<span class="k">int</span> <span class="n">da</span><span class="p">[];</span>             <span class="c1">// dynamic array</span>
<span class="k">int</span> <span class="n">ai</span><span class="p">[</span><span class="k">int</span><span class="p">];</span>          <span class="c1">// associative array, indexed by int</span>
<span class="k">int</span> <span class="n">as</span><span class="p">[</span><span class="k">string</span><span class="p">];</span>       <span class="c1">// associative array, indexed by string</span>
<span class="k">int</span> <span class="n">qa</span><span class="p">[</span><span class="err">$</span><span class="p">];</span>            <span class="c1">// queue, indexed as an array, or by built-in methods</span>

<span class="k">initial</span> <span class="k">begin</span>
    <span class="n">cmdline_elements</span> <span class="o">=</span> <span class="mh">16</span><span class="p">;</span>
    <span class="n">da</span> <span class="o">=</span> <span class="k">new</span><span class="p">[</span> <span class="n">cmdline_elements</span> <span class="p">];</span> <span class="c1">// Allocate array with 16 elements</span>
<span class="k">end</span>
</pre></div>
<p>A dynamic array works much like an unpacked array, but offers the advantage of being <a href="/wiki/Dynamically-allocated_memory" class="mw-redirect" title="Dynamically-allocated memory">dynamically allocated</a> at <a href="/wiki/Run_time_(program_lifecycle_phase)" class="mw-redirect" title="Run time (program lifecycle phase)">runtime</a> (as shown above.)  Whereas a packed array's size must be known at compile time (from a constant or expression of constants), the dynamic array size can be initialized from another runtime variable, allowing the array to be sized and resize arbitrarily as needed.
</p><p>An associative array can be thought of as a <a href="/wiki/Binary_search_tree" title="Binary search tree">binary search tree</a> with a <a href="/wiki/Generic_programming" title="Generic programming">user-specified</a> <a href="/wiki/Attribute%E2%80%93value_pair" title="Attribute–value pair">key type and data type</a>.  The key implies an <a href="/wiki/Strict_weak_order" class="mw-redirect" title="Strict weak order">ordering</a>; the elements of an associative array can be read out in lexicographic order.  Finally, a queue provides much of the functionality of the <a href="/wiki/Standard_Template_Library" title="Standard Template Library">C++ STL</a> <a href="/wiki/Double-ended_queue" title="Double-ended queue">deque</a> type: elements can be added and removed from either end efficiently.  These primitives allow the creation of complex data structures required for <a href="/wiki/Scoreboarding" title="Scoreboarding">scoreboarding</a> a large design.
</p>
<h3><span class="mw-headline" id="Classes">Classes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=SystemVerilog&amp;action=edit&amp;section=9" title="Edit section: Classes">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>SystemVerilog provides an <a href="/wiki/Object-oriented_programming" title="Object-oriented programming">object-oriented programming</a> model.
</p><p>In SystemVerilog, classes support a <a href="/wiki/Single_inheritance" class="mw-redirect" title="Single inheritance">single-inheritance</a> model, but may implement functionality similar to multiple-inheritance through the use of so-called "interface classes" (identical in concept to the <code>interface</code> feature of Java). Classes <a href="/wiki/Generic_programming" title="Generic programming">can be parameterized by type</a>, providing the basic function of <a href="/wiki/Template_(C%2B%2B)" title="Template (C++)">C++ templates</a>. However, <a href="/wiki/Template_specialization" class="mw-redirect" title="Template specialization">template specialization</a> and <a href="/wiki/Function_template" class="mw-redirect" title="Function template">function templates</a> are not supported.
</p><p>SystemVerilog's <a href="/wiki/Polymorphism_(computer_science)" title="Polymorphism (computer science)">polymorphism</a> features are similar to those of C++: the programmer may specifically write a <code>virtual</code> function to have a derived class gain control of the function. See <a href="/wiki/Virtual_function" title="Virtual function">virtual function</a> for further info.
</p><p><a href="/wiki/Encapsulation_(computer_programming)" title="Encapsulation (computer programming)">Encapsulation</a> and <a href="/wiki/Information_hiding" title="Information hiding">data hiding</a> is accomplished using the <code>local</code> and <code>protected</code> keywords, which must be applied to any item that is to be hidden.  By default, all class properties are <a href="/wiki/Public_member" class="mw-redirect" title="Public member">public</a>.
</p><p>Class instances are dynamically created with the <code>new</code> keyword.  A <a href="/wiki/Constructor_(object-oriented_programming)" title="Constructor (object-oriented programming)">constructor</a> denoted by <code>function new</code> can be defined. SystemVerilog has automatic <a href="/wiki/Garbage_collection_(computer_science)" title="Garbage collection (computer science)">garbage collection</a>, so there is no language facility to explicitly destroy instances created by the <a href="/wiki/Operator_new" class="mw-redirect" title="Operator new">new operator</a>.
</p><p>Example:
</p>
<div class="mw-highlight mw-highlight-lang-systemverilog mw-content-ltr" dir="ltr"><pre><span></span><span class="k">virtual</span> <span class="k">class</span> <span class="n">Memory</span><span class="p">;</span>
    <span class="k">virtual</span> <span class="k">function</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">read</span><span class="p">(</span><span class="k">bit</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">addr</span><span class="p">);</span> <span class="k">endfunction</span>
    <span class="k">virtual</span> <span class="k">function</span> <span class="k">void</span> <span class="n">write</span><span class="p">(</span><span class="k">bit</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">addr</span><span class="p">,</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">data</span><span class="p">);</span> <span class="k">endfunction</span>
<span class="k">endclass</span>

<span class="k">class</span> <span class="n">SRAM</span> <span class="p">#(</span><span class="k">parameter</span> <span class="n">AWIDTH</span><span class="o">=</span><span class="mh">10</span><span class="p">)</span> <span class="k">extends</span> <span class="n">Memory</span><span class="p">;</span>
    <span class="k">bit</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">mem</span> <span class="p">[</span><span class="mh">1</span><span class="o">&lt;&lt;</span><span class="n">AWIDTH</span><span class="p">];</span>

    <span class="k">virtual</span> <span class="k">function</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">read</span><span class="p">(</span><span class="k">bit</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">addr</span><span class="p">);</span>
        <span class="k">return</span> <span class="n">mem</span><span class="p">[</span><span class="n">addr</span><span class="p">];</span>
    <span class="k">endfunction</span>

    <span class="k">virtual</span> <span class="k">function</span> <span class="k">void</span> <span class="n">write</span><span class="p">(</span><span class="k">bit</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">addr</span><span class="p">,</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">data</span><span class="p">);</span>
        <span class="n">mem</span><span class="p">[</span><span class="n">addr</span><span class="p">]</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
    <span class="k">endfunction</span>
<span class="k">endclass</span>
</pre></div>
<h3><span class="mw-headline" id="Constrained_random_generation">Constrained random generation</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=SystemVerilog&amp;action=edit&amp;section=10" title="Edit section: Constrained random generation">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Integer quantities, defined either in a class definition or as stand-alone variables in some lexical scope, can be <a href="/wiki/Random_number_generation" title="Random number generation">assigned random values</a> based on a set of constraints.  This feature is useful for creating <a href="/wiki/Random_testing" title="Random testing">randomized scenarios for verification</a>.
</p><p>Within class definitions, the <code>rand</code> and <code>randc</code> modifiers signal variables that are to undergo randomization.  <code>randc</code> specifies <a href="/wiki/Permutation" title="Permutation">permutation</a>-based randomization, where a variable will take on all possible values once before any value is repeated.  Variables without modifiers are not randomized.
</p>
<div class="mw-highlight mw-highlight-lang-systemverilog mw-content-ltr" dir="ltr"><pre><span></span><span class="k">class</span> <span class="n">eth_frame</span><span class="p">;</span>
    <span class="k">rand</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">47</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">dest</span><span class="p">;</span>
    <span class="k">rand</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">47</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">src</span><span class="p">;</span>
    <span class="k">rand</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">f_type</span><span class="p">;</span>
    <span class="k">rand</span> <span class="k">byte</span>       <span class="n">payload</span><span class="p">[];</span>
    <span class="k">bit</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>      <span class="n">fcs</span><span class="p">;</span>
    <span class="k">rand</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">fcs_corrupt</span><span class="p">;</span>

    <span class="k">constraint</span> <span class="n">basic</span> <span class="p">{</span>
        <span class="n">payload</span><span class="p">.</span><span class="n">size</span> <span class="k">inside</span> <span class="p">{[</span><span class="mh">46</span><span class="o">:</span><span class="mh">1500</span><span class="p">]};</span>
    <span class="p">}</span>

    <span class="k">constraint</span> <span class="n">good_fr</span> <span class="p">{</span>
        <span class="n">fcs_corrupt</span> <span class="o">==</span> <span class="mh">0</span><span class="p">;</span>
    <span class="p">}</span>
<span class="k">endclass</span>
</pre></div>
<p>In this example, the <code>fcs</code> field is not randomized; in practice it will be computed with a CRC generator, and the <code>fcs_corrupt</code> field used to corrupt it to inject FCS errors.  The two constraints shown are applicable to conforming <a href="/wiki/Ethernet_frame" title="Ethernet frame">Ethernet frames</a>.  Constraints may be selectively enabled; this feature would be required in the example above to generate corrupt frames.  Constraints may be arbitrarily complex, involving interrelationships among variables, implications, and iteration.  The SystemVerilog <a href="/wiki/Constraint_solver" class="mw-redirect" title="Constraint solver">constraint solver</a> is required to find a solution if one exists, but makes no guarantees as to the time it will require to do so as this is in general an <a href="/wiki/NP-hard" class="mw-redirect" title="NP-hard">NP-hard</a> problem (<a href="/wiki/Boolean_satisfiability_problem" title="Boolean satisfiability problem">boolean satisfiability</a>).
</p>
<h4><span class="mw-headline" id="Randomization_methods">Randomization methods</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=SystemVerilog&amp;action=edit&amp;section=11" title="Edit section: Randomization methods">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>In each SystemVerilog class there are 3 predefined methods for randomization:  pre_randomize, randomize and post_randomize. The randomize method is called by the user for randomization of the class variables. The pre_randomize method is called by the randomize method before the randomization and the post_randomize method is called by the randomize method after randomization.
</p>
<div class="mw-highlight mw-highlight-lang-systemverilog mw-content-ltr" dir="ltr"><pre><span></span><span class="k">class</span> <span class="n">eth_frame</span><span class="p">;</span>
    <span class="k">rand</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">47</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">dest</span><span class="p">;</span>
    <span class="k">rand</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">47</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">src</span><span class="p">;</span>
    <span class="k">rand</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">f_type</span><span class="p">;</span>
    <span class="k">rand</span> <span class="k">byte</span>       <span class="n">payload</span><span class="p">[];</span>
    <span class="k">bit</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>      <span class="n">fcs</span><span class="p">;</span>
    <span class="k">rand</span> <span class="k">bit</span>        <span class="n">corrupted_frame</span><span class="p">;</span>

    <span class="k">constraint</span> <span class="n">basic</span> <span class="p">{</span>
        <span class="n">payload</span><span class="p">.</span><span class="n">size</span> <span class="k">inside</span> <span class="p">{[</span><span class="mh">46</span><span class="o">:</span><span class="mh">1500</span><span class="p">]};</span>
    <span class="p">}</span>
    
    <span class="k">function</span> <span class="k">void</span> <span class="n">post_randomize</span><span class="p">()</span>
      <span class="k">this</span><span class="p">.</span><span class="n">calculate_fcs</span><span class="p">();</span> <span class="c1">// update the fcs field according to the randomized frame</span>
      <span class="k">if</span> <span class="p">(</span><span class="n">corrupted_frame</span><span class="p">)</span>  <span class="c1">// if this frame should be corrupted </span>
        <span class="k">this</span><span class="p">.</span><span class="n">corrupt_fcs</span><span class="p">();</span> <span class="c1">// corrupt the fcs</span>
    <span class="k">endfunction</span>
<span class="k">endclass</span>
</pre></div>
<h4><span class="mw-headline" id="Controlling_constraints">Controlling constraints</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=SystemVerilog&amp;action=edit&amp;section=12" title="Edit section: Controlling constraints">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The constraint_mode() and the random_mode() methods are used to control the randomization. constraint_mode() is used to turn a specific constraint on and off and the random_mode is used to turn a randomization of a specific variable on or off. The below code describes and procedurally tests an <a href="/wiki/Ethernet_frame" title="Ethernet frame">Ethernet frame</a>: 
</p>
<div class="mw-highlight mw-highlight-lang-systemverilog mw-content-ltr" dir="ltr"><pre><span></span><span class="k">class</span> <span class="n">eth_frame</span><span class="p">;</span>
    <span class="k">rand</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">47</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">dest</span><span class="p">;</span>
    <span class="k">rand</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">47</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">src</span><span class="p">;</span>
    <span class="k">rand</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">f_type</span><span class="p">;</span>
    <span class="k">rand</span> <span class="k">byte</span>       <span class="n">payload</span><span class="p">[];</span>
    <span class="k">bit</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>      <span class="n">fcs</span><span class="p">;</span>
    <span class="k">rand</span> <span class="k">bit</span>        <span class="n">corrupted_frame</span><span class="p">;</span>

    <span class="k">constraint</span> <span class="n">basic</span> <span class="p">{</span>
        <span class="n">payload</span><span class="p">.</span><span class="n">size</span> <span class="k">inside</span> <span class="p">{[</span><span class="mh">46</span><span class="o">:</span><span class="mh">1500</span><span class="p">]};</span>
    <span class="p">}</span>
   
    <span class="k">constraint</span> <span class="n">one_src_cst</span> <span class="p">{</span>
        <span class="n">src</span> <span class="o">==</span> <span class="mh">48&#39;h1f00</span>
    <span class="p">}</span>

    <span class="k">constraint</span> <span class="n">dist_to_fcs</span> <span class="p">{</span>
        <span class="n">fcs</span> <span class="k">dist</span> <span class="p">{</span><span class="mh">0</span><span class="o">:/</span><span class="mh">30</span><span class="p">,[</span><span class="mh">1</span><span class="o">:</span><span class="mh">2500</span><span class="p">]</span><span class="o">:/</span><span class="mh">50</span><span class="p">};</span>  <span class="c1">// 30, and 50 are the weights (30/80 or  50/80, in this example) </span>
    <span class="p">}</span>    

<span class="k">endclass</span>
<span class="p">.</span>
<span class="p">.</span>
<span class="p">.</span>
<span class="n">eth_frame</span> <span class="n">my_frame</span><span class="p">;</span>

<span class="n">my_frame</span><span class="p">.</span><span class="n">one_src_cst</span><span class="p">.</span><span class="n">constraint_mode</span><span class="p">(</span><span class="mh">0</span><span class="p">);</span> <span class="c1">// the constraint one_src_cst will not be taken into account</span>
<span class="n">my_frame</span><span class="p">.</span><span class="n">f_type</span><span class="p">.</span><span class="n">random_mode</span><span class="p">(</span><span class="mh">0</span><span class="p">);</span>        <span class="c1">// the f_type variable will not be randomized for this frame instance.</span>
<span class="n">my_frame</span><span class="p">.</span><span class="n">randomize</span><span class="p">();</span>
</pre></div>
<h3><span class="mw-headline" id="Assertions">Assertions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=SystemVerilog&amp;action=edit&amp;section=13" title="Edit section: Assertions">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><a href="/wiki/Assertion_(software_development)" title="Assertion (software development)">Assertions</a> are useful for verifying properties of a design that manifest themselves after a specific condition or state is reached. SystemVerilog has its own assertion specification language, similar to <a href="/wiki/Property_Specification_Language" title="Property Specification Language">Property Specification Language</a>. The subset of SystemVerilog language constructs that serves assertion is commonly called SystemVerilog Assertion or SVA.<sup id="cite_ref-4" class="reference"><a href="#cite_note-4">&#91;4&#93;</a></sup>
</p><p>SystemVerilog assertions are built from <b>sequences</b> and <b>properties</b>.  Properties are a superset of sequences; any sequence may be used as if it were a property, although this is not typically useful.
</p><p>Sequences consist of <a href="/wiki/Boolean_expressions" class="mw-redirect" title="Boolean expressions">boolean expressions</a> augmented with <a href="/wiki/Synchronous_logic" class="mw-redirect" title="Synchronous logic">temporal operators</a>.  The simplest temporal operator is the <code>##</code> operator which performs a concatenation:<sup class="noprint Inline-Template" style="margin-left:0.1em; white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Please_clarify" title="Wikipedia:Please clarify"><span title="What is this concatenation? (September 2018)">clarification needed</span></a></i>&#93;</sup>
</p>
<div class="mw-highlight mw-highlight-lang-systemverilog mw-content-ltr" dir="ltr"><pre><span></span><span class="k">sequence</span> <span class="n">S1</span><span class="p">;</span>
    <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span><span class="p">)</span> <span class="n">req</span> <span class="p">##</span><span class="mh">1</span> <span class="n">gnt</span><span class="p">;</span>
<span class="k">endsequence</span>
</pre></div>
<p>This sequence matches if the <code>gnt</code> signal goes high one clock cycle after <code>req</code> goes high.  Note that all sequence operations are synchronous to a clock.
</p><p>Other sequential operators include repetition operators, as well as various conjunctions.  These operators allow the designer to express complex relationships among design components.
</p><p>An assertion works by continually attempting to evaluate a sequence or property.  An assertion fails if the property fails.  The sequence above will fail whenever <code>req</code> is low.  To accurately express the requirement that <code>gnt</code> follow <code>req</code> a property is required:
</p>
<div class="mw-highlight mw-highlight-lang-systemverilog mw-content-ltr" dir="ltr"><pre><span></span><span class="k">property</span> <span class="n">req_gnt</span><span class="p">;</span>
    <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span><span class="p">)</span> <span class="n">req</span> <span class="o">|=&gt;</span> <span class="n">gnt</span><span class="p">;</span>
<span class="k">endproperty</span>

<span class="nl">assert_req_gnt:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span><span class="n">req_gnt</span><span class="p">)</span> <span class="k">else</span> <span class="n">$error</span><span class="p">(</span><span class="s">&quot;req not followed by gnt.&quot;</span><span class="p">);</span>
</pre></div>
<p>This example shows an <b><a href="/wiki/Material_implication_(logical_connective)" class="mw-redirect" title="Material implication (logical connective)">implication</a></b> operator <code>|=&gt;</code>.  The clause to the left of the implication is called the <b><a href="/wiki/Antecedent_(logic)" title="Antecedent (logic)">antecedent</a></b> and the clause to the right is called the <b><a href="/wiki/Consequent" title="Consequent">consequent</a></b>.  <a href="/wiki/Interpretation_(logic)" title="Interpretation (logic)">Evaluation</a> of an implication starts through repeated attempts to evaluate the antecedent.  <a href="/wiki/Material_implication_(rule_of_inference)" title="Material implication (rule of inference)">When the antecedent succeeds</a>, the consequent is attempted, and the success of the assertion depends on the success of the consequent.  In this example, the consequent won't be attempted until <code>req</code> goes high, after which the property will fail if <code>gnt</code> is not high on the following clock.
</p><p>In addition to assertions, SystemVerilog supports <a href="/wiki/Presupposition" title="Presupposition">assumptions</a> and coverage of properties.  An assumption establishes a condition that a <a href="/wiki/Formal_logic" class="mw-redirect" title="Formal logic">formal logic</a> <a href="/wiki/Automated_theorem_proving" title="Automated theorem proving">proving tool</a> <a href="/wiki/Axiom" title="Axiom">must assume to be true</a>.  An assertion specifies a property that must be proven true.  In <a href="/wiki/Simulation" title="Simulation">simulation</a>, both assertions and assumptions are verified against test stimuli.  Property coverage allows the verification engineer to verify that assertions are accurately monitoring the design.<sup class="noprint Inline-Template" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Vagueness" title="Wikipedia:Vagueness"><span title="This information is too vague. (September 2018)">vague</span></a></i>&#93;</sup>
</p>
<h3><span class="mw-headline" id="Coverage">Coverage</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=SystemVerilog&amp;action=edit&amp;section=14" title="Edit section: Coverage">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><b><a href="/wiki/Test_coverage" class="mw-redirect" title="Test coverage">Coverage</a></b> as applied to hardware verification languages refers to the collection of statistics based on sampling events within the simulation.  Coverage is used to determine when the <a href="/wiki/Device_under_test" title="Device under test">device under test</a> (DUT) has been exposed to a sufficient variety of stimuli that there is a high confidence that the DUT is functioning correctly.  Note that this differs from <a href="/wiki/Code_coverage" title="Code coverage">code coverage</a> which instruments the design code to ensure that all lines of code in the design have been executed.  Functional coverage ensures that all desired <a href="/wiki/Corner_case" title="Corner case">corner</a> and <a href="/wiki/Edge_case" title="Edge case">edge cases</a> in the <a href="/wiki/Design_space_verification" title="Design space verification">design space</a> have been <a href="/wiki/Design_space_exploration" title="Design space exploration">explored</a>.
</p><p>A SystemVerilog coverage group creates a database of "bins" that store a <a href="/wiki/Histogram" title="Histogram">histogram</a> of values of an associated variable.  Cross-coverage can also be defined, which creates a histogram representing the <a href="/wiki/Cartesian_product" title="Cartesian product">Cartesian product</a> of multiple variables.
</p><p>A <a href="/wiki/Sampling_(statistics)" title="Sampling (statistics)">sampling</a> event controls when a sample is taken.  The <a href="/wiki/Sampling_(signal_processing)" title="Sampling (signal processing)">sampling</a> event can be a Verilog event, the entry or exit of a block of code, or a call to the <code>sample</code> method of the coverage group.  Care is required to ensure that data are sampled only when meaningful.
</p><p>For example:
</p>
<div class="mw-highlight mw-highlight-lang-systemverilog mw-content-ltr" dir="ltr"><pre><span></span><span class="k">class</span> <span class="n">eth_frame</span><span class="p">;</span>
   <span class="c1">// Definitions as above</span>
   <span class="k">covergroup</span> <span class="n">cov</span><span class="p">;</span>
      <span class="k">coverpoint</span> <span class="n">dest</span> <span class="p">{</span>
          <span class="k">bins</span> <span class="n">bcast</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="mh">48&#39;hFFFFFFFFFFFF</span><span class="p">};</span>
          <span class="k">bins</span> <span class="n">ucast</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span> <span class="o">=</span> <span class="k">default</span><span class="p">;</span>
      <span class="p">}</span>
      <span class="k">coverpoint</span> <span class="n">f_type</span> <span class="p">{</span>
          <span class="k">bins</span> <span class="n">length</span><span class="p">[</span><span class="mh">16</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="mh">1535</span><span class="p">]</span> <span class="p">};</span>
          <span class="k">bins</span> <span class="n">typed</span><span class="p">[</span><span class="mh">16</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="p">[</span><span class="mh">1536</span><span class="o">:</span><span class="mh">32767</span><span class="p">]</span> <span class="p">};</span>
          <span class="k">bins</span> <span class="n">other</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span> <span class="o">=</span> <span class="k">default</span><span class="p">;</span>
      <span class="p">}</span>
      <span class="nl">psize:</span> <span class="k">coverpoint</span> <span class="n">payload</span><span class="p">.</span><span class="n">size</span> <span class="p">{</span>
          <span class="k">bins</span> <span class="n">size</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">46</span><span class="p">,</span> <span class="p">[</span><span class="mh">47</span><span class="o">:</span><span class="mh">63</span><span class="p">],</span> <span class="mh">64</span><span class="p">,</span> <span class="p">[</span><span class="mh">65</span><span class="o">:</span><span class="mh">511</span><span class="p">],</span> <span class="p">[</span><span class="mh">512</span><span class="o">:</span><span class="mh">1023</span><span class="p">],</span> <span class="p">[</span><span class="mh">1024</span><span class="o">:</span><span class="mh">1499</span><span class="p">],</span> <span class="mh">1500</span> <span class="p">};</span>
      <span class="p">}</span>

      <span class="nl">sz_x_t:</span> <span class="k">cross</span> <span class="n">f_type</span><span class="p">,</span> <span class="n">psize</span><span class="p">;</span>
   <span class="k">endgroup</span>
<span class="k">endclass</span>
</pre></div>
<p>In this example, the verification engineer is interested in the distribution of broadcast and unicast frames, the size/f_type field and the payload size.  The ranges in the payload size coverpoint reflect the interesting corner cases, including minimum and maximum size frames.
</p>
<h3><span class="mw-headline" id="Synchronization">Synchronization</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=SystemVerilog&amp;action=edit&amp;section=15" title="Edit section: Synchronization">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>A complex test environment consists of reusable verification components that must communicate with one another.  Verilog's '<a href="/wiki/Event_(computing)" title="Event (computing)">event</a>' primitive allowed different blocks of procedural statements to trigger each other, but enforcing thread <a href="/wiki/Synchronization_(computer_science)" title="Synchronization (computer science)">synchronization</a> was up to the programmer's (clever) usage. SystemVerilog offers two <a href="/wiki/Synchronization_primitive" class="mw-redirect" title="Synchronization primitive">primitives</a> specifically for interthread synchronization: <i><a href="/wiki/Mailbox_(computing)" class="mw-redirect" title="Mailbox (computing)">mailbox</a></i> and <i><a href="/wiki/Semaphore_(programming)" title="Semaphore (programming)">semaphore</a></i>.  The mailbox is modeled as a <a href="/wiki/FIFO_(computing_and_electronics)" title="FIFO (computing and electronics)">FIFO</a> message queue.  Optionally, the FIFO can be <a href="/wiki/TypeParameter" title="TypeParameter">type-parameterized</a> so that <a href="/wiki/Strong_typing" class="mw-redirect" title="Strong typing">only objects of the specified type</a> may be passed through it.  Typically, objects are <a href="/wiki/Instance_(computer_science)" title="Instance (computer science)">class instances</a> representing <i><a href="/wiki/Transaction_processing_system" title="Transaction processing system">transactions</a></i>: elementary operations (for example, sending a frame) that are executed by the verification components.  The semaphore is modeled as a <a href="/wiki/Counting_semaphore" class="mw-redirect" title="Counting semaphore">counting semaphore</a>.
</p>
<h2><span class="mw-headline" id="General_improvements_to_classical_Verilog">General improvements to classical Verilog</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=SystemVerilog&amp;action=edit&amp;section=16" title="Edit section: General improvements to classical Verilog">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>In addition to the new features above, SystemVerilog enhances the usability of Verilog's existing language features.  The following are some of these enhancements:
</p>
<ul><li>The procedural <a href="/wiki/Assignment_operator" class="mw-redirect" title="Assignment operator">assignment operators</a> (&lt;=, =) can now operate <a href="/wiki/Array_programming" title="Array programming">directly on arrays</a>.</li>
<li>Port (inout, input, output) definitions are now expanded to support a wider variety of <a href="/wiki/Data_type" title="Data type">data types</a>: <a href="/wiki/Struct" class="mw-redirect" title="Struct">struct</a>, <a href="/wiki/Enumerated_type" title="Enumerated type">enum</a>, <a href="/wiki/Real_computation" title="Real computation">real</a>, and multi-dimensional types are supported.</li>
<li>The <a href="/wiki/For_loop" title="For loop">for loop</a> construct now allows <a href="/wiki/Local_variable" title="Local variable">automatic variable declaration</a> inside the for statement.  Loop <a href="/wiki/Control_flow" title="Control flow">flow control</a> is improved by the <a href="/wiki/Control_flow" title="Control flow"><i>continue</i> and <i>break</i> statements</a>.</li>
<li>SystemVerilog adds a <a href="/wiki/Do_while_loop" title="Do while loop"><i>do</i>/while loop</a> to the <a href="/wiki/While_loop" title="While loop"><i><u>while</u></i> loop</a> construct.</li>
<li><a href="/wiki/Constant_(computer_programming)" title="Constant (computer programming)">Constant variables</a>, i.e. those designated as non-changing during runtime, can be designated by use of <i><a href="/wiki/Const_(computer_programming)" title="Const (computer programming)">const</a></i>.</li>
<li><a href="/wiki/Initialization_(programming)" title="Initialization (programming)">Variable initialization</a> can now operate on arrays.</li>
<li><a href="/wiki/Increment_and_decrement_operators" title="Increment and decrement operators">Increment and decrement operators</a> (<code>x++</code>, <code>++x</code>, <code>x--</code>, <code>--x</code>) are supported in SystemVerilog, as are other <a href="/wiki/Augmented_assignment" title="Augmented assignment">compound assignment</a> operators (<code>x += a</code>, <code>x -= a</code>, <code>x *= a</code>, <code>x /= a</code>, <code>x&#160;%= a</code>, <code>x &lt;&lt;= a</code>, <code>x &gt;&gt;= a</code>, <code>x &amp;= a</code>, <code>x ^= a</code>, <code>x /= a</code>, <code>x |= a</code>) as in <a href="/wiki/List_of_C-family_programming_languages" title="List of C-family programming languages">C and descendants</a>.</li>
<li>The preprocessor has improved <a href="/wiki/Define_directive" class="mw-redirect" title="Define directive">`define</a> <a href="/wiki/Preprocessor_directive" class="mw-redirect" title="Preprocessor directive">macro</a>-substitution capabilities, specifically substitution within literal-strings (""), as well as <a href="/wiki/Stringification" class="mw-redirect" title="Stringification">concatenation of multiple macro-tokens into a single word</a>.</li>
<li>The <a href="/wiki/Fork%E2%80%93join_model" title="Fork–join model">fork/join</a> construct has been expanded with <i>join_none</i> and <i>join_any</i>.</li>
<li>Additions to the `timescale directive allow simulation timescale to be controlled more predictably in a large simulation environment, with each <a href="/wiki/Source_file" class="mw-redirect" title="Source file">source file</a> using a local timescale.</li>
<li>Task ports can now be declared <i>ref</i>.  A reference gives the task body direct access to the source arguments in the caller's scope, known as "<a href="/wiki/Pass_by_reference" class="mw-redirect" title="Pass by reference">pass by reference</a>" in computer programming.  Since it is operating on the original variable itself, rather than a copy of the argument's value, the task/function can modify variables (but not nets) in the caller's scope in <a href="/wiki/Real-time_computing" title="Real-time computing">real time</a>.  The inout/output port declarations pass variables <a href="/wiki/Pass_by_value" class="mw-redirect" title="Pass by value">by value</a>, and defer updating the caller-scope variable until the moment the task exits.</li>
<li>Functions can now be declared <i><a href="/wiki/Void_type" title="Void type">void</a></i>, which means it <a href="/wiki/Return_value" class="mw-redirect" title="Return value">returns</a> no value.</li>
<li><a href="/wiki/Parameter_(computer_programming)" title="Parameter (computer programming)">Parameters</a> can be declared any type, including user-defined <a href="/wiki/Typedef" title="Typedef"><i>typedef</i>s</a>.</li></ul>
<p>Besides this, SystemVerilog allows convenient <a href="/wiki/Language_interoperability" title="Language interoperability">interface to foreign languages</a> (like C/C++), by <a href="/wiki/SystemVerilog_DPI" title="SystemVerilog DPI">SystemVerilog DPI</a> (Direct Programming Interface).
</p>
<h2><span class="mw-headline" id="Verification_and_synthesis_software">Verification and synthesis software</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=SystemVerilog&amp;action=edit&amp;section=17" title="Edit section: Verification and synthesis software">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>In the design verification role, SystemVerilog is widely used in the chip-design industry.  The three largest EDA vendors (<a href="/wiki/Cadence_Design_Systems" title="Cadence Design Systems">Cadence Design Systems</a>, <a href="/wiki/Mentor_Graphics" title="Mentor Graphics">Mentor Graphics</a>, <a href="/wiki/Synopsys" title="Synopsys">Synopsys</a>) have incorporated SystemVerilog into their mixed-language <a href="/wiki/HDL_simulator" class="mw-redirect" title="HDL simulator">HDL simulators</a>.  Although no simulator can yet claim support for the entire SystemVerilog <span class="define-content" style="padding-left:0.1em; padding-right:0.1em; color:#595959; border:1px solid #DDD;">LRM</span><sup class="noprint Inline-Template Template-Define" style="margin-left:0.1em; white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Manual_of_Style" title="Wikipedia:Manual of Style"><span title="You can help (November 2018)">when defined as?</span></a></i>&#93;</sup>, making testbench <a href="/wiki/Interoperability" title="Interoperability">interoperability</a> a challenge, efforts to promote cross-vendor compatibility are underway.<sup class="noprint Inline-Template" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Manual_of_Style/Dates_and_numbers#Chronological_items" title="Wikipedia:Manual of Style/Dates and numbers"><span title="The time period mentioned near this tag is ambiguous. (September 2018)">when?</span></a></i>&#93;</sup>  In 2008, Cadence and Mentor released the Open Verification Methodology, an open-source class-library and usage-framework to facilitate the development of re-usable testbenches and canned verification-IP.  Synopsys, which had been the first to publish a SystemVerilog class-library (VMM), subsequently responded by opening its proprietary VMM to the general public.  Many third-party providers have announced or already released SystemVerilog verification IP.
</p><p>In the <a href="/wiki/Logic_synthesis" title="Logic synthesis">design synthesis</a> role (transformation of a hardware-design description into a gate-<a href="/wiki/Netlist" title="Netlist">netlist</a>), SystemVerilog adoption has been slow.  Many design teams use design flows which involve multiple tools from different vendors.  Most design teams cannot migrate to SystemVerilog RTL-design until their entire front-end tool suite (<a href="/wiki/Lint_(software)" title="Lint (software)">linters</a>, <a href="/wiki/Formal_verification" title="Formal verification">formal verification</a> and <a href="/wiki/Automatic_test_pattern_generation" title="Automatic test pattern generation">automated test structure generators</a>) support a common language subset.<sup class="noprint Inline-Template" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Manual_of_Style/Dates_and_numbers#Chronological_items" title="Wikipedia:Manual of Style/Dates and numbers"><span title="What&#39;s the state in 2018? (September 2018)">needs update?</span></a></i>&#93;</sup>
</p>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=SystemVerilog&amp;action=edit&amp;section=18" title="Edit section: See also">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li><a href="/wiki/List_of_Verilog_Simulators" class="mw-redirect" title="List of Verilog Simulators">List of SystemVerilog Simulators</a> (Search for SV2005)</li>
<li><a href="/wiki/Verilog-AMS" title="Verilog-AMS">Verilog-AMS</a></li>
<li><a href="/wiki/E_(verification_language)" title="E (verification language)">e (verification language)</a></li>
<li><a href="/wiki/SpecC" title="SpecC">SpecC</a></li>
<li><a href="/wiki/Accellera" title="Accellera">Accellera</a></li>
<li><a href="/wiki/SystemC" title="SystemC">SystemC</a></li>
<li><a href="/wiki/SystemRDL" title="SystemRDL">SystemRDL</a></li></ul>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=SystemVerilog&amp;action=edit&amp;section=19" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="reflist" style="list-style-type: decimal;">
<div class="mw-references-wrap"><ol class="references">
<li id="cite_note-1"><span class="mw-cite-backlink"><b><a href="#cite_ref-1">^</a></b></span> <span class="reference-text">Rich, D. “The evolution of SystemVerilog” IEEE Design and Test of Computers, July/August 2003</span>
</li>
<li id="cite_note-2"><span class="mw-cite-backlink"><b><a href="#cite_ref-2">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.eetimes.com/news/design/showArticle.jhtml;?articleID=173601060">IEEE approves SystemVerilog, revision of Verilog</a></span>
</li>
<li id="cite_note-3"><span class="mw-cite-backlink"><b><a href="#cite_ref-3">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://standards.ieee.org/findstds/standard/1800-2017.html">1800-2017 - IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language</a></span>
</li>
<li id="cite_note-4"><span class="mw-cite-backlink"><b><a href="#cite_ref-4">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.project-veripage.com/sva_1.php">SystemVerilog Assertion: Introduction</a></span>
</li>
</ol></div></div>
<ul><li><cite class="citation book"><i>1800-2005 — IEEE Standard for System Verilog—Unified Hardware Design, Specification, and Verification Language</i>. 2005. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2FIEEESTD.2005.97972">10.1109/IEEESTD.2005.97972</a>. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-0-7381-4810-6" title="Special:BookSources/978-0-7381-4810-6"><bdi>978-0-7381-4810-6</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=1800-2005+%E2%80%94+IEEE+Standard+for+System+Verilog%E2%80%94Unified+Hardware+Design%2C+Specification%2C+and+Verification+Language&amp;rft.date=2005&amp;rft_id=info%3Adoi%2F10.1109%2FIEEESTD.2005.97972&amp;rft.isbn=978-0-7381-4810-6&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASystemVerilog" class="Z3988"></span><style data-mw-deduplicate="TemplateStyles:r935243608">.mw-parser-output cite.citation{font-style:inherit}.mw-parser-output .citation q{quotes:"\"""\"""'""'"}.mw-parser-output .id-lock-free a,.mw-parser-output .citation .cs1-lock-free a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/6/65/Lock-green.svg/9px-Lock-green.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .id-lock-limited a,.mw-parser-output .id-lock-registration a,.mw-parser-output .citation .cs1-lock-limited a,.mw-parser-output .citation .cs1-lock-registration a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/d/d6/Lock-gray-alt-2.svg/9px-Lock-gray-alt-2.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .id-lock-subscription a,.mw-parser-output .citation .cs1-lock-subscription a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/a/aa/Lock-red-alt-2.svg/9px-Lock-red-alt-2.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .cs1-subscription,.mw-parser-output .cs1-registration{color:#555}.mw-parser-output .cs1-subscription span,.mw-parser-output .cs1-registration span{border-bottom:1px dotted;cursor:help}.mw-parser-output .cs1-ws-icon a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/4/4c/Wikisource-logo.svg/12px-Wikisource-logo.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output code.cs1-code{color:inherit;background:inherit;border:inherit;padding:inherit}.mw-parser-output .cs1-hidden-error{display:none;font-size:100%}.mw-parser-output .cs1-visible-error{font-size:100%}.mw-parser-output .cs1-maint{display:none;color:#33aa33;margin-left:0.3em}.mw-parser-output .cs1-subscription,.mw-parser-output .cs1-registration,.mw-parser-output .cs1-format{font-size:95%}.mw-parser-output .cs1-kern-left,.mw-parser-output .cs1-kern-wl-left{padding-left:0.2em}.mw-parser-output .cs1-kern-right,.mw-parser-output .cs1-kern-wl-right{padding-right:0.2em}</style></li>
<li><cite class="citation book"><i>1800-2009 — IEEE Standard for SystemVerilog—Unified Hardware Design, Specification, and Verification Language</i>. 2009. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2FIEEESTD.2009.5354441">10.1109/IEEESTD.2009.5354441</a>. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-0-7381-6130-3" title="Special:BookSources/978-0-7381-6130-3"><bdi>978-0-7381-6130-3</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=1800-2009+%E2%80%94+IEEE+Standard+for+SystemVerilog%E2%80%94Unified+Hardware+Design%2C+Specification%2C+and+Verification+Language&amp;rft.date=2009&amp;rft_id=info%3Adoi%2F10.1109%2FIEEESTD.2009.5354441&amp;rft.isbn=978-0-7381-6130-3&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASystemVerilog" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li>
<li><cite class="citation book"><i>1800-2012 — IEEE Standard for SystemVerilog—Unified Hardware Design, Specification, and Verification Language</i>. 2013. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2FIEEESTD.2013.6469140">10.1109/IEEESTD.2013.6469140</a>. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-0-7381-8110-3" title="Special:BookSources/978-0-7381-8110-3"><bdi>978-0-7381-8110-3</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=1800-2012+%E2%80%94+IEEE+Standard+for+SystemVerilog%E2%80%94Unified+Hardware+Design%2C+Specification%2C+and+Verification+Language&amp;rft.date=2013&amp;rft_id=info%3Adoi%2F10.1109%2FIEEESTD.2013.6469140&amp;rft.isbn=978-0-7381-8110-3&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASystemVerilog" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li>
<li><cite class="citation book"><i>1800-2017 — IEEE Standard for SystemVerilog—Unified Hardware Design, Specification, and Verification Language</i>. 2017. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2FIEEESTD.2018.8299595">10.1109/IEEESTD.2018.8299595</a>. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-1-5044-4509-2" title="Special:BookSources/978-1-5044-4509-2"><bdi>978-1-5044-4509-2</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=1800-2017+%E2%80%94+IEEE+Standard+for+SystemVerilog%E2%80%94Unified+Hardware+Design%2C+Specification%2C+and+Verification+Language&amp;rft.date=2017&amp;rft_id=info%3Adoi%2F10.1109%2FIEEESTD.2018.8299595&amp;rft.isbn=978-1-5044-4509-2&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASystemVerilog" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li>
<li><cite class="citation news">McGrath, Dylan (2005-11-09). <a rel="nofollow" class="external text" href="http://www.eetimes.com/news/design/showArticle.jhtml;?articleID=173601060">"IEEE approves SystemVerilog, revision of Verilog"</a>. EE Times<span class="reference-accessdate">. Retrieved <span class="nowrap">2007-01-31</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=IEEE+approves+SystemVerilog%2C+revision+of+Verilog&amp;rft.date=2005-11-09&amp;rft.aulast=McGrath&amp;rft.aufirst=Dylan&amp;rft_id=http%3A%2F%2Fwww.eetimes.com%2Fnews%2Fdesign%2FshowArticle.jhtml%3B%3FarticleID%3D173601060&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASystemVerilog" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li>
<li><cite class="citation news">Puneet Kumar (2005-11-09). <a rel="nofollow" class="external text" href="http://asicguru.com/System-Verilog-Tutorial/1/3">"System Verilog Tutorial"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=System+Verilog+Tutorial&amp;rft.date=2005-11-09&amp;rft.au=Puneet+Kumar&amp;rft_id=http%3A%2F%2Fasicguru.com%2FSystem-Verilog-Tutorial%2F1%2F3&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASystemVerilog" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li>
<li><cite class="citation news">Gopi Krishna (2005-11-09). <a rel="nofollow" class="external text" href="http://www.testbench.in">"SystemVerilog ,SVA,SV DPI Tutorials"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=SystemVerilog+%2CSVA%2CSV+DPI+Tutorials&amp;rft.date=2005-11-09&amp;rft.au=Gopi+Krishna&amp;rft_id=http%3A%2F%2Fwww.testbench.in&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASystemVerilog" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li>
<li><cite class="citation news">HDVL. <a rel="nofollow" class="external text" href="http://hdvl.wordpress.com/category/systemverilog/">"More SystemVerilog Weblinks"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=More+SystemVerilog+Weblinks&amp;rft.au=HDVL&amp;rft_id=http%3A%2F%2Fhdvl.wordpress.com%2Fcategory%2Fsystemverilog%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASystemVerilog" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li>
<li>Spear, Chris, <a rel="nofollow" class="external text" href="https://www.amazon.com/SystemVerilog-Verification-Learning-Testbench-Language/dp/0387765298/ref=sr_1_1?ie=UTF8&amp;s=books&amp;qid=1247578512&amp;sr=8-1">"SystemVerilog for Verification"</a>  Springer, New York City, NY. <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/><a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/0-387-76529-8" title="Special:BookSources/0-387-76529-8">0-387-76529-8</a></li>
<li>Stuart Sutherland, Simon Davidmann, Peter Flake, <a rel="nofollow" class="external text" href="https://www.amazon.com/SystemVerilog-Design-Second-Hardware-Modeling/dp/0387333991/ref=sr_1_4?ie=UTF8&amp;s=books&amp;qid=1247578512&amp;sr=8-4">"SystemVerilog for Design Second Edition: A Guide to Using SystemVerilog for Hardware Design and Modeling"</a>  Springer, New York City, NY. <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/><a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/0-387-33399-1" title="Special:BookSources/0-387-33399-1">0-387-33399-1</a></li>
<li>Ben Cohen, Srinivasan Venkataramanan, Ajeetha Kumari and Lisa Piper <a rel="nofollow" class="external autonumber" href="http://SystemVerilog.us">[1]</a> SystemVerilog Assertions Handbook, 4th Edition, 2016- <a rel="nofollow" class="external free" href="http://SystemVerilog.us">http://SystemVerilog.us</a></li>
<li>Ben Cohen Srinivasan Venkataramanan and Ajeetha Kumari <a rel="nofollow" class="external autonumber" href="http://SystemVerilog.us">[2]</a> A Pragmatic Approach to VMM Adoption, - <a rel="nofollow" class="external free" href="http://SystemVerilog.us">http://SystemVerilog.us</a></li>
<li>Erik Seligman and Tom Schubert <a rel="nofollow" class="external autonumber" href="https://www.amazon.com/Formal-Verification-Essential-Toolkit-Modern-ebook/dp/B012VX1MW8/ref=sr_1_1?ie=UTF8&amp;qid=1451183481&amp;sr=8-1&amp;keywords=erik+seligman+formal+verification">[3]</a> Formal Verification: An Essential Toolkit for Modern VLSI Design, Jul 24, 2015,</li></ul>
<h2><span class="mw-headline" id="External_links">External links</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=SystemVerilog&amp;action=edit&amp;section=20" title="Edit section: External links">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<dl><dt>IEEE Standard Reference</dt></dl>
<p>The most recent SystemVerilog standard documents are <a rel="nofollow" class="external text" href="https://ieeexplore.ieee.org/browse/standards/get-program/page/series?id=80">available at no cost from IEEExplore</a>.
</p>
<ul><li><a rel="nofollow" class="external text" href="https://ieeexplore.ieee.org/document/8299595">1800-2017 - IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language</a></li></ul>
<dl><dt>Tutorials</dt></dl>
<ul><li><a rel="nofollow" class="external text" href="http://www.asic-world.com/systemverilog/tutorial.html">SystemVerilog Tutorial</a></li>
<li><a rel="nofollow" class="external text" href="http://www.project-veripage.com/sv_front.php">SystemVerilog Tutorial for Beginners</a></li></ul>
<dl><dt>Standards Development</dt></dl>
<ul><li><a rel="nofollow" class="external text" href="http://www.eda.org/sv-ieee1800/">IEEE P1800</a> – Working group for SystemVerilog</li>
<li>Sites used before IEEE 1800-2005
<ul><li><a rel="nofollow" class="external text" href="http://www.systemverilog.org/">SystemVerilog official website</a></li>
<li><a rel="nofollow" class="external text" href="http://www.vhdl.org/sv/">SystemVerilog Technical Committees</a></li></ul></li></ul>
<dl><dt>Language Extensions</dt></dl>
<ul><li><a rel="nofollow" class="external text" href="http://www.veripool.org/verilog-mode">Verilog AUTOs</a> – An open source meta-comment system to simplify maintaining Verilog code</li></ul>
<dl><dt>Online Tools</dt></dl>
<ul><li><a rel="nofollow" class="external text" href="http://www.edaplayground.com">EDA Playground</a> – Run SystemVerilog from a web browser (free online IDE)</li>
<li><a rel="nofollow" class="external text" href="http://sven.xtreme-eda.com">SVeN</a> – A SystemVerilog BNF Navigator (current to IEEE 1800-2012)</li></ul>
<dl><dt>Other Tools</dt></dl>
<ul><li><a rel="nofollow" class="external text" href="http://sourceforge.net/projects/svunit/">SVUnit</a> – unit test framework for developers writing code in SystemVerilog. Verify SystemVerilog modules, classes and interfaces in isolation.</li></ul>
<div role="navigation" class="navbox" aria-labelledby="IEEE_standards" style="padding:3px"><table class="nowraplinks hlist mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div class="plainlinks hlist navbar mini"><ul><li class="nv-view"><a href="/wiki/Template:IEEE_standards" title="Template:IEEE standards"><abbr title="View this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:IEEE_standards" title="Template talk:IEEE standards"><abbr title="Discuss this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:IEEE_standards&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">e</abbr></a></li></ul></div><div id="IEEE_standards" style="font-size:114%;margin:0 4em"><a href="/wiki/IEEE_Standards_Association" title="IEEE Standards Association">IEEE standards</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%">Current</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/IEEE-488" title="IEEE-488">488</a></li>
<li><a href="/wiki/Software_quality_assurance" title="Software quality assurance">730</a></li>
<li><a href="/wiki/IEEE_754" title="IEEE 754">754</a>
<ul><li><a href="/wiki/IEEE_754-2008_revision" title="IEEE 754-2008 revision">Revision</a></li></ul></li>
<li><a href="/wiki/IEEE_854-1987" title="IEEE 854-1987">854</a></li>
<li><a href="/wiki/Software_configuration_management" title="Software configuration management">828</a></li>
<li><a href="/wiki/Software_test_documentation" title="Software test documentation">829</a></li>
<li><a href="/wiki/Futurebus" title="Futurebus">896</a></li>
<li><a href="/wiki/Single_UNIX_Specification" title="Single UNIX Specification">1003</a></li>
<li><a href="/wiki/VMEbus" title="VMEbus">1014</a></li>
<li><a href="/wiki/Software_design_description" title="Software design description">1016</a></li>
<li><a href="/wiki/VHDL" title="VHDL">1076</a></li>
<li><a href="/wiki/JTAG" title="JTAG">1149.1</a></li>
<li><a href="/wiki/PILOT" title="PILOT">1154</a></li>
<li><a href="/wiki/IEEE_1164" title="IEEE 1164">1164</a></li>
<li><a href="/wiki/Open_Firmware" title="Open Firmware">1275</a></li>
<li><a href="/wiki/Distributed_Interactive_Simulation" title="Distributed Interactive Simulation">1278</a></li>
<li><a href="/wiki/IEEE_1284" title="IEEE 1284">1284</a></li>
<li><a href="/wiki/IEEE_1355" title="IEEE 1355">1355</a></li>
<li><a href="/wiki/IEEE_1394" title="IEEE 1394">1394</a></li>
<li><a href="/wiki/IEEE_1451" title="IEEE 1451">1451</a></li>
<li><a href="/wiki/Standard_Delay_Format" title="Standard Delay Format">1497</a></li>
<li><a href="/wiki/High-level_architecture" class="mw-redirect" title="High-level architecture">1516</a></li>
<li><a href="/wiki/IEEE_1541-2002" title="IEEE 1541-2002">1541</a></li>
<li><a href="/wiki/IEEE_1547" title="IEEE 1547">1547</a></li>
<li><a href="/wiki/IEEE_1584" title="IEEE 1584">1584</a></li>
<li><a href="/wiki/Precision_Time_Protocol" title="Precision Time Protocol">1588</a></li>
<li><a href="/wiki/Scalable_Coherent_Interface" title="Scalable Coherent Interface">1596</a></li>
<li><a href="/wiki/Advanced_Library_Format" title="Advanced Library Format">1603</a></li>
<li><a href="/wiki/IEEE_1613" title="IEEE 1613">1613</a></li>
<li><a href="/wiki/SystemC" title="SystemC">1666</a></li>
<li><a href="/wiki/IEEE_1667" title="IEEE 1667">1667</a></li>
<li><a href="/wiki/IEEE_1675-2008" title="IEEE 1675-2008">1675</a></li>
<li><a href="/wiki/IP-XACT" title="IP-XACT">1685</a></li>
<li><a href="/wiki/IEEE_1722" class="mw-redirect" title="IEEE 1722">1722</a></li>
<li><a href="/wiki/IEEE_1733" class="mw-redirect" title="IEEE 1733">1733</a></li>
<li><a class="mw-selflink selflink">1800</a></li>
<li><a href="/wiki/Unified_Power_Format" title="Unified Power Format">1801</a></li>
<li><a href="/wiki/DNP3" title="DNP3">1815</a></li>
<li><a href="/wiki/Property_Specification_Language" title="Property Specification Language">1850</a></li>
<li><a href="/wiki/DySPAN" title="DySPAN">1900</a></li>
<li><a href="/wiki/IEEE_1901" title="IEEE 1901">1901</a></li>
<li><a href="/wiki/RuBee" title="RuBee">1902</a></li>
<li><a href="/wiki/Service_Interoperability_in_Ethernet_Passive_Optical_Networks" title="Service Interoperability in Ethernet Passive Optical Networks">1904</a></li>
<li><a href="/wiki/IEEE_1905" title="IEEE 1905">1905</a></li>
<li><a href="/wiki/IEEE_2030" title="IEEE 2030">2030</a></li>
<li><a href="/wiki/Micro_T-Kernel" title="Micro T-Kernel">2050</a></li>
<li><a href="/wiki/ISO/IEEE_11073" title="ISO/IEEE 11073">11073</a></li>
<li><a href="/wiki/ISO/IEC_12207" title="ISO/IEC 12207">12207</a></li>
<li><a href="/wiki/Software_maintenance" title="Software maintenance">14764</a></li>
<li><a href="/wiki/Risk_management" title="Risk management">16085</a></li>
<li><a href="/wiki/Project_management" title="Project management">16326</a></li>
<li><a href="/wiki/Requirements_engineering" title="Requirements engineering">29148</a></li>
<li><a href="/wiki/ISO/IEC_42010" title="ISO/IEC 42010">42010</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/IEEE_802" title="IEEE 802">802 series</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/IEEE_802.1" title="IEEE 802.1">802.1</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/IEEE_802.1D" title="IEEE 802.1D">D</a></li>
<li><a href="/wiki/IEEE_P802.1p" title="IEEE P802.1p">p</a></li>
<li><a href="/wiki/IEEE_802.1Q" title="IEEE 802.1Q">Q</a></li>
<li><a href="/wiki/IEEE_802.1Qav" class="mw-redirect" title="IEEE 802.1Qav">Qav</a></li>
<li><a href="/wiki/Stream_Reservation_Protocol" title="Stream Reservation Protocol">Qat</a></li>
<li><a href="/wiki/Provider_Backbone_Bridge_Traffic_Engineering" title="Provider Backbone Bridge Traffic Engineering">Qay</a></li>
<li><a href="/wiki/Spanning_Tree_Protocol" title="Spanning Tree Protocol">w</a></li>
<li><a href="/wiki/IEEE_802.1X" title="IEEE 802.1X">X</a></li>
<li><a href="/wiki/Link_Layer_Discovery_Protocol" title="Link Layer Discovery Protocol">ab</a></li>
<li><a href="/wiki/IEEE_802.1ad" title="IEEE 802.1ad">ad</a></li>
<li><a href="/wiki/IEEE_802.1AE" title="IEEE 802.1AE">AE</a></li>
<li><a href="/wiki/IEEE_802.1ag" title="IEEE 802.1ag">ag</a></li>
<li><a href="/wiki/IEEE_802.1ah-2008" title="IEEE 802.1ah-2008">ah</a></li>
<li><a href="/wiki/Multiple_Registration_Protocol" title="Multiple Registration Protocol">ak</a></li>
<li><a href="/wiki/IEEE_802.1aq" title="IEEE 802.1aq">aq</a></li>
<li><a href="/wiki/IEEE_802.1AS" class="mw-redirect" title="IEEE 802.1AS">AS</a></li>
<li><a href="/wiki/Link_aggregation" title="Link aggregation">ax</a></li>
<li><a href="/wiki/Data_center_bridging#IEEE_Task_Group" title="Data center bridging">az</a></li>
<li><a href="/wiki/Audio_Video_Bridging" title="Audio Video Bridging">BA</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/IEEE_802.3" title="IEEE 802.3">802.3</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/10BASE5" title="10BASE5">-1983</a></li>
<li><a href="/wiki/802.3a" class="mw-redirect" title="802.3a">a</a></li>
<li><a href="/wiki/802.3b" class="mw-redirect" title="802.3b">b</a></li>
<li><a href="/wiki/802.3d" class="mw-redirect" title="802.3d">d</a></li>
<li><a href="/wiki/802.3e" class="mw-redirect" title="802.3e">e</a></li>
<li><a href="/wiki/802.3i" class="mw-redirect" title="802.3i">i</a></li>
<li><a href="/wiki/802.3j" class="mw-redirect" title="802.3j">j</a></li>
<li><a href="/wiki/802.3u" class="mw-redirect" title="802.3u">u</a></li>
<li><a href="/wiki/IEEE_802.3x" class="mw-redirect" title="IEEE 802.3x">x</a></li>
<li><a href="/wiki/802.3y" class="mw-redirect" title="802.3y">y</a></li>
<li><a href="/wiki/802.3z" class="mw-redirect" title="802.3z">z</a></li>
<li><a href="/wiki/802.3ab" class="mw-redirect" title="802.3ab">ab</a></li>
<li><a href="/wiki/802.3ac" class="mw-redirect" title="802.3ac">ac</a></li>
<li><a href="/wiki/802.3ad" class="mw-redirect" title="802.3ad">ad</a></li>
<li><a href="/wiki/802.3ae" class="mw-redirect" title="802.3ae">ae</a></li>
<li><a href="/wiki/802.3af" class="mw-redirect" title="802.3af">af</a></li>
<li><a href="/wiki/802.3ah" class="mw-redirect" title="802.3ah">ah</a></li>
<li><a href="/wiki/802.3ak" class="mw-redirect" title="802.3ak">ak</a></li>
<li><a href="/wiki/802.3an" class="mw-redirect" title="802.3an">an</a></li>
<li><a href="/wiki/802.3aq" class="mw-redirect" title="802.3aq">aq</a></li>
<li><a href="/wiki/802.3at" class="mw-redirect" title="802.3at">at</a></li>
<li><a href="/wiki/802.3av" class="mw-redirect" title="802.3av">av</a></li>
<li><a href="/wiki/802.3az" class="mw-redirect" title="802.3az">az</a></li>
<li><a href="/wiki/802.3ba" class="mw-redirect" title="802.3ba">ba</a></li>
<li><a href="/wiki/802.3bt" class="mw-redirect" title="802.3bt">bt</a></li>
<li><a href="/wiki/802.3by" class="mw-redirect" title="802.3by">by</a></li>
<li><a href="/wiki/802.3bz" class="mw-redirect" title="802.3bz">bz</a></li>
<li><a href="/w/index.php?title=802.3cg&amp;action=edit&amp;redlink=1" class="new" title="802.3cg (page does not exist)">cg</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/IEEE_802.11" title="IEEE 802.11">802.11</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/IEEE_802.11_(legacy_mode)" title="IEEE 802.11 (legacy mode)">legacy mode</a></li>
<li><a href="/wiki/IEEE_802.11a-1999" title="IEEE 802.11a-1999">a</a></li>
<li><a href="/wiki/IEEE_802.11b-1999" title="IEEE 802.11b-1999">b</a></li>
<li><a href="/wiki/IEEE_802.11c" title="IEEE 802.11c">c</a></li>
<li><a href="/wiki/IEEE_802.11d-2001" title="IEEE 802.11d-2001">d</a></li>
<li><a href="/wiki/IEEE_802.11e-2005" title="IEEE 802.11e-2005">e</a></li>
<li><a href="/wiki/Inter-Access_Point_Protocol" title="Inter-Access Point Protocol">f</a></li>
<li><a href="/wiki/IEEE_802.11g-2003" title="IEEE 802.11g-2003">g</a></li>
<li><a href="/wiki/IEEE_802.11h-2003" title="IEEE 802.11h-2003">h</a></li>
<li><a href="/wiki/IEEE_802.11i-2004" title="IEEE 802.11i-2004">i</a></li>
<li><a href="/wiki/IEEE_802.11j-2004" title="IEEE 802.11j-2004">j</a></li>
<li><a href="/wiki/IEEE_802.11k-2008" title="IEEE 802.11k-2008">k</a></li>
<li><a href="/wiki/IEEE_802.11n-2009" title="IEEE 802.11n-2009">n</a></li>
<li><a href="/wiki/IEEE_802.11p" title="IEEE 802.11p">p</a></li>
<li><a href="/wiki/IEEE_802.11r-2008" title="IEEE 802.11r-2008">r</a></li>
<li><a href="/wiki/IEEE_802.11s" title="IEEE 802.11s">s</a></li>
<li><a href="/wiki/IEEE_802.11u" title="IEEE 802.11u">u</a></li>
<li><a href="/wiki/IEEE_802.11v" title="IEEE 802.11v">v</a></li>
<li><a href="/wiki/IEEE_802.11w-2009" title="IEEE 802.11w-2009">w</a></li>
<li><a href="/wiki/IEEE_802.11y-2008" title="IEEE 802.11y-2008">y</a></li>
<li><a href="/wiki/IEEE_802.11ac" title="IEEE 802.11ac">ac</a></li>
<li><a href="/wiki/IEEE_802.11ad" title="IEEE 802.11ad">ad</a></li>
<li><a href="/wiki/IEEE_802.11af" title="IEEE 802.11af">af</a></li>
<li><a href="/wiki/IEEE_802.11ah" title="IEEE 802.11ah">ah</a></li>
<li><a href="/wiki/IEEE_802.11ai" title="IEEE 802.11ai">ai</a></li>
<li><a href="/wiki/IEEE_802.11ax" title="IEEE 802.11ax">ax</a></li>
<li><a href="/wiki/IEEE_802.11ay" title="IEEE 802.11ay">ay</a></li>
<li><a href="/wiki/IEEE_802.11be" title="IEEE 802.11be">be</a></li></ul>
</div></td></tr></tbody></table><div>
<ul><li><a href="/wiki/IEEE_802.2" title="IEEE 802.2">.2</a></li>
<li><a href="/wiki/Token_bus_network" title="Token bus network">.4</a></li>
<li><a href="/wiki/Token_ring" title="Token ring">.5</a></li>
<li><a href="/wiki/IEEE_802.6" title="IEEE 802.6">.6</a></li>
<li><a href="/wiki/IEEE_802.7" title="IEEE 802.7">.7</a></li>
<li><a href="/wiki/IEEE_802.8" title="IEEE 802.8">.8</a></li>
<li><a href="/wiki/IEEE_802.9" title="IEEE 802.9">.9</a></li>
<li><a href="/wiki/IEEE_802.10" title="IEEE 802.10">.10</a></li>
<li><a href="/wiki/100BaseVG" title="100BaseVG">.12</a></li>
<li><a href="/wiki/Cable_modem#IEEE_802.14" title="Cable modem">.14</a></li>
<li><a href="/wiki/IEEE_802.15" title="IEEE 802.15">.15</a>
<ul><li><a href="/wiki/Bluetooth" title="Bluetooth">.1</a></li>
<li><a href="/wiki/IEEE_802.15.4" title="IEEE 802.15.4">.4</a></li>
<li><a href="/wiki/IEEE_802.15.4a" title="IEEE 802.15.4a">.4a</a></li>
<li><a href="/wiki/IEEE_802.15.6" title="IEEE 802.15.6">.6</a></li></ul></li>
<li><a href="/wiki/IEEE_802.16" title="IEEE 802.16">.16</a>
<ul><li><a href="/wiki/WiMAX" title="WiMAX">Original · d · e</a></li></ul></li>
<li><a href="/wiki/Resilient_Packet_Ring" title="Resilient Packet Ring">.17</a></li>
<li><a href="/wiki/IEEE_802.18" title="IEEE 802.18">.18</a></li>
<li><a href="/wiki/IEEE_802.20" title="IEEE 802.20">.20</a></li>
<li><a href="/wiki/IEEE_802.21" title="IEEE 802.21">.21</a></li>
<li><a href="/wiki/IEEE_802.22" title="IEEE 802.22">.22</a></li></ul></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Proposed</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<li><a href="/wiki/IEEE_P1363" title="IEEE P1363">P1363</a></li>
<li><a href="/wiki/IEEE_P1619" title="IEEE P1619">P1619</a></li>
<li><a href="/wiki/Rosetta-lang" title="Rosetta-lang">P1699</a></li>
<li><a href="/wiki/Universal_Power_Adapter_for_Mobile_Devices" title="Universal Power Adapter for Mobile Devices">P1823</a></li>
<li><a href="/wiki/IEEE_P1906.1" title="IEEE P1906.1">P1906.1</a></li>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Superseded</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/IEEE_754-1985" title="IEEE 754-1985">754-1985</a></li>
<li><a href="/wiki/Software_requirements_specification" title="Software requirements specification">830</a></li>
<li><a href="/wiki/IEEE_1219" class="mw-redirect" title="IEEE 1219">1219</a></li>
<li><a href="/wiki/Software_requirements_specification" title="Software requirements specification">1233</a></li>
<li><a href="/wiki/Concept_of_operations" title="Concept of operations">1362</a></li>
<li><a href="/wiki/Verilog" title="Verilog">1364</a></li>
<li><a href="/wiki/IEEE_1471" title="IEEE 1471">1471</a></li></ul>
</div></td></tr><tr><td class="navbox-abovebelow" colspan="2"><div>
<dl><dt><i>See also</i></dt>
<dd><a href="/wiki/IEEE_Standards_Association" title="IEEE Standards Association">IEEE Standards Association</a></dd>
<dd><a href="/wiki/Category:IEEE_standards" title="Category:IEEE standards">Category:IEEE standards</a></dd></dl>
</div></td></tr></tbody></table></div>
<div role="navigation" class="navbox" aria-labelledby="Programmable_logic" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div class="plainlinks hlist navbar mini"><ul><li class="nv-view"><a href="/wiki/Template:Programmable_Logic" title="Template:Programmable Logic"><abbr title="View this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:Programmable_Logic" title="Template talk:Programmable Logic"><abbr title="Discuss this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:Programmable_Logic&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">e</abbr></a></li></ul></div><div id="Programmable_logic" style="font-size:114%;margin:0 4em"><a href="/wiki/Programmable_logic_device" title="Programmable logic device">Programmable logic</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%">Concepts</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Application-specific_integrated_circuit" title="Application-specific integrated circuit">ASIC</a></li>
<li><a href="/wiki/System_on_a_chip" title="System on a chip">SoC</a></li>
<li><a href="/wiki/Field-programmable_gate_array" title="Field-programmable gate array">FPGA</a>
<ul><li><a href="/wiki/Logic_block" title="Logic block">Logic block</a></li></ul></li>
<li><a href="/wiki/Complex_programmable_logic_device" title="Complex programmable logic device">CPLD</a></li>
<li><a href="/wiki/Erasable_programmable_logic_device" title="Erasable programmable logic device">EPLD</a></li>
<li><a href="/wiki/Programmable_logic_array" title="Programmable logic array">PLA</a></li>
<li><a href="/wiki/Programmable_Array_Logic" title="Programmable Array Logic">PAL</a></li>
<li><a href="/wiki/Generic_array_logic" title="Generic array logic">GAL</a></li>
<li><a href="/wiki/Programmable_system-on-chip" title="Programmable system-on-chip">PSoC</a></li>
<li><a href="/wiki/Reconfigurable_computing" title="Reconfigurable computing">Reconfigurable computing</a>
<ul><li><a href="/wiki/Xputer" title="Xputer">Xputer</a></li></ul></li>
<li><a href="/wiki/Soft_microprocessor" title="Soft microprocessor">Soft microprocessor</a></li>
<li><a href="/wiki/Circuit_underutilization" title="Circuit underutilization">Circuit underutilization</a></li>
<li><a href="/wiki/High-level_synthesis" title="High-level synthesis">High-level synthesis</a></li>
<li><a href="/wiki/Hardware_acceleration" title="Hardware acceleration">Hardware acceleration</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Hardware_description_language" title="Hardware description language">Languages</a></th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Verilog" title="Verilog">Verilog</a>
<ul><li><a href="/wiki/Verilog-A" title="Verilog-A">A</a></li>
<li><a href="/wiki/Verilog-AMS" title="Verilog-AMS">AMS</a></li></ul></li>
<li><a href="/wiki/VHDL" title="VHDL">VHDL</a>
<ul><li><a href="/wiki/VHDL-AMS" title="VHDL-AMS">AMS</a></li>
<li><a href="/wiki/VHDL-VITAL" title="VHDL-VITAL">VITAL</a></li></ul></li>
<li><a class="mw-selflink selflink">SystemVerilog</a>
<ul><li><a href="/wiki/SystemVerilog_DPI" title="SystemVerilog DPI">DPI</a></li></ul></li>
<li><a href="/wiki/SystemC" title="SystemC">SystemC</a></li>
<li><a href="/wiki/Altera_Hardware_Description_Language" title="Altera Hardware Description Language">AHDL</a></li>
<li><a href="/wiki/Handel-C" title="Handel-C">Handel-C</a></li>
<li><a href="/wiki/Property_Specification_Language" title="Property Specification Language">PSL</a></li>
<li><a href="/wiki/Unified_Power_Format" title="Unified Power Format">UPF</a></li>
<li><a href="/wiki/PALASM" title="PALASM">PALASM</a></li>
<li><a href="/wiki/Advanced_Boolean_Expression_Language" title="Advanced Boolean Expression Language">ABEL</a></li>
<li><a href="/wiki/Programmable_Array_Logic#CUPL" title="Programmable Array Logic">CUPL</a></li>
<li><a href="/wiki/OpenVera" title="OpenVera">OpenVera</a></li>
<li><a href="/wiki/C_to_HDL" title="C to HDL">C to HDL</a></li>
<li><a href="/wiki/Flow_to_HDL" title="Flow to HDL">Flow to HDL</a></li>
<li><a href="/wiki/MyHDL" title="MyHDL">MyHDL</a></li>
<li><a href="/wiki/JHDL" title="JHDL">JHDL</a></li>
<li><a href="/wiki/ELLA_(programming_language)" title="ELLA (programming language)">ELLA</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Companies</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Accellera" title="Accellera">Accellera</a></li>
<li><a href="/wiki/Actel" title="Actel">Actel</a></li>
<li><a href="/wiki/Achronix" title="Achronix">Achronix</a></li>
<li><a href="/wiki/Advanced_Micro_Devices" title="Advanced Micro Devices">AMD</a></li>
<li><a href="/wiki/Aldec" title="Aldec">Aldec</a></li>
<li><a href="/wiki/Atmel" title="Atmel">Atmel</a></li>
<li><a href="/wiki/Cadence_Design_Systems" title="Cadence Design Systems">Cadence</a></li>
<li><a href="/wiki/Cypress_Semiconductor" title="Cypress Semiconductor">Cypress</a></li>
<li><a href="/wiki/Duolog" title="Duolog">Duolog</a></li>
<li><a href="/wiki/Forte_Design_Systems" title="Forte Design Systems">Forte</a></li>
<li><a href="/wiki/Intel" title="Intel">Intel</a>
<ul><li><a href="/wiki/Altera" title="Altera">Altera</a></li></ul></li>
<li><a href="/wiki/Lattice_Semiconductor" title="Lattice Semiconductor">Lattice</a></li>
<li><a href="/wiki/National_Semiconductor" title="National Semiconductor">National</a></li>
<li><a href="/wiki/Mentor_Graphics" title="Mentor Graphics">Mentor Graphics</a></li>
<li><a href="/wiki/Microsemi" title="Microsemi">Microsemi</a></li>
<li><a href="/wiki/Signetics" title="Signetics">Signetics</a></li>
<li><a href="/wiki/Synopsys" title="Synopsys">Synopsys</a>
<ul><li><a href="/wiki/Magma_Design_Automation" title="Magma Design Automation">Magma</a></li>
<li><a href="/wiki/Virage_Logic" title="Virage Logic">Virage Logic</a></li></ul></li>
<li><a href="/wiki/Texas_Instruments" title="Texas Instruments">Texas Instruments</a></li>
<li><a href="/wiki/Tabula_(company)" title="Tabula (company)">Tabula</a></li>
<li><a href="/wiki/Xilinx" title="Xilinx">Xilinx</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Products</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Hardware</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/ICE_(FPGA)" title="ICE (FPGA)">iCE</a></li>
<li><a href="/wiki/Stratix" title="Stratix">Stratix</a></li>
<li><a href="/wiki/Virtex_(FPGA)" title="Virtex (FPGA)">Virtex</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Software</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Intel_Quartus_Prime" title="Intel Quartus Prime">Intel Quartus Prime</a></li>
<li><a href="/wiki/Xilinx_ISE" title="Xilinx ISE">Xilinx ISE</a></li>
<li><a href="/wiki/Xilinx_Vivado" title="Xilinx Vivado">Xilinx Vivado</a></li>
<li><a href="/wiki/ModelSim" title="ModelSim">ModelSim</a></li>
<li><a href="/wiki/Verilog-to-Routing" title="Verilog-to-Routing">VTR</a></li>
<li><a href="/wiki/List_of_HDL_simulators" title="List of HDL simulators">Simulators</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">IP</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Proprietary</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/ARC_(processor)" title="ARC (processor)">ARC</a></li>
<li><a href="/wiki/ARM_Cortex-M" title="ARM Cortex-M">ARM Cortex-M</a></li>
<li><a href="/wiki/LEON" title="LEON">LEON</a></li>
<li><a href="/wiki/LatticeMico8" title="LatticeMico8">LatticeMico8</a></li>
<li><a href="/wiki/MicroBlaze" title="MicroBlaze">MicroBlaze</a></li>
<li><a href="/wiki/PicoBlaze" title="PicoBlaze">PicoBlaze</a></li>
<li><a href="/wiki/Nios_embedded_processor" title="Nios embedded processor">Nios</a></li>
<li><a href="/wiki/Nios_II" title="Nios II">Nios II</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Open-source</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Java_Optimized_Processor" title="Java Optimized Processor">JOP</a></li>
<li><a href="/wiki/LatticeMico32" title="LatticeMico32">LatticeMico32</a></li>
<li><a href="/wiki/OpenCores" title="OpenCores">OpenCores</a></li>
<li><a href="/wiki/OpenRISC" title="OpenRISC">OpenRISC</a>
<ul><li><a href="/wiki/OpenRISC_1200" title="OpenRISC 1200">1200</a></li></ul></li>
<li><a href="/wiki/RISC-V" title="RISC-V">RISC-V</a></li>
<li><a href="/wiki/Zet_(hardware)" title="Zet (hardware)">Zet</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr></tbody></table><div></div></td></tr></tbody></table></div>
<!-- 
NewPP limit report
Parsed by mw1302
Cached time: 20200328015547
Cache expiry: 86400
Dynamic content: true
Complications: [vary‐revision‐sha1]
CPU time usage: 0.480 seconds
Real time usage: 0.660 seconds
Preprocessor visited node count: 2818/1000000
Post‐expand include size: 83241/2097152 bytes
Template argument size: 5681/2097152 bytes
Highest expansion depth: 27/40
Expensive parser function count: 8/500
Unstrip recursion depth: 0/20
Unstrip post‐expand size: 47898/5000000 bytes
Number of Wikibase entities loaded: 2/400
Lua time usage: 0.172/10.000 seconds
Lua memory usage: 5.46 MB/50 MB
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%  487.430      1 -total
 26.55%  129.426      2 Template:Infobox
 24.20%  117.940      4 Template:Cite_book
 19.44%   94.770      1 Template:Infobox_programming_language
  9.02%   43.961      1 Template:Infobox_software/simple
  8.92%   43.487      1 Template:Clarification_needed
  8.87%   43.215      2 Template:Fix-span
  8.61%   41.945      1 Template:Short_description
  8.16%   39.757      1 Template:Use_American_English
  7.59%   36.997      2 Template:Start_date_and_age
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:2540686-0!canonical and timestamp 20200328015547 and revision id 941438615
 -->
</div><noscript><img src="//en.wikipedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" alt="" title="" width="1" height="1" style="border: none; position: absolute;" /></noscript></div>
		<div class="printfooter">Retrieved from "<a dir="ltr" href="https://en.wikipedia.org/w/index.php?title=SystemVerilog&amp;oldid=941438615">https://en.wikipedia.org/w/index.php?title=SystemVerilog&amp;oldid=941438615</a>"</div>
		<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="/wiki/Category:Hardware_description_languages" title="Category:Hardware description languages">Hardware description languages</a></li><li><a href="/wiki/Category:Hardware_verification_languages" title="Category:Hardware verification languages">Hardware verification languages</a></li><li><a href="/wiki/Category:System_description_languages" title="Category:System description languages">System description languages</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden categories: <ul><li><a href="/wiki/Category:Use_American_English_from_April_2019" title="Category:Use American English from April 2019">Use American English from April 2019</a></li><li><a href="/wiki/Category:All_Wikipedia_articles_written_in_American_English" title="Category:All Wikipedia articles written in American English">All Wikipedia articles written in American English</a></li><li><a href="/wiki/Category:Articles_with_short_description" title="Category:Articles with short description">Articles with short description</a></li><li><a href="/wiki/Category:Wikipedia_articles_needing_clarification_from_September_2018" title="Category:Wikipedia articles needing clarification from September 2018">Wikipedia articles needing clarification from September 2018</a></li><li><a href="/wiki/Category:All_Wikipedia_articles_needing_clarification" title="Category:All Wikipedia articles needing clarification">All Wikipedia articles needing clarification</a></li><li><a href="/wiki/Category:Wikipedia_articles_needing_clarification_from_November_2018" title="Category:Wikipedia articles needing clarification from November 2018">Wikipedia articles needing clarification from November 2018</a></li><li><a href="/wiki/Category:All_articles_with_vague_or_ambiguous_time" title="Category:All articles with vague or ambiguous time">All articles with vague or ambiguous time</a></li><li><a href="/wiki/Category:Vague_or_ambiguous_time_from_September_2018" title="Category:Vague or ambiguous time from September 2018">Vague or ambiguous time from September 2018</a></li><li><a href="/wiki/Category:Wikipedia_articles_in_need_of_updating_from_September_2018" title="Category:Wikipedia articles in need of updating from September 2018">Wikipedia articles in need of updating from September 2018</a></li><li><a href="/wiki/Category:All_Wikipedia_articles_in_need_of_updating" title="Category:All Wikipedia articles in need of updating">All Wikipedia articles in need of updating</a></li></ul></div></div>
		<div class="visualClear"></div>
		
	</div>
</div>
<div id='mw-data-after-content'>
	<div class="read-more-container"></div>
</div>

<div id="mw-navigation">
    <h2>Navigation menu</h2>
    <div id="mw-head">
        
        <div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
        	<h3 id="p-personal-label">Personal tools</h3>
        	<ul >
        		
        		<li id="pt-anonuserpage">Not logged in</li>
        		<li id="pt-anontalk"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [n]" accesskey="n">Talk</a></li><li id="pt-anoncontribs"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [y]" accesskey="y">Contributions</a></li><li id="pt-createaccount"><a href="/w/index.php?title=Special:CreateAccount&amp;returnto=SystemVerilog" title="You are encouraged to create an account and log in; however, it is not mandatory">Create account</a></li><li id="pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=SystemVerilog" title="You&#039;re encouraged to log in; however, it&#039;s not mandatory. [o]" accesskey="o">Log in</a></li>
        	</ul>
        </div>
        <div id="left-navigation">
            <div id="p-namespaces" role="navigation" class="vectorTabs " aria-labelledby="p-namespaces-label">
            	<h3 id="p-namespaces-label">Namespaces</h3>
            	<ul >
            		<li id="ca-nstab-main" class="selected"><a href="/wiki/SystemVerilog" title="View the content page [c]" accesskey="c">Article</a></li><li id="ca-talk"><a href="/wiki/Talk:SystemVerilog" rel="discussion" title="Discussion about the content page [t]" accesskey="t">Talk</a></li>
            	</ul>
            </div>
            <div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
            	<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label" />
            	<h3 id="p-variants-label">
            		<span>Variants</span>
            	</h3>
            	<ul class="menu" >
            		
            	</ul>
            </div>
        </div>
        <div id="right-navigation">
            <div id="p-views" role="navigation" class="vectorTabs " aria-labelledby="p-views-label">
            	<h3 id="p-views-label">Views</h3>
            	<ul >
            		<li id="ca-view" class="collapsible selected"><a href="/wiki/SystemVerilog">Read</a></li><li id="ca-edit" class="collapsible"><a href="/w/index.php?title=SystemVerilog&amp;action=edit" title="Edit this page [e]" accesskey="e">Edit</a></li><li id="ca-history" class="collapsible"><a href="/w/index.php?title=SystemVerilog&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></li>
            	</ul>
            </div>
            <div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
            	<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label" />
            	<h3 id="p-cactions-label">
            		<span>More</span>
            	</h3>
            	<ul class="menu" >
            		
            	</ul>
            </div>
            <div id="p-search" role="search">
            	<h3 >
            		<label for="searchInput">Search</label>
            	</h3>
            	<form action="/w/index.php" id="searchform">
            		<div id="simpleSearch">
            			<input type="search" name="search" placeholder="Search Wikipedia" title="Search Wikipedia [f]" accesskey="f" id="searchInput"/>
            			<input type="hidden" value="Special:Search" name="title"/>
            			<input type="submit" name="fulltext" value="Search" title="Search Wikipedia for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/>
            			<input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>
            		</div>
            	</form>
            </div>
        </div>
    </div>
    
    <div id="mw-panel">
    	<div id="p-logo" role="banner">
    		<a  title="Visit the main page" class="mw-wiki-logo" href="/wiki/Main_Page"></a>
    	</div>
    	<div class="portal" role="navigation" id="p-navigation"  aria-labelledby="p-navigation-label">
    		<h3  id="p-navigation-label">
    			Navigation
    		</h3>
    		<div class="body">
    			<ul><li id="n-mainpage-description"><a href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z">Main page</a></li><li id="n-contents"><a href="/wiki/Wikipedia:Contents" title="Guides to browsing Wikipedia">Contents</a></li><li id="n-featuredcontent"><a href="/wiki/Wikipedia:Featured_content" title="Featured content – the best of Wikipedia">Featured content</a></li><li id="n-currentevents"><a href="/wiki/Portal:Current_events" title="Find background information on current events">Current events</a></li><li id="n-randompage"><a href="/wiki/Special:Random" title="Load a random article [x]" accesskey="x">Random article</a></li><li id="n-sitesupport"><a href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en" title="Support us">Donate to Wikipedia</a></li><li id="n-shoplink"><a href="//shop.wikimedia.org" title="Visit the Wikipedia store">Wikipedia store</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-interaction"  aria-labelledby="p-interaction-label">
    		<h3  id="p-interaction-label">
    			Interaction
    		</h3>
    		<div class="body">
    			<ul><li id="n-help"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li><li id="n-aboutsite"><a href="/wiki/Wikipedia:About" title="Find out about Wikipedia">About Wikipedia</a></li><li id="n-portal"><a href="/wiki/Wikipedia:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li><li id="n-recentchanges"><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-contactpage"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia">Contact page</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-tb"  aria-labelledby="p-tb-label">
    		<h3  id="p-tb-label">
    			Tools
    		</h3>
    		<div class="body">
    			<ul><li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/SystemVerilog" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/SystemVerilog" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-upload"><a href="/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [u]" accesskey="u">Upload file</a></li><li id="t-specialpages"><a href="/wiki/Special:SpecialPages" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-permalink"><a href="/w/index.php?title=SystemVerilog&amp;oldid=941438615" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="/w/index.php?title=SystemVerilog&amp;action=info" title="More information about this page">Page information</a></li><li id="t-wikibase"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q1387402" title="Link to connected data repository item [g]" accesskey="g">Wikidata item</a></li><li id="t-cite"><a href="/w/index.php?title=Special:CiteThisPage&amp;page=SystemVerilog&amp;id=941438615&amp;wpFormIdentifier=titleform" title="Information on how to cite this page">Cite this page</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-coll-print_export"  aria-labelledby="p-coll-print_export-label">
    		<h3  id="p-coll-print_export-label">
    			Print/export
    		</h3>
    		<div class="body">
    			<ul><li id="coll-create_a_book"><a href="/w/index.php?title=Special:Book&amp;bookcmd=book_creator&amp;referer=SystemVerilog">Create a book</a></li><li id="coll-download-as-rl"><a href="/w/index.php?title=Special:ElectronPdf&amp;page=SystemVerilog&amp;action=show-download-screen">Download as PDF</a></li><li id="t-print"><a href="/w/index.php?title=SystemVerilog&amp;printable=yes" title="Printable version of this page [p]" accesskey="p">Printable version</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-lang"  aria-labelledby="p-lang-label">
    		<h3  id="p-lang-label">
    			Languages
    		</h3>
    		<div class="body">
    			<ul><li class="interlanguage-link interwiki-de"><a href="https://de.wikipedia.org/wiki/SystemVerilog" title="SystemVerilog – German" lang="de" hreflang="de" class="interlanguage-link-target">Deutsch</a></li><li class="interlanguage-link interwiki-fr"><a href="https://fr.wikipedia.org/wiki/SystemVerilog" title="SystemVerilog – French" lang="fr" hreflang="fr" class="interlanguage-link-target">Français</a></li><li class="interlanguage-link interwiki-ja"><a href="https://ja.wikipedia.org/wiki/SystemVerilog" title="SystemVerilog – Japanese" lang="ja" hreflang="ja" class="interlanguage-link-target">日本語</a></li><li class="interlanguage-link interwiki-pl"><a href="https://pl.wikipedia.org/wiki/SystemVerilog" title="SystemVerilog – Polish" lang="pl" hreflang="pl" class="interlanguage-link-target">Polski</a></li><li class="interlanguage-link interwiki-ru"><a href="https://ru.wikipedia.org/wiki/SystemVerilog" title="SystemVerilog – Russian" lang="ru" hreflang="ru" class="interlanguage-link-target">Русский</a></li><li class="interlanguage-link interwiki-uk"><a href="https://uk.wikipedia.org/wiki/SystemVerilog" title="SystemVerilog – Ukrainian" lang="uk" hreflang="uk" class="interlanguage-link-target">Українська</a></li><li class="interlanguage-link interwiki-zh"><a href="https://zh.wikipedia.org/wiki/SystemVerilog" title="SystemVerilog – Chinese" lang="zh" hreflang="zh" class="interlanguage-link-target">中文</a></li></ul>
    			<div class="after-portlet after-portlet-lang"><span class="wb-langlinks-edit wb-langlinks-link"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q1387402#sitelinks-wikipedia" title="Edit interlanguage links" class="wbc-editpage">Edit links</a></span></div>
    		</div>
    	</div>
    	
    </div>
</div>

<div id="footer" role="contentinfo" >
	<ul id="footer-info" class="">
		<li id="footer-info-lastmod"> This page was last edited on 18 February 2020, at 16:13<span class="anonymous-show">&#160;(UTC)</span>.</li>
		<li id="footer-info-copyright">Text is available under the <a rel="license" href="//en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License">Creative Commons Attribution-ShareAlike License</a><a rel="license" href="//creativecommons.org/licenses/by-sa/3.0/" style="display:none;"></a>;
additional terms may apply.  By using this site, you agree to the <a href="//foundation.wikimedia.org/wiki/Terms_of_Use">Terms of Use</a> and <a href="//foundation.wikimedia.org/wiki/Privacy_policy">Privacy Policy</a>. Wikipedia® is a registered trademark of the <a href="//www.wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>
	</ul>
	<ul id="footer-places" class="">
		<li id="footer-places-privacy"><a href="https://foundation.wikimedia.org/wiki/Privacy_policy" class="extiw" title="wmf:Privacy policy">Privacy policy</a></li>
		<li id="footer-places-about"><a href="/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
		<li id="footer-places-disclaimer"><a href="/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
		<li id="footer-places-contact"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li>
		<li id="footer-places-developers"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/How_to_contribute">Developers</a></li>
		<li id="footer-places-statslink"><a href="https://stats.wikimedia.org/#/en.wikipedia.org">Statistics</a></li>
		<li id="footer-places-cookiestatement"><a href="https://foundation.wikimedia.org/wiki/Cookie_statement">Cookie statement</a></li>
		<li id="footer-places-mobileview"><a href="//en.m.wikipedia.org/w/index.php?title=SystemVerilog&amp;mobileaction=toggle_view_mobile" class="noprint stopMobileRedirectToggle">Mobile view</a></li>
	</ul>
	<ul id="footer-icons" class="noprint">
		<li id="footer-copyrightico"><a href="https://wikimediafoundation.org/"><img src="/static/images/wikimedia-button.png" srcset="/static/images/wikimedia-button-1.5x.png 1.5x, /static/images/wikimedia-button-2x.png 2x" width="88" height="31" alt="Wikimedia Foundation"/></a></li>
		<li id="footer-poweredbyico"><a href="https://www.mediawiki.org/"><img src="/static/images/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/static/images/poweredby_mediawiki_132x47.png 1.5x, /static/images/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a></li>
	</ul>
	<div style="clear: both;"></div>
</div>

<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.480","walltime":"0.660","ppvisitednodes":{"value":2818,"limit":1000000},"postexpandincludesize":{"value":83241,"limit":2097152},"templateargumentsize":{"value":5681,"limit":2097152},"expansiondepth":{"value":27,"limit":40},"expensivefunctioncount":{"value":8,"limit":500},"unstrip-depth":{"value":0,"limit":20},"unstrip-size":{"value":47898,"limit":5000000},"entityaccesscount":{"value":2,"limit":400},"timingprofile":["100.00%  487.430      1 -total"," 26.55%  129.426      2 Template:Infobox"," 24.20%  117.940      4 Template:Cite_book"," 19.44%   94.770      1 Template:Infobox_programming_language","  9.02%   43.961      1 Template:Infobox_software/simple","  8.92%   43.487      1 Template:Clarification_needed","  8.87%   43.215      2 Template:Fix-span","  8.61%   41.945      1 Template:Short_description","  8.16%   39.757      1 Template:Use_American_English","  7.59%   36.997      2 Template:Start_date_and_age"]},"scribunto":{"limitreport-timeusage":{"value":"0.172","limit":"10.000"},"limitreport-memusage":{"value":5721058,"limit":52428800}},"cachereport":{"origin":"mw1302","timestamp":"20200328015547","ttl":86400,"transientcontent":true}}});});</script>
<script type="application/ld+json">{"@context":"https:\/\/schema.org","@type":"Article","name":"SystemVerilog","url":"https:\/\/en.wikipedia.org\/wiki\/SystemVerilog","sameAs":"http:\/\/www.wikidata.org\/entity\/Q1387402","mainEntity":"http:\/\/www.wikidata.org\/entity\/Q1387402","author":{"@type":"Organization","name":"Contributors to Wikimedia projects"},"publisher":{"@type":"Organization","name":"Wikimedia Foundation, Inc.","logo":{"@type":"ImageObject","url":"https:\/\/www.wikimedia.org\/static\/images\/wmf-hor-googpub.png"}},"datePublished":"2005-08-26T01:22:20Z","dateModified":"2020-02-18T16:13:05Z","image":"https:\/\/upload.wikimedia.org\/wikipedia\/en\/e\/ef\/SystemVerilog_logo.png","headline":"hardware description and hardware verification language"}</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":105,"wgHostname":"mw1369"});});</script></body></html>
