
---------- Begin Simulation Statistics ----------
final_tick                                61015189000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 248498                       # Simulator instruction rate (inst/s)
host_mem_usage                                 709868                       # Number of bytes of host memory used
host_op_rate                                   251238                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   402.42                       # Real time elapsed on the host
host_tick_rate                              151621371                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101102729                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.061015                       # Number of seconds simulated
sim_ticks                                 61015189000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.265718                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4086739                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4849824                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 19                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            352079                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5093519                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102864                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          675929                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           573065                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6497646                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  314173                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        37627                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101102729                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.220304                       # CPI: cycles per instruction
system.cpu.discardedOps                        917608                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48723186                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40626829                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6244892                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5228891                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.819468                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        122030378                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55115655     54.51%     54.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            267609      0.26%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            259630      0.26%     55.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            161456      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           483618      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33524      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38167638     37.75%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6379046      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101102729                       # Class of committed instruction
system.cpu.tickCycles                       116801487                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         19874                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          738                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       251623                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       509216                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  61015189000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5317                       # Transaction distribution
system.membus.trans_dist::ReadExReq             14541                       # Transaction distribution
system.membus.trans_dist::ReadExResp            14541                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5317                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            16                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        39732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  39732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       317728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  317728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19874                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19874    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19874                       # Request fanout histogram
system.membus.respLayer1.occupancy           45418250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            23708000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  61015189000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             48698                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       244152                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3544                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3916                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           208869                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          208869                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5440                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        43258                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           37                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           37                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        14424                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       752396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                766820                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       143744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      7940464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8084208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           257604                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002908                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.053843                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 256855     99.71%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    749      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             257604                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          378456000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         252149991                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5440000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  61015189000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 1818                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               235882                       # number of demand (read+write) hits
system.l2.demand_hits::total                   237700                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1818                       # number of overall hits
system.l2.overall_hits::.cpu.data              235882                       # number of overall hits
system.l2.overall_hits::total                  237700                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3622                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              16245                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19867                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3622                       # number of overall misses
system.l2.overall_misses::.cpu.data             16245                       # number of overall misses
system.l2.overall_misses::total                 19867                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    270631500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1215288500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1485920000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    270631500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1215288500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1485920000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             5440                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           252127                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               257567                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            5440                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          252127                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              257567                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.665809                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.064432                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.077133                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.665809                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.064432                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.077133                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74718.801767                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 74810.003078                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74793.375950                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74718.801767                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 74810.003078                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74793.375950                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3622                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         16236                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19858                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3622                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        16236                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19858                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    234411500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1052312000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1286723500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    234411500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1052312000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1286723500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.665809                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.064396                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.077098                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.665809                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.064396                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.077098                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64718.801767                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64813.500862                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64796.228220                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64718.801767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64813.500862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64796.228220                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       244152                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           244152                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       244152                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       244152                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3498                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3498                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3498                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3498                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            194328                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                194328                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           14541                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               14541                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1083573000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1083573000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        208869                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            208869                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.069618                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.069618                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74518.465030                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74518.465030                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        14541                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          14541                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    938163000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    938163000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.069618                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.069618                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64518.465030                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64518.465030                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1818                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1818                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3622                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3622                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    270631500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    270631500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         5440                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5440                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.665809                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.665809                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74718.801767                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74718.801767                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3622                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3622                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    234411500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    234411500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.665809                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.665809                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64718.801767                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64718.801767                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         41554                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             41554                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1704                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1704                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    131715500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    131715500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        43258                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         43258                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.039392                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.039392                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77297.828638                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77297.828638                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1695                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1695                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    114149000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    114149000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.039184                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.039184                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67344.542773                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67344.542773                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            21                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                21                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              16                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           37                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            37                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.432432                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.432432                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       308000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       308000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.432432                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.432432                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19250                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  61015189000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 18930.844729                       # Cycle average of tags in use
system.l2.tags.total_refs                      508453                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19895                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.556823                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.387444                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3586.560468                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15309.896817                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.027363                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.116805                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.144431                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         19874                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        19871                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.151627                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4087719                       # Number of tag accesses
system.l2.tags.data_accesses                  4087719                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  61015189000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          57952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         259776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             317728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        57952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         57952                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            3622                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           16236                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19858                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            949796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4257563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               5207359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       949796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           949796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           949796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4257563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              5207359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      3622.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     16236.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               55361                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       19858                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     19858                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    100285250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   99290000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               472622750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      5050.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                23800.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    17613                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                 19858                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   18190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2245                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    566.107795                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   405.183708                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   355.679016                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          305     13.59%     13.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          258     11.49%     25.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          283     12.61%     37.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          130      5.79%     43.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           82      3.65%     47.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          446     19.87%     66.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          137      6.10%     73.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           33      1.47%     74.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          571     25.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2245                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1270912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  317728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        20.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      5.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   57654549000                       # Total gap between requests
system.mem_ctrls.avgGap                    2903341.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        57952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       259776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 949796.287609631196                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4257562.817678070627                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         3622                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        16236                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     86375250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    386247500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     23847.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     23789.57                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    88.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7925400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              4212450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            73941840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4816319040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2062352340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      21693115200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        28657866270                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        469.684135                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  56375631500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2037360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2602197500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              8103900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4307325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            67844280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4816319040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1951962150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      21786075360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        28634612055                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        469.303013                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  56619523000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2037360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2358306000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     61015189000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  61015189000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     26344320                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         26344320                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     26344320                       # number of overall hits
system.cpu.icache.overall_hits::total        26344320                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5440                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5440                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5440                       # number of overall misses
system.cpu.icache.overall_misses::total          5440                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    303408000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    303408000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    303408000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    303408000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     26349760                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26349760                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     26349760                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26349760                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000206                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000206                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000206                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000206                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 55773.529412                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55773.529412                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 55773.529412                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55773.529412                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3544                       # number of writebacks
system.cpu.icache.writebacks::total              3544                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         5440                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5440                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5440                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5440                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    297968000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    297968000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    297968000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    297968000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000206                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000206                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000206                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000206                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 54773.529412                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54773.529412                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 54773.529412                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54773.529412                       # average overall mshr miss latency
system.cpu.icache.replacements                   3544                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     26344320                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        26344320                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5440                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5440                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    303408000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    303408000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     26349760                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26349760                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000206                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000206                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 55773.529412                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55773.529412                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5440                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5440                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    297968000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    297968000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 54773.529412                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54773.529412                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  61015189000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1890.510497                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26349760                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5440                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4843.705882                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1890.510497                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.923101                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.923101                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1896                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1872                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          52704960                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         52704960                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  61015189000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  61015189000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  61015189000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43621234                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43621234                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43629696                       # number of overall hits
system.cpu.dcache.overall_hits::total        43629696                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       269878                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         269878                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       270128                       # number of overall misses
system.cpu.dcache.overall_misses::total        270128                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5017609499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5017609499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5017609499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5017609499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43891112                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43891112                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43899824                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43899824                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006149                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006149                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006153                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006153                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 18592.139778                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 18592.139778                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 18574.932991                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18574.932991                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          744                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   106.285714                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       244152                       # number of writebacks
system.cpu.dcache.writebacks::total            244152                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17966                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17966                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17966                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17966                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       251912                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       251912                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       252161                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       252161                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4063027000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4063027000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4076286500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4076286500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005739                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005739                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005744                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005744                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 16128.755280                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16128.755280                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 16165.412177                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16165.412177                       # average overall mshr miss latency
system.cpu.dcache.replacements                 248068                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37526942                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37526942                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        43108                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         43108                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    665159000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    665159000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37570050                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37570050                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001147                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001147                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 15430.059386                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15430.059386                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          102                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          102                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        43006                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        43006                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    620175000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    620175000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001145                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001145                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14420.662233                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14420.662233                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6094280                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6094280                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       226770                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       226770                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4352450499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4352450499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6321050                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6321050                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.035875                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035875                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 19193.237637                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19193.237637                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        17864                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        17864                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       208906                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       208906                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3442852000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3442852000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.033049                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033049                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 16480.388309                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16480.388309                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8462                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8462                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          250                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          250                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8712                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8712                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.028696                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.028696                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          249                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          249                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     13259500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     13259500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.028581                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.028581                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 53251.004016                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 53251.004016                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           12                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           12                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           12                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           12                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          163                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          163                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       272000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       272000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.018072                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.018072                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 90666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 90666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       269000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       269000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.018072                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.018072                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 89666.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 89666.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  61015189000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4034.234913                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43882189                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            252164                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            174.022418                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4034.234913                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984921                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984921                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          410                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2348                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1189                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           96                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          88052476                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         88052476                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  61015189000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  61015189000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
