
---------- Begin Simulation Statistics ----------
final_tick                               1498258567000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 108840                       # Simulator instruction rate (inst/s)
host_mem_usage                                4560232                       # Number of bytes of host memory used
host_op_rate                                   191846                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11944.08                       # Real time elapsed on the host
host_tick_rate                               27411314                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000005                       # Number of instructions simulated
sim_ops                                    2291424677                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.327403                       # Number of seconds simulated
sim_ticks                                327403068250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          373                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           710                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     25645556                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    213594609                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     25849730                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    126706819                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses    100857089                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     223735487                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       8136608                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted     15546788                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       491102810                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      355832739                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     25645587                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         46416063                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     20922921                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls           30                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts   1456240185                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000002                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    431624370                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    447750389                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.963984                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.937822                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    287648486     64.24%     64.24% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     86729207     19.37%     83.61% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     12816123      2.86%     86.48% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     17150212      3.83%     90.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     16197696      3.62%     93.92% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      3790133      0.85%     94.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6       781813      0.17%     94.94% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      1713798      0.38%     95.33% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     20922921      4.67%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    447750389                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts             5280                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls        28360                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       431593802                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            78216586                       # Number of loads committed
system.switch_cpus_1.commit.membars                20                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass        27468      0.01%      0.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    343000024     79.47%     79.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        17115      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc         1540      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd          660      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt         1540      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult          880      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     78215926     18.12%     97.60% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     10358557      2.40%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead          660      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    431624370                       # Class of committed instruction
system.switch_cpus_1.commit.refs             88575143                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           431624370                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     2.619225                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.619225                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    201128825                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   2265704695                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      119048043                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       286818668                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     25651096                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     22159044                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         294617634                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses             1361086                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          68143315                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses                 722                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         223735487                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       161699573                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           449272960                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      7079042                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts           1360824166                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.ItlbSquashes            34                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus_1.fetch.MiscStallCycles           12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles        45438                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      51302192                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles              374                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.341682                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    179835801                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     33986338                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.078209                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    654805681                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.743362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.721416                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      279178942     42.64%     42.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       35788149      5.47%     48.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        8038431      1.23%     49.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       21698667      3.31%     52.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       21730140      3.32%     55.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       10227989      1.56%     57.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        5558297      0.85%     58.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       17877346      2.73%     61.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      254707720     38.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    654805681                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads            9625                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes           5033                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                   455                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     30138754                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       86187862                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.148162                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          366980668                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         68143312                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     181823586                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    394484802                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts          454                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        99624                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    126255116                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1887651602                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    298837356                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     79762125                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1406629947                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       155959                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       678324                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     25651096                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       826178                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       665656                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads       343941                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        17972                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         8531                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads           28                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads    316268206                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores    115896556                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         8531                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     26153659                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      3985095                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      1551205383                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1334192579                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.692170                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1073698194                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.037538                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1361612219                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     2202520777                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    1205784727                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.381792                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.381792                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      1725401      0.12%      0.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   1073677184     72.23%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        20223      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt           10      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc         1608      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd          660      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt         1608      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult          947      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     72.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    332250945     22.35%     94.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     78712802      5.30%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead          689      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1486392077                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses          5522                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads        11044                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses         5483                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes         9284                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          16086040                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.010822                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      13448904     83.61%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      2613142     16.24%     99.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        23994      0.15%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1500747194                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   3651695993                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1334187096                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   3343677796                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1887650298                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1486392077                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded         1304                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined   1456027180                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      8031167                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved         1274                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined   1973275827                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    654805681                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.269974                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.754279                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    340678927     52.03%     52.03% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     26698477      4.08%     56.10% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     28881779      4.41%     60.52% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     27063061      4.13%     64.65% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     54334747      8.30%     72.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     60914610      9.30%     82.25% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     45061690      6.88%     89.13% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     40920439      6.25%     95.38% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     30251951      4.62%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    654805681                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.269973                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         161714341                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses               14781                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     25906640                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     17222332                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    394484802                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    126255116                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     611798493                       # number of misc regfile reads
system.switch_cpus_1.numCycles              654806136                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     190646968                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    515228531                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      1433942                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      137625488                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents      8545378                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      3407566                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   5732744537                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   2134737103                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2400371585                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       289387204                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents         1813                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     25651096                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     11494184                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps     1885142971                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups        13117                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   3722900526                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles          736                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts           18                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        24392552                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts           18                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2314692023                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        3983917145                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7390689                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     12956141                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              5                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      3255488                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      6162737                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops              5                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                123                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          291                       # Transaction distribution
system.membus.trans_dist::CleanEvict               82                       # Transaction distribution
system.membus.trans_dist::ReadExReq               214                       # Transaction distribution
system.membus.trans_dist::ReadExResp              214                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           123                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port         1047                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total         1047                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1047                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port        40192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total        40192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   40192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               337                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     337    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 337                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1971000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1800000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1498258567000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1498258567000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1498258567000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1498258567000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1498258567000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1498258567000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1498258567000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5514797                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2225590                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           41                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3689620                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         1825237                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        1825237                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            50655                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           50655                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       5514797                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          123                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     20346707                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              20346830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         5248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    476239872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              476245120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          349799                       # Total snoops (count)
system.tol2bus.snoopTraffic                  22384192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7740488                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000001                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.000804                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7740483    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7740488                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8353948500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        9260735000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             61500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1498258567000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data      2658203                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2658203                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data      2658203                       # number of overall hits
system.l2.overall_hits::total                 2658203                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      2907208                       # number of demand (read+write) misses
system.l2.demand_misses::total                2907249                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           41                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      2907208                       # number of overall misses
system.l2.overall_misses::total               2907249                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      4302000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  83025785000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      83030087000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      4302000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  83025785000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     83030087000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      5565411                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5565452                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      5565411                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5565452                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.522371                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.522374                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.522371                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.522374                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 104926.829268                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 28558.598146                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 28559.675143                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 104926.829268                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 28558.598146                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 28559.675143                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              349753                       # number of writebacks
system.l2.writebacks::total                    349753                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      2907208                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2907249                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      2907208                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2907249                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      3892000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  53953705000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  53957597000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      3892000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  53953705000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  53957597000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.522371                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.522374                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.522371                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.522374                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 94926.829268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 18558.598146                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 18559.675143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 94926.829268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 18558.598146                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 18559.675143                       # average overall mshr miss latency
system.l2.replacements                         349794                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1875837                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1875837                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1875837                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1875837                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           41                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               41                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           41                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           41                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      2557363                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       2557363                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data      1476906                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total              1476906                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data       348331                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             348331                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data      1825237                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          1825237                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.190842                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.190842                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data       348331                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        348331                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data   5777626500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   5777626500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.190842                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.190842                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16586.598666                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16586.598666                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data        49163                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 49163                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data         1492                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1492                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data     58043000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      58043000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data        50655                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             50655                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.029454                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.029454                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 38902.815013                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 38902.815013                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data         1492                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1492                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data     43123000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     43123000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.029454                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.029454                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 28902.815013                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 28902.815013                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.data      2609040                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2609040                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           41                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      2905716                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2905757                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      4302000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  82967742000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  82972044000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           41                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      5514756                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        5514797                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.526898                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.526902                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 104926.829268                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 28553.286694                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 28554.364319                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           41                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      2905716                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2905757                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      3892000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  53910582000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  53914474000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.526898                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.526902                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 94926.829268                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 18553.286694                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 18554.364319                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1498258567000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4021.859097                       # Cycle average of tags in use
system.l2.tags.total_refs                     7159182                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1879885                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.808308                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4021.859097                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.981899                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981899                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4022                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          814                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2568                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.981934                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 105525006                       # Number of tag accesses
system.l2.tags.data_accesses                105525006                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1498258567000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      2906912                       # number of demand (read+write) hits
system.l3.demand_hits::total                  2906912                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      2906912                       # number of overall hits
system.l3.overall_hits::total                 2906912                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst           41                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data          296                       # number of demand (read+write) misses
system.l3.demand_misses::total                    337                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst           41                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data          296                       # number of overall misses
system.l3.overall_misses::total                   337                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst      3646000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data     25181500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total         28827500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      3646000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data     25181500                       # number of overall miss cycles
system.l3.overall_miss_latency::total        28827500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst           41                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      2907208                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              2907249                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst           41                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      2907208                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             2907249                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.000102                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.000116                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.000102                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.000116                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 88926.829268                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 85072.635135                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 85541.543027                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 88926.829268                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 85072.635135                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 85541.543027                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks                 291                       # number of writebacks
system.l3.writebacks::total                       291                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst           41                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data          296                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total               337                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst           41                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data          296                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total              337                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      3154000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data     21629500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total     24783500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      3154000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data     21629500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total     24783500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.000102                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.000116                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.000102                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.000116                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 76926.829268                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 73072.635135                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 73541.543027                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 76926.829268                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 73072.635135                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 73541.543027                       # average overall mshr miss latency
system.l3.replacements                            337                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       349753                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           349753                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       349753                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       349753                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks           41                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            41                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data       348331                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total               348331                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data       348331                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total           348331                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data         1278                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                  1278                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data          214                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                 214                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data     18151500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total      18151500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data         1492                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              1492                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.143432                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.143432                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 84820.093458                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 84820.093458                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data          214                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total            214                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data     15583500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total     15583500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.143432                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.143432                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 72820.093458                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 72820.093458                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      2905634                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            2905634                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst           41                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data           82                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total              123                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst      3646000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data      7030000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total     10676000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst           41                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      2905716                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        2905757                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.000028                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.000042                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 88926.829268                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 85731.707317                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 86796.747967                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           41                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data           82                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total          123                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      3154000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data      6046000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total      9200000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.000028                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 76926.829268                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 73731.707317                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 74796.747967                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1498258567000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                    21360543                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     33105                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                    645.236158                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     580.052406                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst        67.241952                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     31900.387800                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data           55                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    35.641096                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data   129.676746                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.017702                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.002052                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.973523                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.001678                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.001088                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.003957                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        32747                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  98604129                       # Number of tag accesses
system.l3.tags.data_accesses                 98604129                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1498258567000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           2905757                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       350044                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         2557450                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq          348331                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp         348331                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             1492                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            1492                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       2905757                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      9418317                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    208448128                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                             337                       # Total snoops (count)
system.tol3bus.snoopTraffic                     18624                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          3255917                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000002                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.001239                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                3255912    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      5      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            3255917                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         3431121500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        4535039000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1498258567000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         2624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data        18944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              21568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         2624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          2624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        18624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           18624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           41                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data          296                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          291                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                291                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst         8015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data        57861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 65876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst         8015                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             8015                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          56884                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                56884                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          56884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst         8015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data        57861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               122760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       291.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        41.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples       296.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.188159476750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           15                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           15                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               85058                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                255                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         337                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        291                       # Number of write requests accepted
system.mem_ctrls.readBursts                       337                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      291                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               32                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      4598750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    1685000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                10917500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13646.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32396.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      196                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      11                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 3.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   337                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  291                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          398                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     97.286432                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    81.051739                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    84.211281                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127          314     78.89%     78.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           41     10.30%     89.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           12      3.02%     92.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319            9      2.26%     94.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383            7      1.76%     96.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            6      1.51%     97.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511            6      1.51%     99.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575            3      0.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          398                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           15                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.933333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.397961                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.573748                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19             8     53.33%     53.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21             2     13.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23             2     13.33%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27             1      6.67%     86.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33             1      6.67%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-37             1      6.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            15                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           15                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.866667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.859214                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.516398                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1      6.67%      6.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               14     93.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            15                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  21568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   17152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   21568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                18624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  377439301000                       # Total gap between requests
system.mem_ctrls.avgGap                  601017995.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         2624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data        18944                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        17152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 8014.585855977238                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 57861.400326079565                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 52388.024619558528                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           41                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data          296                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          291                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      1467500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data      9450000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6822302628500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     35792.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     31925.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 23444338929.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    32.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1278060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               679305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1056720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             589860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     25844382720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4820246610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     121663623360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       152331856635                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.273149                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 316253290250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  10932480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    217298000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1563660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               831105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1349460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             809100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     25844382720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4832754120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     121653090720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       152334780885                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.282081                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 316225971750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  10932480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    244616500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1498258567000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1342215120                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     70236489                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    161699516                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1574151125                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1342215120                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     70236489                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    161699516                       # number of overall hits
system.cpu.icache.overall_hits::total      1574151125                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1479                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst           57                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1536                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1479                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst           57                       # number of overall misses
system.cpu.icache.overall_misses::total          1536                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst      6140000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6140000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst      6140000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6140000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1342216599                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     70236489                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    161699573                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1574152661                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1342216599                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     70236489                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    161699573                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1574152661                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 107719.298246                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  3997.395833                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 107719.298246                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  3997.395833                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1008                       # number of writebacks
system.cpu.icache.writebacks::total              1008                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           16                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           41                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           41                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      4365500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4365500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      4365500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4365500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 106475.609756                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 106475.609756                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 106475.609756                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 106475.609756                       # average overall mshr miss latency
system.cpu.icache.replacements                   1008                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1342215120                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     70236489                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    161699516                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1574151125                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1479                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst           57                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1536                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst      6140000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6140000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1342216599                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     70236489                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    161699573                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1574152661                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 107719.298246                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  3997.395833                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           41                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      4365500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4365500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 106475.609756                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 106475.609756                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1498258567000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.951481                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1574152645                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1520                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1035626.740132                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   504.163104                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     7.788377                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.984694                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.015212                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999905                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6296612164                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6296612164                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1498258567000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1498258567000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1498258567000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1498258567000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1498258567000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1498258567000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1498258567000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    343023912                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     16396927                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    288612278                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        648033117                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    343023912                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     16396927                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    288612278                       # number of overall hits
system.cpu.dcache.overall_hits::total       648033117                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     22349096                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1338547                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     15515961                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       39203604                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     22493524                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1338547                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     15515961                       # number of overall misses
system.cpu.dcache.overall_misses::total      39348032                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  26382995500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 272779300216                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 299162295716                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  26382995500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 272779300216                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 299162295716                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    365373008                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     17735474                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    304128239                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    687236721                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    365517436                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     17735474                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    304128239                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    687381149                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.061168                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.075473                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.051018                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.057045                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.061539                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.075473                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.051018                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.057243                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 19710.174914                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 17580.561089                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  7630.989633                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 19710.174914                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 17580.561089                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  7602.979883                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      8834321                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            705293                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.525746                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8883271                       # number of writebacks
system.cpu.dcache.writebacks::total           8883271                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      8125339                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      8125339                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      8125339                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      8125339                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1338547                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      7390622                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8729169                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1338547                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      7390622                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8729169                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  25044448500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 139983736716                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 165028185216                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  25044448500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 139983736716                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 165028185216                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.075473                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.024301                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012702                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.075473                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.024301                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012699                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 18710.174914                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 18940.724707                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18905.371773                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 18710.174914                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 18940.724707                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18905.371773                       # average overall mshr miss latency
system.cpu.dcache.replacements               23331629                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    290084385                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     14669087                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    280129613                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       584883085                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     15689524                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       990532                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     13640069                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      30320125                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  22122012500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 250078937500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 272200950000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    305773909                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     15659619                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    293769682                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    615203210                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.051311                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.063254                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.046431                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.049285                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 22333.465754                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 18334.140209                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  8977.566880                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      8125313                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      8125313                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       990532                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      5514756                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6505288                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  21131480500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 119159266000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 140290746500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.063254                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.018772                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 21333.465754                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 21607.350534                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21565.647286                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     52939527                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1727840                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data      8482665                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       63150032                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      6659572                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       348015                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      1875892                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8883479                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   4260983000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  22700362716                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26961345716                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     59599099                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2075855                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     10358557                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72033511                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.111739                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.167649                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.181096                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.123324                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 12243.676278                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 12101.103217                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  3034.998531                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data           26                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           26                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       348015                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      1875866                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2223881                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3912968000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  20824470716                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24737438716                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.167649                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.181093                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.030873                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 11243.676278                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 11101.257081                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11123.544253                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_misses::.cpu.data       144428                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       144428                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       144428                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       144428                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1498258567000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.993444                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           679685771                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          23332141                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.130879                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   362.631990                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    38.253193                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   111.108260                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.708266                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.074713                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.217008                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          144                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          184                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2772856737                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2772856737                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1498258567000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1057830020000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 440428547000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
