{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671615813939 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671615813940 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 21 18:43:33 2022 " "Processing started: Wed Dec 21 18:43:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671615813940 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1671615813940 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_359 -c final_359 " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_359 -c final_359" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1671615813940 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1671615814383 ""}
{ "Warning" "WSGN_SEARCH_FILE" "final_359.v 1 1 " "Using design file final_359.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 final_359 " "Found entity 1: final_359" {  } { { "final_359.v" "" { Text "C:/Verilog/final/final_359.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671615814511 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1671615814511 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_359 " "Elaborating entity \"final_359\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1671615814515 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 final_359.v(46) " "Verilog HDL assignment warning at final_359.v(46): truncated value with size 4 to match size of target (1)" {  } { { "final_359.v" "" { Text "C:/Verilog/final/final_359.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671615814520 "|final_359"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 final_359.v(57) " "Verilog HDL assignment warning at final_359.v(57): truncated value with size 4 to match size of target (1)" {  } { { "final_359.v" "" { Text "C:/Verilog/final/final_359.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671615814521 "|final_359"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 final_359.v(58) " "Verilog HDL assignment warning at final_359.v(58): truncated value with size 4 to match size of target (1)" {  } { { "final_359.v" "" { Text "C:/Verilog/final/final_359.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671615814521 "|final_359"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "final_359.v(59) " "Verilog HDL Case Statement warning at final_359.v(59): case item expression never matches the case expression" {  } { { "final_359.v" "" { Text "C:/Verilog/final/final_359.v" 59 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1671615814521 "|final_359"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "final_359.v(60) " "Verilog HDL Case Statement warning at final_359.v(60): case item expression never matches the case expression" {  } { { "final_359.v" "" { Text "C:/Verilog/final/final_359.v" 60 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1671615814521 "|final_359"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "final_359.v(61) " "Verilog HDL Case Statement warning at final_359.v(61): case item expression never matches the case expression" {  } { { "final_359.v" "" { Text "C:/Verilog/final/final_359.v" 61 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1671615814521 "|final_359"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "final_359.v(62) " "Verilog HDL Case Statement warning at final_359.v(62): case item expression never matches the case expression" {  } { { "final_359.v" "" { Text "C:/Verilog/final/final_359.v" 62 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1671615814521 "|final_359"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "final_359.v(63) " "Verilog HDL Case Statement warning at final_359.v(63): case item expression never matches the case expression" {  } { { "final_359.v" "" { Text "C:/Verilog/final/final_359.v" 63 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1671615814522 "|final_359"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 final_359.v(64) " "Verilog HDL assignment warning at final_359.v(64): truncated value with size 4 to match size of target (1)" {  } { { "final_359.v" "" { Text "C:/Verilog/final/final_359.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671615814522 "|final_359"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b_1 final_359.v(68) " "Verilog HDL Always Construct warning at final_359.v(68): inferring latch(es) for variable \"b_1\", which holds its previous value in one or more paths through the always construct" {  } { { "final_359.v" "" { Text "C:/Verilog/final/final_359.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1671615814522 "|final_359"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led_red final_359.v(114) " "Verilog HDL Always Construct warning at final_359.v(114): inferring latch(es) for variable \"led_red\", which holds its previous value in one or more paths through the always construct" {  } { { "final_359.v" "" { Text "C:/Verilog/final/final_359.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1671615814522 "|final_359"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led_green final_359.v(114) " "Verilog HDL Always Construct warning at final_359.v(114): inferring latch(es) for variable \"led_green\", which holds its previous value in one or more paths through the always construct" {  } { { "final_359.v" "" { Text "C:/Verilog/final/final_359.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1671615814522 "|final_359"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_green final_359.v(114) " "Inferred latch for \"led_green\" at final_359.v(114)" {  } { { "final_359.v" "" { Text "C:/Verilog/final/final_359.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671615814523 "|final_359"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_red final_359.v(114) " "Inferred latch for \"led_red\" at final_359.v(114)" {  } { { "final_359.v" "" { Text "C:/Verilog/final/final_359.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671615814523 "|final_359"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lock GND " "Pin \"lock\" is stuck at GND" {  } { { "final_359.v" "" { Text "C:/Verilog/final/final_359.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671615814861 "|final_359|lock"} { "Warning" "WMLS_MLS_STUCK_PIN" "open GND " "Pin \"open\" is stuck at GND" {  } { { "final_359.v" "" { Text "C:/Verilog/final/final_359.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671615814861 "|final_359|open"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_red VCC " "Pin \"led_red\" is stuck at VCC" {  } { { "final_359.v" "" { Text "C:/Verilog/final/final_359.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671615814861 "|final_359|led_red"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_green GND " "Pin \"led_green\" is stuck at GND" {  } { { "final_359.v" "" { Text "C:/Verilog/final/final_359.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671615814861 "|final_359|led_green"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1671615814861 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1671615815033 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671615815033 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "final_359.v" "" { Text "C:/Verilog/final/final_359.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671615815092 "|final_359|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "n_rst " "No output dependent on input pin \"n_rst\"" {  } { { "final_359.v" "" { Text "C:/Verilog/final/final_359.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671615815092 "|final_359|n_rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button_2_1\[0\] " "No output dependent on input pin \"button_2_1\[0\]\"" {  } { { "final_359.v" "" { Text "C:/Verilog/final/final_359.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671615815092 "|final_359|button_2_1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button_2_1\[1\] " "No output dependent on input pin \"button_2_1\[1\]\"" {  } { { "final_359.v" "" { Text "C:/Verilog/final/final_359.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671615815092 "|final_359|button_2_1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button_star " "No output dependent on input pin \"button_star\"" {  } { { "final_359.v" "" { Text "C:/Verilog/final/final_359.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671615815092 "|final_359|button_star"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1671615815092 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1671615815094 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1671615815094 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1671615815094 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4622 " "Peak virtual memory: 4622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671615815120 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 21 18:43:35 2022 " "Processing ended: Wed Dec 21 18:43:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671615815120 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671615815120 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671615815120 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671615815120 ""}
