================================================================================ 
Commit: 7110afe13850b334fbd6982e9dc66d47985060f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:50:43 2023 +0530 
-------------------------------------------------------------------------------- 
Updated file : ClientOneSiliconPkg/SiPkg.dec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 351c0fa7ad861e3aadd7984caad7177a98057f12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:10:48 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3143_80

Hsd-es-id: N/A
Original commit date: Wed Apr 5 06:27:22 2023 -0700
Original commit hash: af7fbbdea9825de8b975f272eb7e2d4531390c90

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ba1efbf5042bb42097ff931e48c1a44ac30d8aef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:10:43 2023 +0530 
-------------------------------------------------------------------------------- 
Minor Version revert in Program branch

Original commit date: Wed Apr 5 18:43:27 2023 +0530
Change-Id: I3d9ed863b37c216bfb236d42ca99b748157a89a5
Original commit hash: a693a1b2c11c3491edbb36879b9b011c3a963baa

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a2f4dea04c3025583d85a343f16a846d4a79eb2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:10:37 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3143_00

Hsd-es-id: N/A
Original commit date: Wed Apr 5 04:51:32 2023 -0700
Original commit hash: 5c5fe3222fdf756ba13d311af965e26fa50e2c6a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 29aa23723586a7eaac1d963b493e168abf86a850 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:10:31 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S/M/P][Automation][BIOS][Regression]:Not able to Set/Read BIOS
Knob using XmlCli from OS with Bios_v3136_00

[Issue Description]
XmlCli parser is not capable of parsing union.
BiosKnobsData.Bin is not created & inserted in BIOS while post build.

[Resolution]
Changed type from union to struct for SERIAL_PORT_TAG.

Package/Module:
MeteorLakePlatSamplePkg/

[Impacted Platform]
Default ALL

Hsd-es-id: 16020273385
Original commit date: Wed Apr 5 15:39:25 2023 +0530
Change-Id: I935c52fe0b0a2abdbd3ec433bd499f8b0c15c34c
Original commit hash: 71357acd95e4cb0bb6b4d005ceff5736c05cdfec

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/BootMaintSetup.h

================================================================================ 
Commit: 9e3788bfe4c907d1eeb987896298eab7a5313c12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:10:25 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S][S08 HSIO] Event storm L6B observed on PXPF

[Issue Description]
Event storm L6B observed when EP asserts WAKE# pin on PXPF.
PXPF _POFF method not asserting PERST# not de-asserting PWREN.

[Resolution]
Fixed CLK and RP mapping.
Changed AL6F method to AL6B to handle 2-tier rtd3 GPE events

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 13010741181
Original commit date: Tue Mar 28 10:37:57 2023 +0300
Change-Id: Id6c6baeb6d54d3c0e33e85a009b5aca6ba06e5be
Original commit hash: ce258e2d8133540f78b33534ad533880e32cbb7e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSHsioRvpRtd3.asl

================================================================================ 
Commit: 354af60daf8f0dc42b89a1a0a7f83a389e3911f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:10:19 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3142_00

Hsd-es-id: N/A
Original commit date: Tue Apr 4 21:31:11 2023 -0700
Original commit hash: 6d6c2a972bca16a472a3a77580a706974a81ce84

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: fa0dd440c860a1074efeece9ffbf99b6e8a39b02 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:10:14 2023 +0530 
-------------------------------------------------------------------------------- 
Compliance test mode to disable Power Gating

[Issue Description]
BIOS to disable Power gating for Compliance test in FSP

[Resolution]
Disabling Power Gating when compliance test mode

Package/Module:
FspPkg

[Impacted Platform]
ALL

Hsd-es-id: 14018986721
Original commit date: Tue Mar 28 16:49:09 2023 +0530
Change-Id: I808ed04db0e4851428da322929157b75112e699f
Original commit hash: 7da836bcc3b1783fa8966742d2bd585bab9d7424

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 7f7c6607227a0cb10e40a50be44261d6e7b4a913 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:10:09 2023 +0530 
-------------------------------------------------------------------------------- 
Fixed PCI LCAP APMS programming for MTL SOC/IOE.

[Issue Description]
LCAP APMS is not correctly programmed for MTL SOC/IOE PCIe.

[Resolution]
- Added PCI APSM L0S support flag per PCI private config.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 18028804848
Original commit date: Mon Apr 3 17:04:42 2023 +0200
Original commit hash: 6c1e91c29e6e89b3a4269f450cc074da353d4897

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 99a5f04936790408f27c626d2747baf912e494d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:10:03 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Remove Deprecated and Obsolete items on config block policy,
setup, nvs areas and Replace with reserved

[Feature Description]
Remove Deprecated and Obsolete items on config block policy
setup nvs areas and Replace with reserved

Package/Module:
ClientOneSiliconPkg, Feature, MeteorLakePlatSamplePkg,
MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16020146782
Original commit date: Tue Mar 21 19:00:22 2023 +0530
Change-Id: I101bf73a7bb9dcacf2ac3a53addf2fe1914a713c
Original commit hash: 3e6c5e9f9febbace61038d7b8e1dfbfc09c83043

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Protocol/CpuInfo.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PchPcieRp/PchPcieRpConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Tbt/PeiITbtConfig.h
ClientOneSiliconPkg/Include/PeiITbtGenericStructure.h
Features/Thermal/DptfFeaturePkg/Include/DptfConfig.h
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakeFspBinPkg/Include/GpioConfig.h
MeteorLakePlatSamplePkg/Features/Tbt/Include/DTbtNvsAreaDef.h
MeteorLakePlatSamplePkg/Features/Tbt/Include/Protocol/DTbtNvsArea.h
MeteorLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbtNvs.asl
MeteorLakePlatSamplePkg/Include/MultiPlatSupport.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/CnvPolicyInitDxe.c

================================================================================ 
Commit: febb51fb19518c6c55bbc1804e4894763234ee41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:09:58 2023 +0530 
-------------------------------------------------------------------------------- 
The test device nodes under LPSS controller driver are not exposed.

[Issue Description]
Test device definitions are missing for PCH in scopePC02.

[Resolution]
Added Test device definitions for PCH in scope PC02.

Package/Module: MeteorLakeBoardPkg/Acpi

[Impacted Platform]
S

Hsd-es-id: 15013142286
Original commit date: Tue Apr 4 14:35:15 2023 +0530
Change-Id: Ibeb171c14a3c1ceb07c3b6215e9a23b0de2f35e7
Original commit hash: 88f5e5397b7a74a649b72f2ca0a75fcaf44ad935

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl

================================================================================ 
Commit: b2e887d413e7e99951bad6505b6b8106a6849a67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:09:52 2023 +0530 
-------------------------------------------------------------------------------- 
[DMI] Implement BWG Version 2.15

[Feature Description]
Programmed L12LTRTLV to 0xE6 for DPDMI and UPDMI
Updated PTM TX/RX propagation delay for DPDMI

Package/Module:
ClientOneSiliconPkg\IpBlock\dm\

[Impacted Platform]
MTL-S

Hsd-es-id: 16020176790
Original commit date: Sat Mar 25 17:45:21 2023 +0530
Change-Id: I279c52c3ac51def5dc70e63c2d7d4e3060e25fb1
Original commit hash: 547dd4e7828bdc315137eb734f1708c2b1a43338

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Dmi/IncludePrivate/Register/DmiRegs.h
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h

================================================================================ 
Commit: c07375f340205103f2654e0b1fe2da21b31c4275 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:09:47 2023 +0530 
-------------------------------------------------------------------------------- 
Implement NEX specific Lontium/Mipicam code changes.

[Feature Description]
NEX has its own specific Lontium/Mipicam.
The code changes have done on development branch.
And this PR is to pull those changes to main branch.

Package/Module:
Lontium/Mipicam

[Impacted Platform]
MTL

Hsd-es-id: 15012855828
Original commit date: Wed Feb 15 20:51:06 2023 +0800
Change-Id: I75f3d0fc2cc89199f76b1f4401d4ca8f1c329711
Original commit hash: 91ee66491bed61b20631012ef1565e875fe18b6a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: bf705e4f8e2609fa38dab7be49c5bc823fd99e04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:09:41 2023 +0530 
-------------------------------------------------------------------------------- 
[NEX][Mipicam] Store PPR value/unit in SSDB data structure.

[Feature Description]
Store PPR value and unit in offset 97
and 98 of SSDB data structure, within
NEX Pcd flag.

Package/Module:
Lontium/Mipicam

[Impacted Platform]
MTL

Hsd-es-id: 15012804189
Original commit date: Wed Feb 15 19:46:09 2023 +0800
Change-Id: I28465ae7b35fc1750c3a8f08794b42d31a49780a
Original commit hash: a3aba161546e55d8879b766b020af4e35edf0356

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: de0f93f14691b41afbac835b6fa6cbb8eeda21bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:09:34 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3141_00

Hsd-es-id: N/A
Original commit date: Mon Apr 3 21:31:11 2023 -0700
Original commit hash: 9fe0114bf1b9ebfd83027724ae5c25f4fb975b29

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 2ba6d07129957a0744b5bb303ad08f8ee065f891 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:09:29 2023 +0530 
-------------------------------------------------------------------------------- 
Need dsdt update to help in fixing noise issue with 3.5mm-Jack-Headset

[Feature Description]
Update Disco for ALC711.

Package/Module:
SndwDevTopologyFeaturePkg

[Impacted Platform]
MTL

Hsd-es-id: 18028793626
Original commit date: Wed Mar 15 15:26:18 2023 +0100
Change-Id: I66d57eec9502baa40925deda3704061a50673fc8
Original commit hash: 056719cda9d5b821a0171b7b8d4ed92c638dc2b6

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/AggregationAudioComposition.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/AudioFunction_1316_SPK1.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/AudioFunction_1316_SPK2.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/AudioFunction_711_HID.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/AudioFunction_711_UAJ.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/AudioFunction_714_MIC.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/HdaSoundWireConf0Alc1316Swd1Af04.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/HdaSoundWireConf0Alc1316Swd2.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/HdaSoundWireConf0Alc1316Swd2Af04.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/Peripheral_1316_SPK1.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/Peripheral_1316_SPK2.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/Peripheral_711.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/Peripheral_714.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/SndwDevTopologySt01Ssdt.asl

================================================================================ 
Commit: 0bb46381286c623dc565e45cbe25090b3616b2bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:09:23 2023 +0530 
-------------------------------------------------------------------------------- 
Build log has Trim: : warning: Failed to find include file

[Issue Description]
During MTL build there are warnings reg. failure in finding files
that are included.

[Resolution]
Align the includes in .asl file with the files names.

Package/Module:
Features/Audio

[Impacted Platform]
MTL

Hsd-es-id: 15013110392
Original commit date: Wed Mar 29 23:52:34 2023 -0700
Change-Id: I1b3b9df22f8735ae0479a1edb149fabcbbb227bd
Original commit hash: 753b066eb80afde99d2647a204c7a87c760d85bc

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt04Ssdt/SndwAiocG4p1Alc1318Swd2Af04Ssid10EC3048.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt04Ssdt/SndwDevTopologySt04Ssdt.asl

================================================================================ 
Commit: 17975a30f0ece0ea01f21cfaae45e3cff33e87e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:09:18 2023 +0530 
-------------------------------------------------------------------------------- 
Thermal sensor setup knobs description need to be modified

[Feature Description]
Help strings for thermal sensors setup knobs need to be
updated. Corresponding changes were made in the hfr file.

Package/Module:
PlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 22016951495
Original commit date: Thu Mar 30 21:41:02 2023 -0700
Change-Id: I2753ef2a0f9c7e76b46a4b7dbf80fbcfd5d43a05
Original commit hash: 6b114d5c86bbb3abd345290a43ac00da99d5d758

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 1b5a7fb0f1e87a402f0943f5a63cd1ba733ee5b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:09:13 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3137_00

Hsd-es-id: N/A
Original commit date: Sun Apr 2 21:31:32 2023 -0700
Original commit hash: b869c1e31270506801f3a04cf0d8ad943fed322e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 56639b44db81b020eeb0aeaf383d95d23b760f05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:09:08 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3136_00

Hsd-es-id: N/A
Original commit date: Sat Apr 1 21:31:08 2023 -0700
Original commit hash: 488ff9bb8a20fa54436c6afb25cacf2e5f18271a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 89d4dd421152e2ddb5b76c255d61f659875fa8b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:09:03 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3135_01

Hsd-es-id: N/A
Original commit date: Fri Mar 31 21:31:08 2023 -0700
Original commit hash: 72fc47daf93623e6af83aa0091e60935d4afe20a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 58ddbb477da9a394aa93b2799dd47f39fbb7ccbb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:08:58 2023 +0530 
-------------------------------------------------------------------------------- 
1x16 PCIe RP BIOS settings mismatches vs BWG r2p12

[Issue Description]
1x16 PCIe RP BIOS settings mismatches vs BWG r2p12

[Resolution]
Corrected a few registers that needed updatation as per r2p12

Package/Module:
ClientOneSilicon

[Impacted Platform]
MTL

Hsd-es-id: 15012847339
Original commit date: Thu Mar 23 07:02:16 2023 -0700
Change-Id: I151626381ec51c32aadabf08bab58f0024e36af6
Original commit hash: f7a236e55e05c6c956c68253d0fde6885c8ae5f2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.inf

================================================================================ 
Commit: 3f3d9429b80476136d8ebdf43bfa4a260e0b97a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:08:53 2023 +0530 
-------------------------------------------------------------------------------- 
PCH DMI PHY does not power gate in x4 mode.

[Issue Description]
DMI PIPEPDCTL2.DUCFGPGPDCTL and PIPEPDCTL2.DUCFGNOPGPDCTL are programmed
whreas new BWG forbade it to do so.

[Resolution]
Remove programming for DMI PIPEPDCTL2.DUCFGPGPDCTL
and PIPEPDCTL2.DUCFGNOPGPDCTL bitfields.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL-S.

Hsd-es-id: 18028681815
Original commit date: Thu Mar 30 07:35:23 2023 +0200
Change-Id: I055c66fc8249dbb62ce9a27f798ca075a52c23d9
Original commit hash: 59176d490d8f85e6fe2a7e3cc43caa2951913424

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: d904c90882810b1831b0b8bb325bc85c5fd7cc23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:08:47 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P][SOC & IOE - PCIE4] Preset 7 Tx EQ Pre-shoot results
are marginally passing for Gen4 and Gen3 C16 PCIe Lanes

[Feature Description]
Preset 7 Tx EQ Pre-shoot results
are marginally passing for Gen4 and Gen3 C16 PCIe Lanes

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16020173407
Original commit date: Fri Mar 17 14:54:28 2023 +0530
Change-Id: I1c7492a0e6557b7445c6c36f85ad9ec965991064
Original commit hash: 9885a7e2ac8106a65811f898eac093549d51556a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c

================================================================================ 
Commit: d8d6ce0250d094f727cc4c3a034216677bdab1ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:08:42 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3135_00

Hsd-es-id: N/A
Original commit date: Fri Mar 31 01:08:53 2023 -0700
Original commit hash: b6ccf065401ea757a9ec1130c4c4c24fb8b07191

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b56f1792dad0d4e6e092aff52eee54937fba01b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:08:37 2023 +0530 
-------------------------------------------------------------------------------- 
Enable if condition check for MTL setup

[Feature Description]
Enable IfCondition check for MTL setup.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
Default ALL

Hsd-es-id: 15013091641
Original commit date: Sat Mar 25 17:37:05 2023 +0800
Change-Id: Ic9ba0b5e28111b25383dcdd89568caaabc06d35f
Original commit hash: b905f45d31e5872c1368eeb4660a3ab4afb885e2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/Setup.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/SetupForm.h
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageEraseVfr.vfr
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/Bm.vfr
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/BootMaint.h
MeteorLakePlatSamplePkg/Include/BootMaintSetup.h
MeteorLakePlatSamplePkg/Include/PciBusSetup.h
MeteorLakePlatSamplePkg/Include/SecureBootSetup.h
MeteorLakePlatSamplePkg/Setup/Advanced.vfr
MeteorLakePlatSamplePkg/Setup/Boot.vfr
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 59ffba67580c87b9ab7cbb71ce21de529e012fa0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:08:31 2023 +0530 
-------------------------------------------------------------------------------- 
Revert Adding support for ICC Max SA

[Feature Description]
This reverts commit 4b2409ff9013be787f6b7d776a4f34ef61297e02.

Package/Module: ClientOneSiliconPkg, MeteorLakePlatSamplePkg, MeteorLakeFspPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 14019067452
Original commit date: Fri Mar 31 00:08:53 2023 -0700
Change-Id: Ia400c5f6379bfc993988b3bc627414a9f011135b
Original commit hash: a6ac167aa53b4b197cec361f63c31677c021b6c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/Include/Library/OcMailboxLib.h
ClientOneSiliconPkg/Include/OcDataHob.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetup.uni
MeteorLakePlatSamplePkg/Setup/SetupCallbackExList.h
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: f42f9425de91f8f623cb6441c983c4a5d9b8adad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:08:25 2023 +0530 
-------------------------------------------------------------------------------- 
[ARL] BIOS code update for VR spec update in WW09'23

[Feature Description]
BIOS code update for VR spec update in WW09'23

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ARL-S

Hsd-es-id: 15012902399
Original commit date: Wed Mar 22 08:35:39 2023 +0800
Change-Id: Ic019aa2f0ef14a0abf9e7df2208a4f4fcde5db8d
Original commit hash: c56a104af2938513baff077038e306608c1871c1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Include/Defines/HostBridgeDefines.h

================================================================================ 
Commit: 5e43c7067b29fb5f49af964a59eb88f69712cafd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:08:20 2023 +0530 
-------------------------------------------------------------------------------- 
Fix buffer overflow in PeiIshPolicyLib

[Issue Description]
IshConfig->Spi[0].CsEnable array have only one element, but the
non-existed second element is written.

[Resolution]
Remove IshConfig->Spi[0].CsEnable[1] writing in both SOC and PCH Ish
Pei Policy Libraries.
Change MtlPchGetMaxIshSpiControllerCsPinsNum to return 1 instead of 2.

Package/Module:
ClientOneSiliconPkg/Fru/MtlPch
ClientOneSiliconPkg/Fru/MtlSoc

[Impacted Platform]
MTL

Hsd-es-id: 18028609625
Original commit date: Mon Mar 27 17:22:35 2023 +0200
Original commit hash: 7a1c47eabb65e689776d4872f287b550ee5e57b3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchInfoLib/MtlPchInfoLibCommon.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPeiIshPolicyLib/MtlPchPeiIshPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MtlSocPeiIshPolicyLib/MtlSocPeiIshPolicyLib.c

================================================================================ 
Commit: eebef77986c123f20fd8bbe921c073ae563fbebe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:08:14 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL]:SUT not entering CS after S4 cycle

[Issue Description]
WADT STS bit was not getting cleared which was
causing continous interrupt storm

[Resolution]
Cleared WADT sts bit in \_L6B handler

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 15013118825
Original commit date: Thu Mar 30 13:48:53 2023 +0530
Change-Id: If53ddb31d75bf88c38acb217b3cdf39aaf917925
Original commit hash: e04ed58a33816a49f44c0162521d3b208eaa0d3d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Pch/PchGpeSsdt.asl

================================================================================ 
Commit: 0ff240273fd244fba7e064133be2db24590f8c69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:08:09 2023 +0530 
-------------------------------------------------------------------------------- 
BIOS to update Device ID for newly added ACM-R

[Feature Description]
DG2 RCR : BIOS to update Device ID for newly added ACM-R,
for enabling ACPI RTD3 and HPD Sideband wake support.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MeteorLake, ArrowLake

Hsd-es-id: 16020206986
Original commit date: Thu Mar 30 10:41:42 2023 +0530
Change-Id: Ic94f7c7de1282dc868e26d6f6d1186c655bdf8ae
Original commit hash: 52205b1bd0c56e29cd1be4a6d01e340f9250fb34

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakePlatSamplePkg/Features/DashG/DgOpRegion.h
MeteorLakePlatSamplePkg/Features/DashG/DgOpRegionInit.c

================================================================================ 
Commit: ce897b348e01f92f0fa68c56acc42b1793c79dff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:08:04 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3134_03

Hsd-es-id: N/A
Original commit date: Thu Mar 30 22:31:18 2023 -0700
Original commit hash: f7043c659ad5ce352d5cfdd2addc091c9119ccfa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 65430541414eb4f7ab7930806dd7af2db3e4dd50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:07:58 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S] Regression PSON and S0ix

[Issue Description]
Regression PSON and S0ix

[Resolution]
This reverts commit 401701e8feac03e6ee94e1b73520cea43e14d718.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: 15013110561
Original commit date: Thu Mar 30 13:50:31 2023 -0700
Change-Id: I46a83076e46c08aaf93ac70a725d42d1bfab619b
Original commit hash: ef645e3cfbbd0c0b82f087fc71c8abe2ed9b767a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/ArlSBGAErbRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvp2DPCRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpOcRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpSODIMMRtd3.asl

================================================================================ 
Commit: 2a16ac96e6c62fa9ee2506980e1911ad0f031f7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:07:53 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3134_02

Hsd-es-id: N/A
Original commit date: Thu Mar 30 21:31:07 2023 -0700
Original commit hash: 8dae38681d9e2fbdfbd0c7ac17ac9e8987fc7da6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 8dafed2e41e900048e0bf3fb0f5b8e35aa8b8b59 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:07:48 2023 +0530 
-------------------------------------------------------------------------------- 
[TCSS][MTL] Update Bitmap from Usb30Port to PciePort

[Feature Description]
The value of PcdCpuUsb30PortEnable need update to
PortEnableMap. Then PCIE root port can be decided
by this pcd.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 15013052126
Original commit date: Wed Mar 29 16:27:04 2023 +0800
Change-Id: I7628b56898f043c1239f79fd6cffa198d817a04e
Original commit hash: eeacb4bdca2bd84222c8e9eded0e6da417bc4b09

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.c
MeteorLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 8c13cb484c6038a977ed7ef5383399587b787198 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:07:43 2023 +0530 
-------------------------------------------------------------------------------- 
Adding support for ICC Max SA

[Feature Description]
Similar to IA and GT ICC Max, BIOS also need to add support to
configure VCCSA ICC Max for OC mode using OCMB ICC max interface
commands 0x16/0x17.

Package/Module: ClientOneSiliconPkg, MeteorLakePlatSamplePkg, MeteorLakeFspPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 14018880055
Original commit date: Mon Mar 20 07:55:47 2023 -0700
Change-Id: I913db161f407c126f3f0078e9c8ea81ce4b513e2
Original commit hash: acc73c1c656e6c48817d1cbec8ec6f5610259999

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/Include/Library/OcMailboxLib.h
ClientOneSiliconPkg/Include/OcDataHob.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetup.uni
MeteorLakePlatSamplePkg/Setup/SetupCallbackExList.h
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 6fec10b13306bca390934ddc721c5cd62e795b4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:07:37 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3134_01

Hsd-es-id: N/A
Original commit date: Thu Mar 30 13:07:40 2023 -0700
Original commit hash: a17fa67db2751bb6ab3a13118958fb973c76a5bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 3f481b45860b325924aeab5660558043ee4731ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:07:32 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S] Add WA to disable DMI PG once ChipetInit is updated

[Feature Description]
This reverts commit f7cbe1c82a0a838d971a301272ed16d57b274ec9.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL-S.

Hsd-es-id: 14019061891
Original commit date: Thu Mar 30 11:44:11 2023 -0700
Change-Id: I413f0b33dc66fe3c80913470032205dd24158ee4
Original commit hash: 726344980899a780bfc8c2620c4ae01283476278

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c

================================================================================ 
Commit: 01630f18c4df12e1b4d6177e8a0f95ea3a48d86e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:07:26 2023 +0530 
-------------------------------------------------------------------------------- 
Update LTR values once PMC FW is updated

[Feature Description]
This reverts commit a2a19b276a0904407b388081ab0362abfd09e8d1.

Package/Module: PeiMtlPchInitLib

[Impacted Platform]
MTLS

Hsd-es-id: 14019061419
Original commit date: Thu Mar 30 10:59:15 2023 -0700
Change-Id: I54514ad88662aa2dffc66c3dd8923b09f3c0d77e
Original commit hash: f5778ff31a9345981729c8e1d90ad9ea92bc057e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/PmcRegsMtlSoc.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c

================================================================================ 
Commit: c5feebc14bdda670220d8386c11b1409ddc0b091 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:07:21 2023 +0530 
-------------------------------------------------------------------------------- 
Bwg changes Rev2.15 and Rev2.16 for MTL.

[Feature Description]
FCTL2.HRTCTL BIOS to program it to 000b (2ms).

Package/Module:
PCIe

[Impacted Platform]
ALL

Hsd-es-id: 16020179160
Original commit date: Tue Mar 28 15:44:05 2023 +0530
Change-Id: I92e2be4507a5551714836f39312be8eea597d0ce
Original commit hash: aa1a2b584dd08696e7322ed8c35ba2f99d09ba87

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: bb42c5bd76d5e696eb5e8866d46cd93fad20a22b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:07:15 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL_M_AEP+] 1R memory support required in BIOS

[Feature Description]
1R memory support required in BIOS for MTL AEP+

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL M

Hsd-es-id: 16020092193
Original commit date: Wed Mar 29 12:48:30 2023 +0530
Change-Id: I170e6ce5d0d7d38b5d751ed206c127f260f52cfd
Original commit hash: 9b5e446ffaa7ff4012bc4b9068356230e54bffd4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlM/SkuIdMtlMLp5xAepp.dsc

================================================================================ 
Commit: 8e2837206c68c5e548108e3900b4e2bd5b07f21f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:07:10 2023 +0530 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Wed Apr 5 06:06:23 2023 -0700
Original commit date: Wed Apr 5 06:06:23 2023 -0700
Original commit hash: 2e852dea2f0b3ff361cfb1a6aad3e3240e03cd6e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6813405e017bbbaad216a81d3cc635815d561e7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:07:05 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3134_80

Hsd-es-id: N/A
Original commit date: Wed Apr 5 03:11:26 2023 -0700
Original commit hash: 4028fe21da8e17fb055d551684136830da45b034

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9f12c17419d4b624277b03130041929f463dabbf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:07:00 2023 +0530 
-------------------------------------------------------------------------------- 
Minor Version revert in Program branch

Original commit date: Wed Apr 5 15:28:07 2023 +0530
Change-Id: I812823342d7b376b314fb9dd49d862884c0857e7
Original commit hash: af9062bcb5cdba8b0d80311966172b558160d389

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ca0a3bc8a80a0d4bc2b51bf85248f727fc65f403 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:06:55 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3134_00

Hsd-es-id: N/A
Original commit date: Thu Mar 30 03:13:40 2023 -0700
Original commit hash: 0103895795387cd5ffbd2bf4d62c286f9bbce588

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: efa9c981c7ebbaab01587c1a25f64684482bde3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:06:49 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] External FSP Wrapper BIOS is not booting to OS

[Issue Description]
External FSP Wrapper BIOS is not booting to OS.
For External BIOS, MaxPayload is set to 7.
For Default BIOS, MaxPayload is set to 1.

[Resolution]
Setting RpMaxPayloadCapability as PchPcieMaxPayload256 for both
external bios and default bios based on TestMenu setup.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16020194250
Original commit date: Thu Mar 30 13:25:58 2023 +0530
Change-Id: Id58f9d0bb3c05d9f42fb62e25d88f91c6bb3c3d8
Original commit hash: de7181ba6a0e266a7278a0e0b0aae4b71c231bb2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MtlSocPolicyLib/PeiMtlSocPolicyLib.c

================================================================================ 
Commit: 984b076c9deb8a881ab6c012187dbfb647ca79a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:06:44 2023 +0530 
-------------------------------------------------------------------------------- 
[RPE/LPE] Verification Pops up as success/failure under Storage
Sanitization if Storage Verification is not selected in BIOS menu

[Issue Description]
Verification Pops up as success/failure under Storage Sanitization if
Storage Verification is not selected in BIOS menu

[Resolution]
Update Storage verification result as Verification Not Selected if
Verification in not selected in Result summary as a Pop up

Package/Module:
PlatSamplePkg/Features/Rpe

[Impacted Platform]
MTL

Hsd-es-id: 16020126047
Original commit date: Tue Mar 28 21:11:38 2023 +0530
Change-Id: Iaa80caff789a145e39bf73115121db2a9e116adf
Original commit hash: 02969caf010b8298ce7c4b46c1b3d7fe16e5665e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: ecfdc116a72b4d7051821fe864cfd03c2b9a3a29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:06:38 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.12.1

(cherry picked from commit cf90ec8699ed14722aeb6e08cf8a48835107ce59)

Wed Mar 29 19:28:33 2023 -0700
Original commit date: Wed Mar 29 19:28:33 2023 -0700
Original commit hash: f8cea1616bb4033a64960022aecb250d7bd59f9a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d64be96fc4bc156b7a5e49dfa6e5d93bc0a5770a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:06:33 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Need to update safemode settings

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 14018981660
Original commit date: Wed Mar 29 16:36:50 2023 -0700
Change-Id: I57aa7b81d1383ed0d07804b16bd959afaf5c1102
Original commit hash: a224e5c7284a03f5faaa092e713099868a8b6297

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: b02d8637c2bf59bf4fdbe71adfa66c7524709093 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:06:23 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3133_01

Hsd-es-id: N/A
Original commit date: Wed Mar 29 21:31:30 2023 -0700
Original commit hash: 5c52b2735bd765645d1505c43709d8ac177dad83

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: fdf5dbad445efdf34a80899fc81d73fefcddeb22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:06:17 2023 +0530 
-------------------------------------------------------------------------------- 
Mismatch in GPIO pad definitions for MTL-S SODIMM

[Issue Description]
Found GPIO setting missmatch between UDIMM/SODIMM

[Resolution]
Changed host ownership definitions of GPIOS in
MTL-S SODIMM and ARL ERB boards to match UDIMM

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: 14019052915
Original commit date: Tue Mar 21 18:05:03 2023 -0700
Change-Id: I37caf70b93e238eef61744dbb9beb7b57a1f756d
Original commit hash: cff4dc6d66d6608e2b89f68436899e0b3472e314

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdArlSBGASodimm1DErb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: 1130ea24ee81422f1968fab5e35486008ffbcea8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:06:12 2023 +0530 
-------------------------------------------------------------------------------- 
Remove non-standard EcFeaturePkg dependency from NvmeRecoveryDxe

[Issue Description]
Remove non-standard EcFeaturePkg dependency from NvmeRecoveryDxe

[Resolution]
Remove the EcFeaturePkg, DisArmEcWdt() need to replace into
DisarmPlatformWdt()

Package/Module:
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/

[Impacted Platform]
ALL

Hsd-es-id: 15013102111
Original commit date: Tue Mar 21 14:25:38 2023 +0800
Change-Id: If0cc34dbe17495ec0c5d9f8ed6af3adebda218b3
Original commit hash: e7fc6560dc75aeaeafa95dc2b2e061fcc0a6f119

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.h
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.inf

================================================================================ 
Commit: 6b6a035dc8cc5d9bf6c0811930e1e20544058ba2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:06:06 2023 +0530 
-------------------------------------------------------------------------------- 
Failed to find include file Rtd3MSHdas.asl

[Issue Description]
Build log has Trim: Failed to find include file Rtd3MSHdas.asl

[Resolution]
Corrected file name to Rtd3SHdas.asl in all MTL-S boards

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: 15013110561
Original commit date: Wed Mar 29 10:57:28 2023 -0700
Change-Id: Idbcba6c589273c01d588e1f03bf4a66b81f55c10
Original commit hash: c00c0d4963b9b266d31a5afda081300594d18d9b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/ArlSBGAErbRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvp2DPCRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpOcRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpSODIMMRtd3.asl

================================================================================ 
Commit: 162920931f22da90ef8a6d4225e3b36c97853fac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:06:01 2023 +0530 
-------------------------------------------------------------------------------- 
Fix Warning:Failed to find include file PcieAuxDSD.asl

[Issue Description]
Main branch MTL bios build log has warning
Failed to find include file PcieAuxDSD.asl

[Resolution]
Remove Include("PcieAuxDSD.asl") from Board asl files.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: 15013110468
Original commit date: Wed Mar 29 11:05:55 2023 -0700
Change-Id: If30e9d5fc893f0ead7693eb92eb91018c7fed22f
Original commit hash: f0c4686a66f0464df26c90b745f55b3cda137487

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/ArlSBGAErbRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpSODIMMRtd3.asl

================================================================================ 
Commit: b677925c7d4f39c0fc735e601d671ebe9d64d759 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:05:51 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3133_00

Hsd-es-id: N/A
Original commit date: Wed Mar 29 05:05:44 2023 -0700
Original commit hash: 3f8613bd588bb065a88468b55280a2a5ccd8a5a2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 7f3c64f6ad7217e970e39042209ef62e300ba01e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:05:46 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLM] USB Secure Biometric - exposing VTIO secure camera device

[Feature Description]
Exposing VTIO secure camera device for MTL M on Port 3

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL M

Hsd-es-id: 16020141927
Original commit date: Fri Mar 24 15:47:30 2023 +0530
Change-Id: I9810e5f6dcdaabd81896b6d723efb4901757e689
Original commit hash: 309934ef630b72b5047066ac7da85341855c2513

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/AcpiTables/PchXhci.asl

================================================================================ 
Commit: 8bb468e3d91fd77f2667d4867bf931298a2f1939 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:05:41 2023 +0530 
-------------------------------------------------------------------------------- 
ACPI GPE mapping fix

[Issue Description]
1) GGPE ACPI method returns wrong GPE mapping values.
2) PCH global group numbers were enumerated incorrectly.

[Resolution]
1) GET_GPIO_GROUP_INDEX is using GADR method for global GPIO
group value return. GADR has extra logic for address calculation
which is not necessary. Instead GGGP method has been created to
obtain global group number from GPIO group table.

2) MTL PCH GPIO group DSW has GPIO_OS_DRV_NOT_SUPPORTED number
for global GROUP group to be omitted by OS. Next group should
have incremented number to be synchronized with C code.

Package/Module:
ACPI GPIO

[Impacted Platform]
MTL

Hsd-es-id: 15013030023
Original commit date: Tue Mar 28 19:04:29 2023 +0200
Original commit hash: 23f488a270899a01811d4398dded831a7884358a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchAcpi.c
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/GpioGroupsMtlPch.asl
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchAcpi.c
ClientOneSiliconPkg/IpBlock/GpioV2/AcpiTables/GpioCommonV2.asl
ClientOneSiliconPkg/IpBlock/GpioV2/AcpiTables/GpioLibCommonV2.asl

================================================================================ 
Commit: 27456a43a992bb9eab6445fe92a69f491481d4ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:05:36 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S] PCH-S GPIO servcice SetGroupToGpeMapping sets
SOC PMC mapping instead of PCH PMC

[Issue Description]
Expected behavior:
When SetGroupToGpeMapping is called it should configure
mapping in PCH GPIO and PCH PMC

Actual behavior:
When SetGroupToGpeMapping is called it configures PCH
GPIO and SOC PMC

[Resolution]
Implementation of GpioV2 protocol GPE setter is moved
from GpioV2ServicesCommonLib.c (IpBlock) to
GpioV2PpiInitPei.c (FRU), individually for SOC and PCH.

Package/Module:
PmcLib
GPIOV2

[Impacted Platform]
MTL

Hsd-es-id: 15013030023
Original commit date: Tue Jan 24 15:18:11 2023 +0100
Original commit hash: 2816ff1bb61f6d7985c7d46b5cf0b78e595bfb8e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ServicesInit/Pei/GpioV2PpiInitPei.c
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ServicesInit/Pei/GpioV2PpiInitPei.inf
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ServicesInit/Pei/GpioV2PpiInitPei.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ServicesInit/Pei/GpioV2PpiInitPei.inf
ClientOneSiliconPkg/Include/Library/PmcLib.h
ClientOneSiliconPkg/IncludePrivate/GpioV2ControllerInterface.h
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Common/GpioV2ServicesCommonLib.c
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Common/GpioV2ServicesCommonLib.inf
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiDxeSmmPmcLib/PmcLib.c

================================================================================ 
Commit: 2854f2d41f3197ba992282d744182a0267718375 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:05:30 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S+MTP-S][UDIMM 1DPC][P0][TCSS]: UCM-UCSI ACPI Device YB
is observed when UCSI 2.0 is enabled in BIOS

[Issue Description]
No Yellow Bang should be observed when UCSI 2.0 is enabled in BIOS.

[Resolution]
PDless USB port doesn't need to report to UCSI OPM.
Correct VpdPcdUsbTypeCPort for TypeC ports with PD only.
And the relative _UPC and _PLD methods.

Package/Module:
MeteorLakeBoardPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
MTLS

Hsd-es-id: 16020185396
Original commit date: Tue Mar 28 02:23:53 2023 -0700
Change-Id: I5f71a2e49c11610d6309224a48be56fc92718831
Original commit hash: 676ee23ca341d107613a283e3b36fe3c455ff7ad

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSU1D01Rvp.asl
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.inf
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr
MeteorLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 0844da87b0abb945b09bddbe3a84331c6d6fad89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:05:24 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL][TCSS] Increase PMEM of ITBT as DTBT

[Issue Description]
PMEM of ITBT didn't align with DTBT.

[Resolution]
Align PMEM of ITBT with DTBT.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 15012876621
Original commit date: Tue Mar 14 20:58:09 2023 +0800
Change-Id: I320518c385e11183693f5d313c1ac1b557d8b642
Original commit hash: 8bd13cec96db563966a4c2a3fdd9c9a3779b068f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/IntegratedTbtOptions.hfr
MeteorLakePlatSamplePkg/Setup/TbtSetup.uni

================================================================================ 
Commit: bd2af2a06a26e5becb86e881a089e407d9bb0302 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:05:19 2023 +0530 
-------------------------------------------------------------------------------- 
Implement function of battery status updates resume from S0ix/Sx

[Issue Description]
The function of updating the battery status
when resume from S0ix/Sx is missing.
For resume from S0ix/S3/S4
OSPM should be notified to update battery status.

[Resolution]
Implement function of battery status updates resume from S0ix/Sx

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 15013077360
Original commit date: Fri Mar 24 18:00:05 2023 +0800
Change-Id: Ifadf5017ef457fec472fb5733e1272832235205b
Original commit hash: 7866bee3e0274acfaa9f5722d9671fd4f1668e11

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl

================================================================================ 
Commit: 30922d0030e90c431a5ee44e19e723fdfc1cdfbc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:05:14 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Retimer capsule update library code improvements

[Feature Description]
1. Code improvements
2. Add support ESRT retimer version.
3. Initialize TcssRetimerNumber default value.

Package/Module: TcssCapsuleFeaturePkg, MeteorLakeBoardPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
Default ALL

Hsd-es-id: 15013038554
Original commit date: Fri Mar 24 13:30:18 2023 +0800
Change-Id: I953755632b0afbc77f7bb8246c81fa73957ebedc
Original commit hash: 1c51522291fe17fbba2e2ed8b0fd651f11014994

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Tcss/TcssCapsuleFeaturePkg/Include/Library/TbtRetimerNvmUpdateLib.h
Features/Tcss/TcssCapsuleFeaturePkg/Include/TbtRetimerNvm.h
Features/Tcss/TcssCapsuleFeaturePkg/Include/TcssTbtRetimerSetup.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/FmpDeviceLibDiscreteTbt/FmpDeviceLibDiscreteTbt.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.inf
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDma.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvRetimerThruHr.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvUtils.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c
Features/Tcss/TcssCapsuleFeaturePkg/TcssCapsuleFeaturePkg.dec
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/Library/BoardConfigLib.h
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
MeteorLakePlatSamplePkg/PlatformCommonLib.dsc
MeteorLakePlatSamplePkg/Setup/PlatformSetup.c
MeteorLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: c87a9eee73d5eb96c6353fd5b5f1373cb2497524 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:05:07 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3132_02

Hsd-es-id: N/A
Original commit date: Tue Mar 28 21:31:17 2023 -0700
Original commit hash: 16116fea6f3708815301c7234fc6725ad5bcaae0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: ad935094f3fdf51913f4ca28c1f6a30f5883b236 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:05:02 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3132_01

Hsd-es-id: N/A
Original commit date: Tue Mar 28 21:05:31 2023 -0700
Original commit hash: 68578a552f4aa5322a7a972aaf90d8bb296fd0df

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f8927a565fd7f9ff8f68af66b5c4bcb689e903ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:04:57 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Assert seen during boot calling DisableEcSmiMode.

[Issue Description]
Assert seen after calling DisableEcSmiMode function

[Resolution]
This reverts commit ed3019efc842db114da2198835bcbb07feb43321.

Package/Module: EcFeaturePkg

[Impacted Platform]
ALL

Hsd-es-id: 16019913583
Original commit date: Tue Mar 28 20:08:05 2023 -0700
Change-Id: I3ab3816f7557c483e2c96cd2b521b7660827ec49
Original commit hash: 57a144b6a642624a2029ba985903d6ab6cfcba34

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/LibraryPrivate/EcPrivateLib/EcPrivateLib.c

================================================================================ 
Commit: 84bda5657462ee38e5513efa24f9ff8b081c1a5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:04:52 2023 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/P2Sb: Set FBE to 0xF for simics

[Issue Description]
Simics hangs when executing P2SB transaction with FBE != 0xF.
Given that this doesn't reproduce on machine it seems like a simics
only error.

[Resolution]
Force FBE to 0xF for simics. This might cause issues in some flows
but it is better then hang.

Package/Module:
OneSiliconPkg/P2Sb

[Impacted Platform]
ALL

Hsd-es-id: 16020144340
Original commit date: Tue Mar 28 14:21:07 2023 +0200
Original commit hash: ddec1bf49b41e6efcfde739742b89e178182b9bf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiDxeSmmP2SbSidebandAccessLib/PeiDxeSmmP2SbSidebandAccessLib.c

================================================================================ 
Commit: 424eac3609348dfee50a944c403356878b148fa2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:04:46 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Add PCH ClkSrc/ClkReq UPD

[Issue Description]
When API Debug BIOS flashed, Nvme is not detecting in BIOS Page.
ClkSrc/ClkReq is not correctly updated from UPD.

[Resolution]
Add PCH ClkSrc/ClkReq UPD and update PCH policy accordingly.

Package/Module: MeteorLakeFspPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16019225623
Original commit date: Fri Jan 20 03:58:38 2023 +0800
Change-Id: I59e9aa1154306c0046d6f78bc204abb0b0169fa6
Original commit hash: b66879c94aa76a07a92029b7c50ae7a8715beb75

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c

================================================================================ 
Commit: 86aebe78a3adc7d1f6608f5b6d035deab3ab3256 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:04:41 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3132_00

Hsd-es-id: N/A
Original commit date: Tue Mar 28 14:45:04 2023 -0700
Original commit hash: ae5248432e5a47e3571d24079b0489698a58dd8c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: cf89ea0b7298f8207652e761ed45b0e3bb14e132 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:04:35 2023 +0530 
-------------------------------------------------------------------------------- 
Update LTR Threshold Programming

[Feature Description]
Update LTR Threshold Programming to allow S0i2.2

Package/Module: PeiMtlPchInitLib

[Impacted Platform]
MTLS

Hsd-es-id: 14019019293
Original commit date: Fri Mar 24 10:42:16 2023 -0700
Change-Id: I8df71c6a263bb6f81e25d03fa274e25eb664e3d2
Original commit hash: 610588f30aa1757d1f842604ac66aa45df1cfce3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/PmcRegsMtlSoc.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c

================================================================================ 
Commit: f74a9bf7e66395e4afad0c9d90a064c4994b1722 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:04:30 2023 +0530 
-------------------------------------------------------------------------------- 
Programming to disable DMI PG for S0i2.2
deadlock issue.

[Feature Description]
This change disables DMI PG by setting PCIEPMECTL2 to CPMCSRE,
and PHYCLPGE, alongside clearing HAE in PCE register.
In addition it clears EN_CW_SA_0.ESPISPI_CW_SA on PMC side.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL-S.

Hsd-es-id: 14019039941
Original commit date: Thu Mar 23 16:40:14 2023 +0100
Change-Id: I1f374355a26c0c995b56d0d473391bc04840698f
Original commit hash: 4525958cf7be706d1e04200103dfc741aff8e00f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c

================================================================================ 
Commit: 0ffb1c9ee3bede5ce169e1049081a48038fc8b09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:04:24 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Family branch code for
PPR Part 3a: Create Setup Option to Select Memory Test

[Feature Description]
MRC will implement in MTL family branch a Config Block policy and Setup
Option which is the method for Requesting PPR Failure Detection
and Repair

Package/Module:
MeteorLakeFspPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 22017010442
Original commit date: Sun Mar 26 18:10:13 2023 -0700
Change-Id: Iad089557e4610e4622f798e3d9a56d8a0f73ed92
Original commit hash: 81f9817070d7f6250ec6b1b5b35d309c4f19cc81

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: fe2e42b30e2438f6948377928bbdf47e8d7e19a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:04:17 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S][PO][Memory] Family branch code for BIOS Setup Shows incorrect
memory configuration details

[Feature Description]
Splitting Platform code for MTL family.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 22017010445
Original commit date: Sun Mar 26 18:41:02 2023 -0700
Change-Id: I5b8701592f008c9fd975d08bcff6e1721daae103
Original commit hash: 8830e2a805853cd9db44866ba4c5e271309d66cb

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 59799f0f8796eeb662096fd8fa4bb989e2f09db7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:04:12 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.12.0

Original commit date: Fri Mar 17 18:13:10 2023 -0700
Change-Id: Id7626a740943e3be19d52e63ea7d94de7127bfff
Original commit hash: 293a627f181e1c39d9080cd53d7299d3a0768be4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5f61beea86f3dbe560c0c159620835c0d4cf912e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:04:06 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.11.67

(cherry picked from commit dd18b295b17375654088db0d4659b4daef381a81)

Wed Mar 22 23:49:43 2023 -0700
Original commit date: Wed Mar 22 23:49:43 2023 -0700
Original commit hash: ee606f9805459414f37a608293e47c312101cfd2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 87c580c2424160a52ca4b765c5560ff4afadb73d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:04:01 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] SAGV point change from 5600G2 to 4400 G2

[Feature Description]
MTL-P DDR5 need to change SAGV from 5600 G2 to 4400 G2

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22016996545
Original commit date: Wed Mar 22 20:44:55 2023 -0700
Change-Id: Ie4b0998c977e6e369e3b0b959d3ba3cee58b5476
Original commit hash: b3a7cb82d17f25123718ebe2f548c26e55ae07e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 7c30b2157bbdb6c1350beaa1c08da61d503d706e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:03:56 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.66

Hsd-es-id: N/A
Original commit date: Fri Mar 17 16:56:16 2023 -0700
Original commit hash: 589fa83eb62226c1f132feb3e8b6d29723f8ef31

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 38042f3a02c144aa601630e9e99ad0960779a8f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:03:50 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] MRC Mini BIOS default training stages
matching BIOS Inputs policy

[Feature Description]
MRC trainings default values must match SaSetup.hfr BIOS Inputs policy
in MrcInputsBlock.h for Mini BIOS builds matching Full BIOS.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016977457
Original commit date: Fri Mar 17 13:23:54 2023 -0700
Change-Id: Iab5ef4b688052835a49fc3cb814438a3ab28aa60
Original commit hash: 3938b28666b963753c16e400c92de998e0ee65b6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h

================================================================================ 
Commit: 8d0a9046b82078ee09e6d4181b0c4ab520e1b861 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:03:45 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.65

Hsd-es-id: N/A
Original commit date: Fri Mar 17 16:34:13 2023 -0700
Original commit hash: 6d79c60dab52ae699a7b2fd6dc96f4c3b34adc72

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a9316f6bddaa0f488770a3c8e707e341540964ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:03:40 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | LP5] Replace 4267G2 with 5600G2 as SAGV WP[3] for MTL-P LP5
and DDR5

[Feature Description]
Replace SAGV WP[3] with 5600G2 frequency and gear for MTL-P LP5 and DDR5

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22016682860
Original commit date: Thu Feb 16 19:47:40 2023 -0800
Change-Id: I1a21089474b317d626032c7f502c79e687caefa6
Original commit hash: cdc8c4bf7b5b361f641dc6717580d4f024d31cab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 42087b6186291287a178d57a0f9384724280e5fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:03:35 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.64

Hsd-es-id: N/A
Original commit date: Wed Mar 15 15:58:05 2023 -0700
Original commit hash: 5d1402180028a79c4dd2bb90b11e71a430c90cbc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 472db54b1115aeeaf0d6273112a44e643ea0abce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:03:29 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Save/Restore correction for Pi Linearity

[Issue Description]
Unexpected clamping observed during Pi Linearity calibration

[Resolution]
Problem determined to be a bug in the save/restore flow resulting in
some registers being restored with incorrect values

Package/Module: ClientOneSiliconPkg/MemoryInit

[Impacted Platform]
All

Hsd-es-id: 22016788220
Original commit date: Sat Mar 11 10:12:36 2023 -0800
Change-Id: I3a304d7c260f3f284ac45fdb074d2378176d2d59
Original commit hash: c4cfa03fbd769df62b227692a5bdf53128c5f3f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 72413e6485cfd978944155c81b452728eb3e5278 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:03:24 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.63

Hsd-es-id: N/A
Original commit date: Wed Mar 15 13:21:34 2023 -0700
Original commit hash: 27bdffa213c2a4f32052a0f786ad8126e7ba691b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c72df0937e424158d7f05b71274ced41cebd2a1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:03:19 2023 +0530 
-------------------------------------------------------------------------------- 
MTL-M MTL-P MTL-S | DDR5 LP5] Ca parity power training

[Feature Description]
Command power training (CMD/CTL Drive Strength, CMD/CTL Tx Equalization
and CMD CTL CLK Slew Rate) flows have been updated to use CA parity
mode.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14018585715
Original commit date: Tue Feb 28 14:59:53 2023 -0700
Change-Id: Id67e0bc3e02f67e740b9c57b902547ee77deb2e2
Original commit hash: afaca4467677ea8a8b67f546bf53617d734a5853

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterfaceGlobalTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: a791cd83129760d1796ef924a74763461850ddad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:03:12 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.62

Hsd-es-id: N/A
Original commit date: Wed Mar 15 11:50:19 2023 -0700
Original commit hash: 669e6846a71ebd8c4a689827d6637c71c1e567ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7f3a7060c33c3313f325b6281e1e9bd89706e7a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:03:07 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | LP5 DDR5] Odt Comp Op Formula Fix

[Feature Description]
Paraphrased from primary HSD.
Static legs usage is currently hard coded to 24, which is not the case
for ODT (can be 0 or 12 since write TX is enabled).
Mapping between the comp code and the number of legs active in the TX
appears off (compcode = 0.5 dynamic legs with a single segment enabled).

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14018343492
Original commit date: Thu Jan 5 10:20:10 2023 -0800
Change-Id: I2cd17e21085497242849883cbbb013fdef2ae931
Original commit hash: ac655419256d0ea3e9d538658c9f247ef8b144d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: c78d5b6002f028a20cf3f91266df311aeb3d0b86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:03:01 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.61

Hsd-es-id: N/A
Original commit date: Wed Mar 15 10:26:41 2023 -0700
Original commit hash: 07ebd60a734d9f7305febfa478b5f4f5c592020c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 700881acd16aa9644c3873479dcb74936c11634b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:02:56 2023 +0530 
-------------------------------------------------------------------------------- 
[ARL-P | DDR5 LP5]SAGV point to support Wi-Fi TBDC in DDR RFI mitigation

[Feature Description]
Need to program SaGv points to mitigate RFI noise with WiFi7 radio
and TBDC feature

Package/Module: MemoryInit

[Impacted Platform]
ARL-P

Hsd-es-id: 22014962979
Original commit date: Mon Oct 10 17:42:08 2022 +0530
Change-Id: Idd02cd59688721f2e33951f6b5193eb9439128b3
Original commit hash: e7582ade33e784ac073d65971385e2cba019d080

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 673afdb3787cc305051211a0b61b8f16aa9b724f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:02:50 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.60

Hsd-es-id: N/A
Original commit date: Wed Mar 15 08:57:57 2023 -0700
Original commit hash: aba2dc80e8c5b6dc380c464df748463d9b9f1763

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 010456b1f4b2e1aaa73102e1e7818ff782f7df2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:02:45 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Unlisted config registers for RefPi

[Issue Description]
Various failures during RefPi calibration due to incorrect config regs.

[Resolution]
Setting the correct values for this flow allows it to run correctly.
Porting addition of GSM_WRITE_ALL mode to program all instances.

Package/Module:
ClientOneSiliconPkg/MemoryInit

[Impacted Platform]
All

Hsd-es-id: 22016606121
Original commit date: Fri Feb 17 07:59:19 2023 -0700
Change-Id: I48b673a8005cc7e73282b88c73133b5b7ce576b1
Original commit hash: c46b33186d18c860f5fa31e138f56245ae974a0e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: 2b174dab6bc8b45c5a34ff4c9810ae2908f25491 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:02:39 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.59

Hsd-es-id: N/A
Original commit date: Tue Mar 14 23:55:07 2023 -0700
Original commit hash: de5f92df326419b9502f59c1bbdcb505c706f527

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bfcfef22ccc021b567cd72eeadcb2d9c73cc28c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:02:34 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-P | DDR5] Need to tune Pda enumeration delay offset

[Feature Description]
The pda enumeration delay numbers need to be pulled in
based off pre-si data.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
DDR5 MB

Hsd-es-id: 14018789826
Original commit date: Fri Mar 10 17:23:43 2023 +0800
Change-Id: Ibd46cda6b1d1256e6a67a93405085f24d3f25820
Original commit hash: 3f6de23163c9eb3d2b4a43880364029613b1526d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: a9c9fbf4357367cbd972586ef0d56c32ecd1a328 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:02:28 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.58

Hsd-es-id: N/A
Original commit date: Tue Mar 14 22:39:19 2023 -0700
Original commit hash: 3e33af6f3a678b7c19a29712e673df73dfe22202

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 237b98f098782209174efc8a99b94a3661bdc8bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:02:18 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.57

Hsd-es-id: N/A
Original commit date: Tue Mar 14 13:30:12 2023 -0700
Original commit hash: 2108569f3e1b4f32d733e718a4bc91d298c00edd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d9438679476befd3a018fed8626c3c6f6a906813 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:02:13 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5] Increase TRDRD_DR by 8Tck When Wrt Retrain is
Enabled on DDR5 G2 WA

[Issue Description]
Bug leads to a wrong deltapicode which then leads to dq setup violation
and subsequent data corruption.

[Resolution]
WA was applied to the calculation of trdrddr in GetDdr5DramTA().

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14018247966
Original commit date: Fri Jan 6 11:29:45 2023 -0800
Change-Id: Ibbb187759ba20b547459775eafc2d089d334a05b
Original commit hash: 0fde13df5c144db3eebdf0ed3054ffca2eb61008

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: 6abe241cb47a2dd9d4e9872602fa63d2c696807f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:02:07 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.56

Hsd-es-id: N/A
Original commit date: Tue Mar 14 12:59:51 2023 -0700
Original commit hash: 387b2eadfc99b8cf1e9e91825689555a00deb7c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7cf3f4022788eeba1cecc6b1b6a5f6016b48f1e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:02:02 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] RdRdSg and RdRddg TAT values should be +3 for
2667 G4.

[Feature Description]
In order to enable 2667, RdRdsg and RdRddg should be +3 the default
value.

[Resolution]
If issue resolution, generally how was this fixed

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 14018706888
Original commit date: Tue Mar 7 11:29:32 2023 -0700
Change-Id: Ida5de6d50dfcad59773ba97c2f2edf2ad7fa6f86
Original commit hash: e582bdc29d97feec2f5524bad6b47d3cdcaa32db

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: 7c028768e32004ca11ed67bb1c1a559564e4b859 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:01:57 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.55

Hsd-es-id: N/A
Original commit date: Tue Mar 14 12:27:57 2023 -0700
Original commit hash: 2b3cbb14606ed41630dea08f496ae43ecf2c0157

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c0fa0ab9e31882a842cf0f2372e6e77bf11b163a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:01:51 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] High power consumption of VccDDQ LVR in
ddrcomp due to the pull down circuit

[Feature Description]
Setting the ForceLVROn bit to save on power

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14018837709
Original commit date: Wed Mar 8 13:06:39 2023 -0800
Change-Id: Ia711c67563e9d6da1d985ea30f8c98aa05184a7b
Original commit hash: c0785aca346e9721688d786bf4ea72b591cad74a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 25cb66f00f613cab812a4ea6f12f28db6aaaed60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:01:46 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.54

Hsd-es-id: N/A
Original commit date: Mon Mar 13 15:23:05 2023 -0700
Original commit hash: 86f22f457f5534a7fceaae470c378f23f6373ddd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 878e092efb26915bd92325f0ddb661f0b11aede8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:01:41 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Add Data Structure update and MC/DDRIO enums for CS 2N
mode

[Feature Description]
Add MC and DDRIO enums associated with CS 2N Mode.
Updated Data Structures with CS 2N Mode defines.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit

[Impacted Platform]
S

Hsd-es-id: 22016768378, 22016768379
Original commit date: Tue Mar 7 17:29:27 2023 -0800
Change-Id: I1b89559498797d133d9aa64042bc374295123c55
Original commit hash: 242e1731556a8b40ad0bdbddfa38c323796b960c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5Registers.h

================================================================================ 
Commit: c0a336813ac8c19296f3d68eadc8c95caffb4ebf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:01:35 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.53

Hsd-es-id: N/A
Original commit date: Mon Mar 13 09:13:34 2023 -0700
Original commit hash: e6d2644b4e3fc6c570dbe665a56f61483d6b51ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 42af58086bfab3ca4a54777e0dca4bfaaf6603e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:01:29 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M/P/S | LP5 DDR5] Print Mr's at End of Training

[Feature Description]
MR values are always printed pre training in the MRC. Via request from
Kris, we should print out MR values post training as well

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22016171991
Original commit date: Wed Feb 15 08:18:24 2023 -0800
Change-Id: I08735c5a9b279e810d62ed41dba7f4e0130f1cb1
Original commit hash: 4ca4edea5a9c6531aa772a262e770cb25fcbbf85

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 8d35f5b9d1f9858043a47e4b4209b4ae21ca9723 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:01:24 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.52

Hsd-es-id: N/A
Original commit date: Fri Mar 10 23:54:28 2023 -0800
Original commit hash: eb0d4c19d7af148b6ae9c90285f91d1118e3cfd8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d28f3fe6d75f7eee153e27e95036a1fad9eca8f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:01:19 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | LP5 DDR5] Sagv mask not saved/restored
in External BIOS

[Issue Description]
Saving SaGvOutputs in between reserved only brackets and Restoring
SaGvOutputs without reserved only brackets causing problems for
external builds

[Resolution]
Saving SaGvOutputs without reserved brackets

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14018884031
Original commit date: Thu Mar 9 00:18:06 2023 -0800
Change-Id: Iaed3cd962755d5a3541026be25a6396e78eb1b32
Original commit hash: 8100425cef232c1bc644a99f21c1ebf6105d1343

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: ce18b12655359c4b3fbbc2318d70753239298531 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:01:14 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.51

Hsd-es-id: N/A
Original commit date: Fri Mar 10 18:44:16 2023 -0800
Original commit hash: d187c4202fdcdfd83ce28c4a5f8c0cf4cc792c5b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fbcc8f5b869678e674fedc70938098056466d621 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:01:08 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.50

Hsd-es-id: N/A
Original commit date: Fri Mar 10 17:23:49 2023 -0800
Original commit hash: bdf7ab0933074155e15b785010a43af495145434

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 85a35e6e90f278a767950234e7dc92313f281d55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:01:03 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.49

Hsd-es-id: N/A
Original commit date: Fri Mar 10 12:31:41 2023 -0800
Original commit hash: 79e28752ad5b44a249b5dd9a4dbd497d2a0da9e0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bef6d08d419e475199966da276f890ee979043b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:00:57 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] IBEC timeout incorrectly

[Issue Description]
Timeout Value was incorrect for Polling for IBECC Initialization

[Resolution]
Add a call to MrcGetCpuTime to add to the timeout

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14018898166
Original commit date: Fri Mar 10 07:59:30 2023 -0800
Change-Id: Idd496d9235bfdfc8845182b445c4a7fda80daf98
Original commit hash: 18e28443314caf2a54474c4b94c6856dba51fbc7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 6c4f5a8db52c5eda3808d33ff1b3aa2f517c52e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:00:52 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.48

Hsd-es-id: N/A
Original commit date: Fri Mar 10 10:39:44 2023 -0800
Original commit hash: 1587b75f265d60fbc5f0141010294e268f96e3c1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a5151fe57fe4da1ecae48a92a10893cb29436606 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:00:47 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Retrain Margin Check function missing
final JEDEC reset

[Issue Description]
The final JEDEC reset in the Retrain Margin Check function is missing,
which causes bus failures outside of RMT.

[Resolution]
Add a final JEDEC rest to the Retrain Margin Check function.

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14018735932
Original commit date: Wed Feb 22 16:22:23 2023 -0700
Change-Id: I4c69153a9f4253ec9eb42993d439e01e7105c40d
Original commit hash: 4b5314eedcba36623c9468966ce2b5f78b91ba9c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 674655ce32f71c4d5fdcfdadcd4b4cb54b2be60a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:00:41 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.47

Hsd-es-id: N/A
Original commit date: Fri Mar 10 09:50:59 2023 -0800
Original commit hash: 8765a6b8ea6a873b3868e11a0336ecceedb5cedd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2e03693992f6bd8cbea1fd376c4c96bdbc21e0de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:00:36 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Scrub Memory flow needs to disable
MR4 periodic Reads/Dqs Osc periodic events

[Feature Description]
Periodic MR4 and DQS OSC events should be disabled before executing
memory scrub flow and renable after.
1. Enter Scrub Memory flow
2. Set retraining period/MR4 period =0
3. do clean memory
4. restore retraining/MR4 period back to POR
5. continue with MRC

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22016623114
Original commit date: Wed Feb 8 13:24:44 2023 -0800
Change-Id: I92f376c6e737d043e8cb3c7b36fb68ec41d6336f
Original commit hash: d280d5dd3a6059e3cd08cddc5734ad9d8f850f16

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c

================================================================================ 
Commit: 21fece4966bc0fb587924daa0753d31633db1dc9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:00:31 2023 +0530 
-------------------------------------------------------------------------------- 
MTL/ARL-S (SOC+IOE) GEN5 PCIe Lanes Stagger Delay To 48ns

[Feature Description]
Update FIA stagger delay and stagger multiplier registers.

Package/Module: FiaSocLib

[Impacted Platform]
S

Hsd-es-id: 14018880660
Original commit date: Fri Mar 24 08:53:49 2023 -0700
Change-Id: If40a4ee6548156dc4d70b254c520ccdec81f41ed
Original commit hash: 3bd07e89fc8de0c66758bba7012e542bce0e8064

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/FiaSocLib/FiaSocLibMtl.c
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Register/PchFiaRegs.h

================================================================================ 
Commit: c370e14287020ba43dafa4272ffcf1adafa85948 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:00:26 2023 +0530 
-------------------------------------------------------------------------------- 
Delay observed ~ 2.30 mins in cycle duration while performing Sx
(S4,S5,WR) cycling

[Issue Description]
Observing Delay in Sx cycling on DDR5 Memory down dTBT board

[Resolution]
Removed training of unused channels

Package/Module: MeteorlakeSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 14018947395
Original commit date: Mon Mar 20 23:40:55 2023 +0530
Change-Id: I2ffe061e16768e46cc4a4c2d37d42630ee527d1b
Original commit hash: 4371f735dd1f52476d7fa664e89f233195abbc60

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeOpenBoardPkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPolicyInitLib.inf
MeteorLakeOpenBoardPkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspSaPolicyInitLib.c
MeteorLakeOpenBoardPkg/Include/PlatformBoardConfig.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 74f2938d69e5d896e2848dd8fc513a5520251ea6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:00:20 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Reduce LMemBar Size

[Feature Description]
ITBT PMEM resource requested total 128GB. But LMemBar Size
was 128GB. MEM64 limit was 256GB. Other IP will cause out
of bound. Need to reduce LMemBar Size for MMIO resource adjust

Package/Module:
MeteorLakePlatSamplePkg, ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 15013024604
Original commit date: Fri Mar 17 10:41:01 2023 +0800
Change-Id: I0b9407443cb05fc2ef1fbbe6cfa3819d76c4582b
Original commit hash: f77264a36cf84061498a7372944d3817acf838f3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Dxe/SiInitDxe.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c

================================================================================ 
Commit: 2b24a0c992bada72d00dc85d1658d330f4567749 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:00:14 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] code quality issue in Intel\Features\Ec\EcFeaturePkg\

[Issue Description] code quality issue with the dereferencing
null pointers

[Resolution]
fixing the dereferencing null pointers by adding the error
status and return

Package/Module: EcFeaturePkg

[Impacted Platform]
ALL

Hsd-es-id: 16019913583
Original commit date: Fri Mar 24 04:13:14 2023 +0800
Change-Id: I1a5e3812a0b65f7266f9b5d38b0c003e21e3b20b
Original commit hash: 358d47fb0a57ddb8f25e5beca541c1abf98c2613

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/LibraryPrivate/EcPrivateLib/EcPrivateLib.c

================================================================================ 
Commit: 6cfa67efca40b856d7d92d961670c399f156c5a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:00:09 2023 +0530 
-------------------------------------------------------------------------------- 
[GCC} System hangs and cannot enter the UEFI Shell

[Issue Description]
Function caller get arguments garbabe due different calling
convention defined in one of protocol functions.

[Resolution]
- Added missing EFIAPI to protocol function definition.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 18028628520
Original commit date: Tue Mar 28 09:02:54 2023 +0200
Original commit hash: 8384d0c887ed149a79c521217dc05288e87eb944

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchLpssUartSmm.c

================================================================================ 
Commit: de985a7bc10e63b12f82a07e6ebf4390ef01c01b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 12:00:03 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.46

Hsd-es-id: N/A
Original commit date: Fri Mar 10 07:16:40 2023 -0800
Original commit hash: fa766593ea7304151ed8cb9dbf44725684fdc335

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e345a409bc19e3581614a3ed612201db7dd64ca7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:59:53 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.45

Hsd-es-id: N/A
Original commit date: Wed Mar 8 14:19:16 2023 -0800
Original commit hash: 90bb18a08d791e76ae51391ff976b3866060e08b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 48702d36a085db502d971315a39a8aa88cbc6ee7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:59:47 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.44

Hsd-es-id: N/A
Original commit date: Wed Mar 8 12:06:33 2023 -0800
Original commit hash: 0d291fb5dc5c287066c665ec2d86c57c3e3c4d23

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2dd43ecdd4a8a708400d734b40444a3c8fad75bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:59:42 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] MRC Changes to support additional configs

[Feature Description]
Add changes to support additional ip timing configs

Package/Module: Intel/ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22016624455
Original commit date: Mon Feb 27 10:33:20 2023 -0800
Change-Id: I84ca593f981658fabe3443a0e9fbb803b5fdb846
Original commit hash: 0acfc92a841f1cb9f7aa15855ff0f04508dde850

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 433a3f21861f2583574c14d19b5378edf3ceb001 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:59:36 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.43

Hsd-es-id: N/A
Original commit date: Wed Mar 8 10:43:29 2023 -0800
Original commit hash: ac433b4dd920757ed67f292658fa5deb7755b7fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 006767111aaad1b399474c9db9bb2935eb27b715 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:59:31 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-P MTL-M | DDR5 LP5] MC0 Only Configs for Dcc PHClk Cal

[Feature Description]
Certain paritions will not be powered in MC0 configs. During Dcc PHClk
Cal, MRC must skip over these partitions or else we will get a 0 DCC
value and fail MRC.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016714349
Original commit date: Fri Feb 24 13:51:58 2023 -0800
Change-Id: I4593720079885529715c2417b04217fb6f59bf92
Original commit hash: 21f888c9fddfe0e3bf72f02148fa4539cd3eead7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 67b70b97b4f3ac9ba93e7f0ac17b3f461f5a5661 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:59:25 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.42

Hsd-es-id: N/A
Original commit date: Tue Mar 7 23:40:05 2023 -0800
Original commit hash: 4f0dc5d0810dfb14ec7ccd14dff6f73bdcabaefe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f9414a11462d91c7a21a13a792261819362fc009 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:59:20 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-P | DDR5] DDR5 2R limit max frequency to 4400 for ES2
for MTL-P only

[Feature Description]
Limit max frequency to 4400 for DDR5 2R with MTL-P only

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S, P

Hsd-es-id: 14018837749
Original commit date: Mon Mar 6 23:42:20 2023 -0800
Change-Id: Ibe1342fb27783e3dcfe75432251308c4fb779157
Original commit hash: a960d0f153accbbd10c6a6aa34c70e4bb5611928

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: ea80d97566e28a8d4ac512785836a1f50b7ef79e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:59:14 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.41

Hsd-es-id: N/A
Original commit date: Tue Mar 7 22:11:19 2023 -0800
Original commit hash: 249cc6e8feb8cef7f7282bc45dc211ac0df02b42

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e88812de668eaa10c3a5b8319e264704b39cc485 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:59:09 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5 | OC] Converge 2 OcSupport variables to one

[Issue Description]
MRC doesn't enable OC freq over 6400.

[Resolution]
MRC Outputs->OcSupport is used to check MaxFreq, but MRC doesn't assign
values to Outputs->OcSupport.

Delete Outputs->OcSupport and use Inputs->OcSupport.

BTW, initialize CompGetSetVal in LocalStub by separate statements to
avoid compiling warning.

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl.

[Impacted Platform]
MTL-S DDR5 OC.

Hsd-es-id: 15012941964
Original commit date: Mon Feb 27 10:12:58 2023 +0800
Change-Id: I63bb8a0ace801a6bd78ce8cbbf6f10936fd3c9c1
Original commit hash: 64de7d77d310e7751429c2b59b16f4914360aabc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 47399aa55f697984a1a1592cc0e60c1482f2f6d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:59:03 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.40

Hsd-es-id: N/A
Original commit date: Tue Mar 7 01:37:47 2023 -0800
Original commit hash: 2f2d42404ecc4e0bd311861f7cb4380d23ef9f0c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3f76f74e42d7a4185d4772ebb0b9ec058213a36d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:58:58 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Feature request for SAGV enablement in MRC

[Feature Description]
Enable SAGV with:
4000G4 4000G4 4000G2 4000G2.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15012889290
Original commit date: Thu Mar 2 11:20:42 2023 +0800
Change-Id: If6e10424f7bcc3eaa0269061b9a4e44468f7a803
Original commit hash: 26b422ec424de19a9d977e88a9574b0a6c1bbfcb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 0c05ed7000294004f2455426089281b743e633fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:58:52 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.39

Hsd-es-id: N/A
Original commit date: Mon Mar 6 21:31:53 2023 -0800
Original commit hash: 8447d10b3f73c1b073ab99d60fc2799e3f0627cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3b5c9c3a41e021fba9cc191504e0f49f521325d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:58:47 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] DDR5 5600G2 failing EFI-memtest

[Feature Description]
Enable DCC + FUNCDCCCLK and DdrSafemode = 0x1FB

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15012910780
Original commit date: Wed Mar 1 17:21:35 2023 +0800
Change-Id: Icb8230aa0ba217957210e53a273984e0dea399d8
Original commit hash: e9505a4b99785831877b142b8bcf3080fcf15269

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 92525108b8e51ef20b9ff514f33e279d65e7d741 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:58:42 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.38

Hsd-es-id: N/A
Original commit date: Mon Mar 6 18:25:49 2023 -0800
Original commit hash: 469c7ee7fd15de8b2def6952ef27327a7bc912ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a21b6fa52b8dcb59d005a6f1211c374c1ae8bc50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:58:37 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Fix incorrect memory configuration details in BIOS Steup

[Issue Description]
BIOS Steup Shows incorrect memory configuration details.
It is missing CH1 information.

[Resolution]
CH crosses MCs in MTL-S.
Add CH1 information.

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/

[Impacted Platform]
MTL-S DDR5

Hsd-es-id: 14018638894
Original commit date: Mon Feb 20 16:54:56 2023 +0800
Change-Id: I2579a6b21cd84ae8457184127d7e267d75ac1023
Original commit hash: f0ebf45aeb37a2f729a5edaf5e0e080bceeaba4b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: ae9e64e2e23611d4815266295690759342ed36bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:58:30 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.37

Hsd-es-id: N/A
Original commit date: Mon Mar 6 15:55:48 2023 -0800
Original commit hash: f525f7ddbbb673bfde26cc8eb401dcac2f7c5e0f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 36189a831b66516857e771240c344ce36bcf56ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:58:25 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] TxDq TCO Comp Training runs out of
BIOS memory and hangs

[Issue Description]
TxDq TCO Comp Training runs out of BIOS memory and hangs

[Resolution]
The fixes have been verified by making the following MRC
changes(see details in HSD 22016665705): Set the max opt points
to 64 for byte level steps and 16 for bit level steps, use DQ
TCO COMP step size of 4, and remove the OptPower array in
TrainDdrOptParam to save memory. Also, EarlyLinearCentering2D in
MrcCommon should not use MAX_OPT_POINTS from MrcCrosser so created
a separate macro.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22016669681
Original commit date: Wed Feb 22 15:35:03 2023 -0800
Change-Id: Ib776c1fd73adbe095c7a4612e83b538a77bab179
Original commit hash: 038fb36d5bf807f98ca5f9c8bd5cc4b9917680e1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 69da3c47de8a8dcfa92f1cd175ad7a3ded126abd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:58:19 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.36

Hsd-es-id: N/A
Original commit date: Sun Mar 5 17:27:30 2023 -0800
Original commit hash: 95a33faaccf16faa6d2c221efa16a1b70ec85f93

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 740109956be3281cddae4ee3b3a6a5d23a4524bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:58:14 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Update 2DPC 1R1R RttNomWr

[Feature Description]
Change RttNomWr to 40 for 2DPC 1R1R Config

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-S

Hsd-es-id: 14018735904
Original commit date: Wed Mar 1 17:08:12 2023 +0800
Change-Id: If53c6897b15621656bcb4608fafb887c77a97ea6
Original commit hash: 023f357af8f3504b8cdd0185645b7bfe0c6ed79a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: d28c3cf7bb7295fa231a5f6769296ceaff26017a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:58:08 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.35

Hsd-es-id: N/A
Original commit date: Sun Mar 5 16:55:55 2023 -0800
Original commit hash: ec93a0e360127c2358d578e3abbf73b6cc258e54

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5da79871ebccab64d245c2c79a0b5bd814ce95b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:58:03 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Enable MRC Training Phases

[Feature Description]
Enable:
RMTperBIT
RDVC2D

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15012850504
Original commit date: Mon Feb 20 16:57:16 2023 +0800
Change-Id: Ie43bf3b4a2d1bf017201c5d4b199536d8059ff4f
Original commit hash: 8d30c87c8eb9cadd9937d96ff7dc64ca6618b094

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: e4959fe7872fce6f0f4998e42a0cc46a31456d3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:57:57 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.34

Hsd-es-id: N/A
Original commit date: Fri Mar 3 16:28:01 2023 -0800
Original commit hash: a99aa13226b4dea78579b1f2e9c2249009398944

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ac322a4ea183b5365b8cd35f715ff8c9094850ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:57:52 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] PPR Part 4: Simplify Memtest Logic and
Use Raster Repo Mode 3

[Feature Description]
- Change memory test to use Raster Repo Mode 3
- Run single pass over entire memory to reduce FV space
and speed up runtime execution
- Enable LP5 in 16-bank and BG modes
- Remove functions that are no longer needed
after memtest simplification

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL when PPR enabled

Hsd-es-id: 14017623163
Original commit date: Wed Feb 1 16:55:02 2023 -0800
Change-Id: I7c20136e7fb034d688b2bb17785c9dd85aaaba1e
Original commit hash: 47343c41cc90d75638b16e1bcb1bf2fe561263bf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcAmt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcPpr.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcAmt.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c

================================================================================ 
Commit: ee9b6994eb56a12e43f0542f488196d4036cf6c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:57:45 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.33

Hsd-es-id: N/A
Original commit date: Fri Mar 3 01:10:16 2023 -0800
Original commit hash: 1222f16e6da1188a54b203f5c6eb533b3b49c1b7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aae16f0e038cd55752c66aad741fd31fbc798184 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:57:40 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5]Port from RPL:MrcCpgcModifyReadCredits
update

[Feature Description]
In function MrcCpgcModifyReadCredits,
ISM may be busy when MRC is programming Cpgc.
Increase the polling time would solve this.

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/

[Impacted Platform]
MTL-S MTL-M MTL-P

Hsd-es-id: 15012897784
Original commit date: Mon Feb 27 16:02:26 2023 +0800
Change-Id: I0c557d566133e51b52418f0427133c282ece9675
Original commit hash: b204daeb664f265e77d6b183757a11fe85cca441

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c

================================================================================ 
Commit: 17c935123a2837a960708dd66b4bba13dead15d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:57:35 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.32

Hsd-es-id: N/A
Original commit date: Thu Mar 2 22:00:06 2023 -0800
Original commit hash: 30c7553fd97efca0af18056cf67a90e899632e51

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2983c2131163ed06c89c0f9346851f87ec91deb1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:57:29 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-P MTL-M | DDR5] update ODT offset print format

[Feature Description]
use %d print signed integers

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
DDR5

Hsd-es-id: 15012909227
Original commit date: Wed Mar 1 10:46:48 2023 +0800
Change-Id: Ibd1fc567a05ed60be185623c00cbbf664445a661
Original commit hash: 1dcfd35b16d753dcadca2ab62dc7547866c49810

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 75cbc9bcc2ddc23d13d11c6c7eb63282bd6ca827 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:57:24 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.31

Hsd-es-id: N/A
Original commit date: Wed Mar 1 19:10:43 2023 -0800
Original commit hash: bb95c30243b4c01eef464bf7d90613faa2c7a833

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ac11f7c4697949317084d174f9a11a821b73b48b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:57:19 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Enable MRC Training Phases

[Feature Description]
Enable:
RMT Tool
Write DQ / DQS Retraining
Write Drive Strength Training
Write Equalization Training
DIMM DFE Training
DDR Comp Calibration Pre Training
Rx SAL Tail Calibration
SPD Alias Check
Power Saving Meter

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15012849447
Original commit date: Mon Feb 20 16:29:44 2023 +0800
Change-Id: Id1a7f49c3ac0288f6d0bc3a54cf33bedf2be5fba
Original commit hash: 7dc69f692e605669951fb6f2cc73e702ccd5ad09

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: da2e30688d6993cd5128b64d8b22ae3cc23fc691 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:57:13 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.30

Hsd-es-id: N/A
Original commit date: Tue Feb 28 18:02:02 2023 -0800
Original commit hash: 66adddc8ada185f98e78f8e1da1fd03121daf30c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 15066c1c277617836b22648a8b145aead7b97676 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:57:08 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.29

Hsd-es-id: N/A
Original commit date: Tue Feb 28 17:10:45 2023 -0800
Original commit hash: 54de231580ed3c72f45eccaea8d03fbec696b3f3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 01ee9988992ca0ffba6b04d6436c1d7ae8badaf3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:57:02 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.28

Hsd-es-id: N/A
Original commit date: Tue Feb 28 15:50:26 2023 -0800
Original commit hash: 7f9c1375bf2fd7abfda1c41077d678ef781d7239

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: eaa6c20fe16c57560adc13e4d043523445477660 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:56:57 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.27

Hsd-es-id: N/A
Original commit date: Tue Feb 28 15:05:02 2023 -0800
Original commit hash: 40e21af5b7bdb502f4cd5733ea6f68d816b3b3fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 94646c0ee66d759d93e51fc3800fa9a677a58958 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:56:52 2023 +0530 
-------------------------------------------------------------------------------- 
Fix for MTL-S PCIe RP BWG mismatches

[Issue Description]
There are mismatches present in PCH PCIe RPs programming compared
to BWG.

[Resolution]
Fixed mismatches.

Package/Module: ClientOneSiliconPkg/PeiPcieSipInitLib

[Impacted Platform]
MTL

Hsd-es-id: 18028412425
Original commit date: Mon Mar 20 10:20:45 2023 +0100
Change-Id: I83235fa472f0c9688a58aaf1e2bcdf6c652299fd
Original commit hash: 8ad7722d21c43865012e2b8649ad47a025f8e991

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: bfbaf7a98b99c9d5297cf9467096476f13143cdc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:56:46 2023 +0530 
-------------------------------------------------------------------------------- 
Incorrect Preset to coefficient mapping
for some Gen3 coefficients in Gen5 controllers.

[Issue Description]
Due to missed requirement on BWG update, programming for
Preset to Coefficient mapping for SE32 Ports on SOC and IOE
is incorrect.

[Resolution]
This change updates programming for P2 Cursor Coefficient and
P2 Post Cursor Coefficient for SE32 Ports on SOC and IOE.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL-S.

Hsd-es-id: 18028353472
Original commit date: Fri Mar 17 09:59:57 2023 +0100
Change-Id: I595e92b550dbeb1448f783f2bfcf18a4309654dd
Original commit hash: 50e8d906c050413e17b664bee2f5fbd6406d7257

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c

================================================================================ 
Commit: d2430188a2b96cbee1a2b0cab41eedc246edc11a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:56:41 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.26

Hsd-es-id: N/A
Original commit date: Tue Feb 28 08:13:49 2023 -0800
Original commit hash: da6af4367c6ccfc442c7b6360ea4ae2ca3ce52fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5ee9bdb41966ca1c01706aac0e939371f78939f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:56:36 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Insufficient stack memory space to run VDDQ training

[Issue Description]
VDDQ training may be using more stack memory than available during MRC
execution.

[Resolution]
Stack memory reduction required. Reduce stack memory in MrcData Host
structure. Values stored in the MR array can only have a value within 8 bits.
Reduce MR Array type from UINT16 to UINT8 to realize stack space
savings.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-M, MTL-P

Hsd-es-id: 14018784244
Original commit date: Mon Feb 27 11:44:27 2023 -0800
Change-Id: I8e5bccdee77368530fa0395d85ef22fa132eb015
Original commit hash: afdeaa79bd526ac0824cdf41d84862f90114244e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c

================================================================================ 
Commit: 99251b263fc12018f6070eec2812bc68171c95ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:56:30 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.25

Hsd-es-id: N/A
Original commit date: Mon Feb 27 11:33:49 2023 -0800
Original commit hash: da2b34788b2f3f2b07726581115b4d5fed80f171

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d8cda070039eff11bc3e2dfd2517ec7b329e93bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:56:19 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.24

Hsd-es-id: N/A
Original commit date: Thu Feb 23 08:07:54 2023 -0800
Original commit hash: a440f25d37e205b400b2a85a57962a22e90fad8c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 501383281ac50d708044b7c60b78ebd3e7b3e484 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:56:14 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5] Support CTE knob to toggle forcing
WrPre = 2tck

[Feature Description]
To help support MC-IP, add a flag to force WrPre = 2tck

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22016686330
Original commit date: Sun Feb 12 12:27:08 2023 -0800
Change-Id: I20b22d166cf87a0114187bbd298fc14f43bbedeb
Original commit hash: 0a20d0f700f46620b785b13f10ceafd5450ee4c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c

================================================================================ 
Commit: dd8d6cd089029d17c66aba1f34775559b6b02040 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:56:08 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.23

Hsd-es-id: N/A
Original commit date: Wed Feb 22 12:01:15 2023 -0800
Original commit hash: fc67e147e4c2e527813629e2a0ebe978ea7924f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e87de96adea49f25b5d21f1e44b7a687216912ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:56:02 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5] Temporarily disable DFE optimization

[Feature Description]
Disable DFE optimization until further notice

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22016687564
Original commit date: Thu Feb 16 15:42:22 2023 -0800
Change-Id: If20bf20a7b0ecd4f15918ee755f7db1ac2af4261
Original commit hash: df15bb95a9ea00c4527d55bfce6f5bbd31a22da6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 16a62ca99e4c1ff7704c396c786479f199157689 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:55:56 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.22

Hsd-es-id: N/A
Original commit date: Wed Feb 22 10:14:15 2023 -0800
Original commit hash: 1e9f71b28e19ef29a4a6fab033d228881b1c0788

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7ab955fe51f513dd50782f8cdc3fc5bce029c4e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:55:43 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.21

Hsd-es-id: N/A
Original commit date: Wed Feb 22 08:51:55 2023 -0800
Original commit hash: e176ea157270311a145dd7c817de66a64eaa124b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5e332a5b9fe7c82ba4511ce2274e7041ee436fac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:55:38 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Fix GsmMccIbeccClkGateDis GetSet to
include all populated controllers

[Issue Description]
The GetSet to program GsmMccIbeccClkGateDis is only programming the
last populated controller instead of all populated controllers

[Resolution]
use MC multicast for the GetSet call to ensure all populated MCs get
programmed

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 14018733994
Original commit date: Tue Feb 21 14:55:44 2023 -0700
Change-Id: I5d328a12fb75ca2d92ea060d8740d176758fbe19
Original commit hash: 00a3719026c7140627713491a563ed423669be62

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 9c6c50f65f7b4a68ed8f9f73a3d18a52654d561f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:55:32 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.20

Hsd-es-id: N/A
Original commit date: Tue Feb 21 11:28:33 2023 -0800
Original commit hash: 0646e925c687f4ba7702183939800a01917a96f4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 56f3ec2fe670139db50db3aa17436d2e56b938e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:55:27 2023 +0530 
-------------------------------------------------------------------------------- 
[IP] Generate IP Headers

[Feature Description]
Generate MRC IP Headers

Package/Module: Intel/ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
D

Hsd-es-id: 22016592232
Original commit date: Thu Feb 9 11:57:51 2023 -0700
Change-Id: Ic8b5fb74e41a4a0a815f7726e772791b0dba11e8
Original commit hash: ea56c8e6353dc779e5a854a96304d0f5822bdc73

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl1Exxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl1Fxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtlDxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtlExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtlFxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl1Exxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl1Fxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtlExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtlFxxx.h

================================================================================ 
Commit: 7287a1c966739752a5c70a9c3b450fcc9ec4f2f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:55:20 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.19

Hsd-es-id: N/A
Original commit date: Fri Feb 17 09:48:13 2023 -0800
Original commit hash: 0bee187e6d3cb90531a9943581d9696ba1713d9e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 75f995f1bfc4f4c6174d8b8d9eb0653091c829f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:55:15 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] LPDDR5 SPD Column Bit Count is 11 in BG
and 16B Mode

[Issue Description]
Incorrect SPD column bit count being set for LPDDR5 devices operating
in Bank Group (BG) and 16 Bank (16B) mode.
LPDDR5 SPDs currently all report a column bit count of 11 bits. This
is correct for LPDDR5 devices operating in an 8 Bank (8B) bank
organization, but is incorrect for LPDDR5 devices operating in Bank
Group (BG) and 16 Bank (16B) mode. BG and 16B modes should be set to 10.

[Resolution]
Update override the DimmOut->ColumnSize field with the correct value
for the current bank organization.

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/

[Impacted Platform]
ALL

Hsd-es-id: 14018478940
Original commit date: Thu Feb 9 10:12:29 2023 -0700
Change-Id: I5fe851bfa5ae62df76e0d664f21c0db443313dc1
Original commit hash: 4265861a151cb1ab4c9db46d7cf80bfac209267c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 45fea3bbe2dc91673188ac8f7bfe4bd3cc619b61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:55:09 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.18

Hsd-es-id: N/A
Original commit date: Fri Feb 17 08:44:06 2023 -0800
Original commit hash: acc700eb0ece75ac5509b4d99ee670435af35d17

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c040c11489aa77536b2b6d65b9bc5f0e0fc6aac7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:55:03 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-P | DDR5] Reenable SAGV for DDR5 2R

[Feature Description]
Zqcal sagv and read vref decap disabled have allowed SAGV on DDR5 2R to
pass. Frequencies above 4400G4 are still problematic and require
further debug.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 14018707034
Original commit date: Thu Feb 16 14:00:53 2023 -0800
Change-Id: I32f576e588e029557368db4eb5568878be6021f5
Original commit hash: 1c392b8138500d2edd941508ca64fb1543bfba9e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 003d2bc8d15fc43846a0fe9d8b8cd72ced80254c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:54:57 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.17

Hsd-es-id: N/A
Original commit date: Thu Feb 16 14:01:23 2023 -0800
Original commit hash: 6b27f88600e76cb2e4ea73a8ed1ae9f93fe7583c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 63d7ad423fd7b8675f26a2f1eb7979eb7a58e32b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:54:52 2023 +0530 
-------------------------------------------------------------------------------- 
CAC Margining DLL Reset Flow Update

[Feature Description]
Reparing CAC margining failures seen on some systems

Package/Module: Intel/ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22016623113
Original commit date: Mon Feb 13 16:41:43 2023 -0700
Change-Id: I895d92fdbea6ec597158de45b5c330252706656a
Original commit hash: d4866e2b65cf14791a5dc487420690ff5cec4f0f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: e97c55064df1672f5fb490b33e8112cb776620ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:54:46 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.16

Hsd-es-id: N/A
Original commit date: Thu Feb 16 09:15:57 2023 -0800
Original commit hash: 01544772cd41d9857bd8e4432f64217b928882bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 28a75901ae5e3f13cd45be21abae376d8495e755 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:54:41 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5] Ensure last MRW of MRS FSM uses tMRD timing

[Feature Description]
Since the MRS FSM is set up to issue a ZQ automatically at the end of
the MRS FSM routine, MRC needs to ensure if the last transaction is a
MRW, the timing used it tMRD. Timing seperation between the MRW and the
ZQ MPC needs to be tMRD to align to Jedec Spec.

We know the PDA commands are the last to run in the MRS Flow, so to
simplify the flow, ensure commands before any PDA command use tMRD timing.

Remove CTE code that added an additional MR0 to the MRS FSM routine.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22016679821
Original commit date: Wed Feb 15 09:26:01 2023 -0800
Change-Id: Ie39de4da28b7a8b8110b8600e1acfc17c1178404
Original commit hash: 4655824efb9eddfd5bd2308423db71e9599e8572

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 71d9e05b2de31c0027221fc7d31670a1d9728a9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:54:36 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.15

Hsd-es-id: N/A
Original commit date: Wed Feb 15 10:09:23 2023 -0800
Original commit hash: efd212b38a4dcd9ed59e9d9168ce4cd779fed08f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f0fd6879d0d671f978923cd5909d1d963132e252 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:54:30 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5]RMT returns all zeros at 2133,need to run frequency
switch routine

[Feature Description]
For LPDDR5, in order to ensure proper margins at 2133 -
1. When issuing CBT command, need to run frequency switch routine
regardless of the target speed.
2. CKE programming must be done regardless of speed switching.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 14018644516
Original commit date: Fri Feb 10 09:28:35 2023 -0700
Change-Id: I70700b912004843ac586a1ec8973f9e7c4ed0fd1
Original commit hash: 678db3c1a47c79d388ccd4f90770a68136dc4134

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: ae9e8c3ab9d9950b38d64a6b21ecdd456a7f3c6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:54:25 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.14

Hsd-es-id: N/A
Original commit date: Tue Feb 14 12:44:55 2023 -0800
Original commit hash: a1c60b0c8f3b0b4ed4543a2cf2f2330ba1d61d82

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f4d54d7ccbde0e85e9fec29bfc5d0cbed295d8d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:54:20 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Update DLL Reset Code Path

[Issue Description]
DLL Reset occurs more frequenlty than desired

[Resolution]
Add additional path to the DLL Reset and update the current path

Package/Module:
MeteorLake/Intel/ClientOneSiliconPkg/IpBlock/MemoryInit

[Impacted Platform]
ALL

Hsd-es-id: 14018561209, 14018561718
Original commit date: Mon Jan 30 17:22:03 2023 -0700
Change-Id: Ic45db1187408d281edaaebb62a1093f5685d9917
Original commit hash: 083bb5ff6df6d141c29854c462264baac06f876f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 394f1d8ab177b5075a1491d792669faa88710791 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:54:14 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.13

Hsd-es-id: N/A
Original commit date: Mon Feb 13 23:46:39 2023 -0800
Original commit hash: bf843eadc60baec0d772129c5d9933a7ee95f8c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9358376f70c6551786e00d38abf84409b49bf3db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:54:09 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.12

Hsd-es-id: N/A
Original commit date: Sun Feb 12 16:45:22 2023 -0800
Original commit hash: e17ec291cef41fcc53f9dbc8cad5c51fe463f17c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2ac4a9923a51e6ab9bda073d1d9722bcf1397741 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:54:04 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] RMT PER BIT Training when enabled,
RxDqs delay BIT margin degradation observed

[Issue Description]
1. The initial value of MinTested[Controller][Channel][Byte][0]
is not set but being used for non-perbit (per byte) sweep
causing MinTested goes to huge value (-ve value)
2. Not able to exit MrcAndBytes loop for ECC bytes due to ECC bytes
only return OnePass/OneFail on lower nibble

[Resolution]
1. Remove BitExist check when setting initial value of MinTested
2. Set initial OnePass/OneFail as 0xF0 to ignore upper nibble

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 14018565868
Original commit date: Tue Jan 31 17:43:41 2023 +0800
Change-Id: I1dbabbc58167fc0984966896d8f6d407d38e7bdb
Original commit hash: 618678ad7d691adcc543dbaeea6ea539acf981fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 8d002915c198ea043ee7c22213dfead7ef1d4cba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:53:58 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.11

Hsd-es-id: N/A
Original commit date: Fri Feb 10 21:39:08 2023 -0800
Original commit hash: e87b331dd30cc42fe9ddd48fc208699cded05973

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9b3c1891e33688a4b0ac8ccf9926e9a9121356eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:53:53 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] PPR Part 3b: Implement Data Retention
Test Algorithm for use with PPR

[Feature Description]
- Add Data Retention memory test for detecting bad row addresses,
with significant runtime advantage over existing WCMATS8 memory test

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All when PPR enabled

Hsd-es-id: 14018634683
Original commit date: Mon Feb 6 16:37:17 2023 -0800
Change-Id: I734f339535a63c145e1210cd9816b5edf4e782cd
Original commit hash: 7b6b9d2ec3324ff9c067026f122db3f5143ed38b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcPpr.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c

================================================================================ 
Commit: ce436b9c2b967f5b041e5076e7f4f5fd7a6402c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:53:48 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.10

Hsd-es-id: N/A
Original commit date: Thu Feb 9 07:13:22 2023 -0800
Original commit hash: 97e4e4e4c4feeb64ea2385624c0dcf05dc84b225

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b45c360b06f0d6fcd125bffb3aae3df60eca44d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:53:43 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5] DDR5 ZqCal_period should be 256 to align
with MC expectations

[Issue Description]
Currently DDR5 ZqCal_Period is set to 128 instead of 256 which is
recommended by MC to optimize perfomance

[Resolution]
Change ZqCal_Period to 256 for DDR5

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22016570081
Original commit date: Fri Jan 27 08:08:58 2023 -0800
Change-Id: I7a4adce58ce5e09748f2f3149528a2a534de3506
Original commit hash: e57fccf4cc0379781fcec705b37f832f8b67e3f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h

================================================================================ 
Commit: 07e321b4d0966c70dae174699d224b607d82e167 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:53:38 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.9

Hsd-es-id: N/A
Original commit date: Wed Feb 8 11:49:39 2023 -0800
Original commit hash: 3dcbd1819de9ce3521fc37014740d570b9e6a7e7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dc658f2a844928a40da38d32a2b33848b1724006 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:53:32 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] PPR Part 3a: Create Setup Option to
Select Memory Test

[Feature Description]
- Add PprTestType setup option to allow selecting PPR memory tests,
or disabling repair flow
- Modifies pattern programming function to prepare for addition
of data retention test
- Bugfix, send WRA with multicyccmd enabled to allow DQS to toggle

Package/Module: ClientOneSiliconPkg/, MeteorLakeFspPkg/,
MeteorLakePlatSamplePkg/

[Impacted Platform]
All when PPR enabled

Hsd-es-id: 14016508994
Original commit date: Mon Feb 6 16:25:52 2023 -0800
Change-Id: I734f339535a63c145e1210cd9816b5edf4e782cd
Original commit hash: 478ff1c3e88da0efbaf1facce80aeaac95d72021

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcAmt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcPpr.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcAmt.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c

================================================================================ 
Commit: 76c322deaadf68ca0bc6613cb05e06d2c4e10edb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:53:25 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.8

Hsd-es-id: N/A
Original commit date: Wed Feb 8 10:33:13 2023 -0800
Original commit hash: 66fc390656bfd301ff52720c06652e0553944796

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a57c75f04caa253573ec07902da4dac72337d48f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:53:20 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] 2DPC 4R Enabling

[Feature Description]
Update ODT and DFE settings to boot 2DPC 2R+2R Config

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22016562994
Original commit date: Fri Jan 13 16:23:48 2023 +0800
Change-Id: I1e83f173205288d69727ed7dda73f44c6865bfdb
Original commit hash: 3117f63f706863180436664def18b90d941d699b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 73404385056daf5ebc0c470bd2d9eeb1a0183205 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:53:15 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.7

Hsd-es-id: N/A
Original commit date: Wed Feb 8 07:55:17 2023 -0800
Original commit hash: 1e067c32ce892d4f9d3378c77ab79ddf13f4c3c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2a70498af19dcc2f4cf6072ba4f9c755275b4ccb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:53:10 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Support additional MC IP Versions

[Feature Description]
MRC needs to decode McIPVersion register to differentiate additional
MC IP versions

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22016624590
Original commit date: Fri Feb 3 13:21:29 2023 -0800
Change-Id: I46eacc94e044b0cbb23eea25ecd14051425cf842
Original commit hash: e9399b7c66650ebed7b793e452a75e2954a21fbd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h

================================================================================ 
Commit: 585d8539b1f1bb6f80287ec8731a8983e154f656 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:53:04 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.6

Hsd-es-id: N/A
Original commit date: Tue Feb 7 15:12:47 2023 -0800
Original commit hash: a233bbca2d9ca676c91784ed389af4cc654ed3f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 449e0486af679828b42a35eac3065ca8789c921f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:52:54 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.5

Hsd-es-id: N/A
Original commit date: Tue Feb 7 14:34:30 2023 -0800
Original commit hash: e44a1f0a8b139e5f0ea9ce06f578c3f56d050565

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ed0e21a3f27092a0a6bc43fd13f92237bafede54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:52:48 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5] Fastboot jedec reset multi-cyc doesnt
match dram + MC

[Feature Description]
During DDR5 fast boot test when MRC does the jedec reset on fast boot,
we are restoring POR multi-cyc cmd disabled in MR, but we re-use the
cold boot flow that uses MC in multi-cyc mode due to not having cmd
trainined. However, on fast flow we already have restored working cmd
pi values, therefore on fast boot multi-cyc cmd is not needed.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14018507954
Original commit date: Tue Feb 7 13:55:13 2023 -0700
Change-Id: I51b92b65ebe384631e9fdd03d5674a2ec75f4c8f
Original commit hash: 6428ee6d7c6818c616327368b1f5af0ce3181801

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: d296cf4d129bdac1b260b5ffc3660b482b1ccca9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:52:43 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.4

Hsd-es-id: N/A
Original commit date: Tue Feb 7 12:11:51 2023 -0800
Original commit hash: aceacfda8627e2e69d04c7c84bb6c6d98e2caddc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f64939e3ae9d712f0364847b26f3daddfe59cded 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:52:37 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5] DDR5 MRS FSM MRW Latency Optimizations

[Feature Description]
DDR5 MRS FSM needs to be optimized to improve run time.
DDR5 x8 dram width should not program DFE DQU MRs
All MRW to MRW interactions should be seperated by tMRW
All MRW to non MRW interactions should be seperated by tMRD
The last DFE MRW programmed before any other command needs to
be seperated by tDFE
configuring FSM for SAGV should not enable zqcal

Create a scheduler to control MRW delay interactions

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 14017926080, 14017904149
Original commit date: Thu Nov 3 13:45:16 2022 -0700
Change-Id: I3039bbf98d17ca5be45cbb21fed62a6b17fa67db
Original commit hash: 10c68f93dea82c6015ee7c0010f53468a58dc0b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: a2b9d91ec4186334fcb50f6174f5e0f13c107fc6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:52:31 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.3

Hsd-es-id: N/A
Original commit date: Tue Feb 7 04:57:14 2023 -0800
Original commit hash: fc973a276ac2445eb82a41fb4dd3919ee88e433b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c25a5e7f0a35ce9987f9be58cd84c5a552db16ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:52:26 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5 LP5] Use IBECC Init FSM for ECC data storage initiation

[Feature Description]
Enable the IBECC Init FSM Feature to initialize ECC storage
for MTL-P DDR5, LPDDR5

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 14018346432
Original commit date: Wed Jan 18 10:48:39 2023 -0800
Change-Id: I80a5ae9f34e23c97bcc3de577e3777fc15ee8798
Original commit hash: cd71ad3ad92353fa1ea9caa8e773ecee04a6fe0c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl1Dxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtlDxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl1Dxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtlDxxx.h

================================================================================ 
Commit: d2525d5a003e1d2fba55ec1d3b47c86cb7ec7ced 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:52:20 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.2

Hsd-es-id: N/A
Original commit date: Mon Feb 6 07:18:42 2023 -0800
Original commit hash: ff8b1621d87ff88fca7ee16f1b821a3e7376b705

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c02b39473b498e591db84b36e4f7e64125424265 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:52:14 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.11.1

(cherry picked from commit ba87929c1a96cf4b7bacb7c148d18ec5ec3c7c70)

Fri Feb 3 01:33:10 2023 -0800
Original commit date: Fri Feb 3 01:33:10 2023 -0800
Original commit hash: f1fcd455a5d05c7db95a028f265be6f75ccb4631

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 36dba284f0e78172c4c80987526b0c23182c7e66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:52:08 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] VrefDqCalibrationValue (MR10) to 75% of Vddq for 1R

[Feature Description]
Change initial DQ Vref from 65% to 75% of VDDQ in 1R config
This shows better stability for WrV Centering.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14018559012
Original commit date: Wed Feb 1 23:10:36 2023 +0800
Change-Id: I6f76a38bdda3207f7baae2ff9ebcc9f7f589d93a
Original commit hash: 1b2f3383c02db618f9a09c6b77442e957450bdd6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 0816985954122c4d4290995530d01b4b4e6325ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:52:03 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.11.0

Original commit date: Fri Feb 3 01:29:29 2023 -0800
Change-Id: I03a46f461b02976df6344f9f16e997d009a3aaf0
Original commit hash: 608f43064b3608c5e63e074de5551a711c61c626

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f655ebe7a5dbea7c18bfb9b2da5ff6d3f40a6a00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:51:57 2023 +0530 
-------------------------------------------------------------------------------- 
PMC Code update as per BWG.

[Feature Description]
Bios should not enable Clock wake for eSPI

Package/Module: ClientOneSiliconPkg/Fru/MtlPch

[Impacted Platform]
S

Hsd-es-id: 22016996591
Original commit date: Thu Mar 23 09:55:59 2023 +0530
Change-Id: I87f93c69b0dd664139cc1ff42809b8b8d6a22143
Original commit hash: 0b001066692828141756ded8250a406cf2034b43

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c

================================================================================ 
Commit: 49e0b1105a70e93dfd130f08d3d0121100cb33bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:51:52 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL][PCIe] - MaxPayload Size option in Intel Test Menu doesn't
work and wrong field with 64 Byte

[Issue Description]
MPS programing is not correct

[Resolution]
64B MaxpayLoad is not correct based on PCIe spec. So remove that options
and program MPS bit field based on MaxpayLoad policy value

[Impacted Platform]
Default ALL MTL

Hsd-es-id: 14018811750
Original commit date: Sat Mar 4 01:01:41 2023 +0530
Change-Id: Ia8412a5c423f89c96aedaa8b46608319c190a899
Original commit hash: f17b7e0bcc5c90853bb926f499494f3e95b76708

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: a8458062a922d78eb0f444b3f3b549b7e4a43d53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:51:47 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3131_00

Hsd-es-id: N/A
Original commit date: Mon Mar 27 21:31:29 2023 -0700
Original commit hash: b3279be768527f1c4efec506e734cf75d7161cca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: aba05e7fff0deb606d1da5ce6090ec922dd3062a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:51:42 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S] Add PS_ON Support for CEM Slots in D3Cold.

[Feature Description]
Assert PS_ON# only when all PCIe AIC devices in CEM Slots are in D3cold

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 16015039582, 22012132005
Original commit date: Wed Feb 15 11:47:27 2023 -0800
Change-Id: I86caa43ce71aa925766d907bc84bbff80ef8a0a5
Original commit hash: 57d462871bae14ef964f0ce46c668c931b54a5f9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvp2DPCRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpOcRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpSODIMMRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl

================================================================================ 
Commit: a4c29e61d2766e372c629d9e1357c7a6a75f02af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:51:37 2023 +0530 
-------------------------------------------------------------------------------- 
System not entering to S3/S4/S5 state.

[Issue Description]
Regression: System not entering to S3/S4/S5 state.

[Resolution]
Revert "Missing cmd_ssv flow on MTP-S."
This reverts commit 3e386044fc2661406bb6e44ce6906f99ad679ade.

Package/Module:
OneSiliconPkg/Fru/MtlSoc/SocInit/Smm

[Impacted Platform]
MTL.

Hsd-es-id: 16020138554
Original commit date: Mon Mar 27 12:44:21 2023 +0200
Original commit hash: 2aa25a751402debba1f7d4afe5d9d00e076398bd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchInitSmm.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchInitSmm.inf

================================================================================ 
Commit: 57fc6c71c8a650957bfe479d419323b6f160d83d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:51:32 2023 +0530 
-------------------------------------------------------------------------------- 
[TCSS][MTL] AUX GPIO Setting for MTL-S SODIMM board

[Issue Description]
Missing IOM AUX settings for MTL-SOC-M in GpioIomAuxOriSetting()

[Resolution]
Update GpioIomAuxOriSetting() function with settings
for MTL-SOC-M

Package/Module:
GPIOV2

[Impacted Platform]
MTL-SOC-S, MTL-SOC-M

Hsd-es-id: 15012854644
Original commit date: Thu Feb 23 12:18:05 2023 +0100
Change-Id: I0142fac1378c8a1c6f57109defa3aa8cbbcb7f14
Original commit hash: 54be8c582ccf5ff707ceece8909dc399acd99c36

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c

================================================================================ 
Commit: 87e2e1b77f700e21f35de261e3b884e2dd53666a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:51:27 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.10.12

Hsd-es-id: N/A
Original commit date: Mon Mar 27 02:06:53 2023 -0700
Original commit hash: a7ea64f6d6c98ded43f3af06ec7709fa44185e87

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fa36a542578022ae3bd53f7e4074c81d1c184f6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:51:17 2023 +0530 
-------------------------------------------------------------------------------- 
Incorrect Preset to Coefficient mapping
programming for PCH PCIe root ports.

[Issue Description]
After BWG update, Preset to Coefficient mapping changed

[Resolution]
This change updates Preset to Coefficient programming.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTP-S.

Hsd-es-id: 18028287820
Original commit date: Tue Mar 14 16:54:55 2023 +0100
Change-Id: Ia6074c97581ba3caf226fae45f5af571537a147c
Original commit hash: 7fa57306130d4b4a14f51b9cbd6b95feaa75c24b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c

================================================================================ 
Commit: fa54aa0ebf1633337fb3e3437b90566c386548ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:51:12 2023 +0530 
-------------------------------------------------------------------------------- 
Porting of PSD Specifications version 0.4 from ADL/RPL to MTL BIOS.

[Feature Description]
Enable PSD feature on MTL platform.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 15013082671
Original commit date: Mon Mar 27 09:26:58 2023 +0800
Change-Id: I3fd4d15ec1aa51ea9b39e8ac695bdeab745a846e
Original commit hash: 8682475775da7a6d5523299ff6e0d84aeff40c64

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakePlatSamplePkg/Features/PsdsAcpiDxe/AcpiPsds.c
MeteorLakePlatSamplePkg/Features/PsdsAcpiDxe/AcpiPsds.h
MeteorLakePlatSamplePkg/Features/PsdsAcpiDxe/PsdsAcpiDxe.inf
MeteorLakePlatSamplePkg/Features/PsdsAcpiDxe/PsdsAcpiDxe.uni

================================================================================ 
Commit: 1b703c6b6967ac21e3185f3ce103ae59f0aa87be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:51:07 2023 +0530 
-------------------------------------------------------------------------------- 
Change NVMe Recovery Feature backup condition

[Issue Description]
NVMe backup fail after flashing IFWI

[Resolution]
Add a new variable and change the backup condition

Package/Module: Features/FirmwareGuard/CapsuleFeaturePkg/

[Impacted Platform]
ALL

Hsd-es-id: 15013006345
Original commit date: Tue Mar 14 17:41:33 2023 +0800
Change-Id: I69506641b043486397428b2a9ffa86f77a4bdf5b
Original commit hash: e61cdf411b089f9a88732d57de76d94e4484d98b

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/CapsuleFeaturePkg.dec
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.h
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.inf

================================================================================ 
Commit: 96a51df3bd088a1efd0ad7fb129f80a67a099249 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:51:01 2023 +0530 
-------------------------------------------------------------------------------- 
[MIPI] Camera sensor default setting in BIOS for MTL-M

[Feature Description]
Follow the mipi camera default config for MTL-M.
modify patch table.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL-M

Hsd-es-id: 15012997956
Original commit date: Fri Mar 24 11:28:13 2023 +0800
Change-Id: I84b5281df5d88411e44ee3de5536da26bea6d656
Original commit hash: 84e6c8f1b3f9342631714b4a7a595dd543b052a4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h

================================================================================ 
Commit: b0c6e8ad79f2ae4abaa4e4a6b749792f4f067ac7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:50:56 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3127_00

Hsd-es-id: N/A
Original commit date: Sun Mar 26 21:31:10 2023 -0700
Original commit hash: 9899ac8cfd52df15693e0cd01646fe1a63e7f6ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 4ef59b98dca8ab19297a23858b7f785697fe2bca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:50:51 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3126_00

Hsd-es-id: N/A
Original commit date: Sat Mar 25 21:31:16 2023 -0700
Original commit hash: b4d23c5cb4fa3069e23530f1f91583ef87ef49f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 0cf183578647129ce4ec77976a56a7cd4516983d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:50:46 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3125_00

Hsd-es-id: N/A
Original commit date: Fri Mar 24 21:31:13 2023 -0700
Original commit hash: 217cb9da88f68d5522e21286d417a98bdc2e854b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 30325b5bf352f05107783a56292cd46c634bcdbb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:50:41 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLS][SoC] PCIe Function Disable flow not implemented in BIOS for
SoC PEG controllers with DEVEN=0 (DSKU flow)

[Issue Description]
PCIe Function Disable flow not implemented in BIOS for SoC PEG
controllers with DEVEN=0 (DSKU flow)

[Resolution]
Check DevEn and DevEnLock bit.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTLS

Hsd-es-id: 15012928876
Original commit date: Fri Mar 3 11:24:36 2023 +0530
Change-Id: I236a5192a5ad400c04343a5577a865a087c7d0f1
Original commit hash: 10c4f9a78bda4e087378c8a7402a46e914a3398d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/PeiHostBridgeIpStatusLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiHostBridgeIpStatusLib/PeiHostBridgeIpStatusLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiHostBridgeIpStatusLib/PeiHostBridgeIpStatusLibMtlS.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 7f9ffaa86255f84fe1fb7648021fd4702a9892ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:50:36 2023 +0530 
-------------------------------------------------------------------------------- 
Add GpioOverride check to GpioConfigureIoStandbyState.

[Issue Description]
GpioConfigureIoStandbyState funtion did not check if GpioOverride
is enabled.

[Resolution]
Added GpioOverride check to GpioConfigureIoStandbyState funtion.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 18028542334
Original commit date: Fri Mar 24 04:11:10 2023 -0700
Change-Id: I6951effef1fe8b6bfb3ee3cd88be5a9a69d5e82d
Original commit hash: 6a6172d24f9650a4a73b288a8a5d867fd936ca26

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c

================================================================================ 
Commit: 225393c7821f1ca812e30bac0176acbf6b9108d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:50:31 2023 +0530 
-------------------------------------------------------------------------------- 
[CrashLog] BIOS need to setup both SOC PMC and PCH PMC crashlog

[Feature Description]
Add crashlog collection flow on PCH PMC

Package/Module:
MeteorLakePlatSamplePkg/CrashLog

[Impacted Platform]
S

Hsd-es-id: 14018878998
Original commit date: Wed Mar 22 18:30:42 2023 +0800
Change-Id: I7720b155b648a27baa9bbe810bb935778fd74c3e
Original commit hash: bd79fe24c519da7d9f56d7de362d829d081fbdef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PmcLib.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiDxeSmmPmcLib/PmcLib.c
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLog.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLogUtils.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/PchCrashLogAgent/PchCrashLog.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/PchCrashLogAgent/PchCrashLog.h
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/PchCrashLogAgent/PchCrashLogAgent.inf
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/PchCrashLogAgent/PchCrashLogUtils.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/SocCrashLogAgent/SocCrashLog.c
MeteorLakePlatSamplePkg/Features/CrashLog/CrashLogDxe/CrashLogDxe.c
MeteorLakePlatSamplePkg/Features/CrashLog/CrashLogPei/CrashLogPei.c
MeteorLakePlatSamplePkg/Features/CrashLog/Include/CrashLog.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/CrashLogSetup.hfr
MeteorLakePlatSamplePkg/Setup/CrashLogSetup.uni

================================================================================ 
Commit: 6e37bf56e2f9b10f6716eddb0a37590d885c6faa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:50:25 2023 +0530 
-------------------------------------------------------------------------------- 
THC driver doesn't work in OS despite THC enabled

[Issue Description]
There's a problem with THC enabling on MTP-S. No traffic is seen on THC
IO pins even despite enabling THC in Setup and setting the mode to
QuickSPI mode.

[Resolution]
During debug numerous issues were fixed:
* Reset PIN for THC controller is now properly updated in ASL
* Fixed GPIO controller access for manipulation of GPIO pins by driver
* PCI config space address calculation didn't consider THC can be on a
different bus and segment than 0
* Added MTP-S THC Device IDs to QuickSPI driver to
QuickSpiDriverBindingSupported function
* Remove D_23 from GPIO table since default is Native 2.

Package/Module:
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchThcLib
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchAcpi.c
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt
ClientOneSiliconPkg/IpBlock/Thc/AcpiTables
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver

[Impacted Platform]
MTL PCH

Hsd-es-id: 18028514594
Original commit date: Fri Feb 24 16:59:54 2023 +0100
Change-Id: I3dc57acf0f9930655961068a2470990dd3f126e2
Original commit hash: e2c6b3afbd4916493329dc9c9c8212c7408e3ac5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchAcpi.c
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchThc.asl
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchThcLib/MtlPchThcLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/ThcMtl.asl
ClientOneSiliconPkg/IpBlock/Thc/AcpiTables/ThcController.asl
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpi.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiPrivate.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc

================================================================================ 
Commit: dece44df73b3484f7f5f5bfd804b876ce062b6f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:50:20 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL][OC] Add VCC1P8_QUIET voltage rail support on OC RVP

[Feature Description]
Add VCC1P8_QUIET voltage rail control via SMBUS

Package/Module:
MeteorLakeBoardPkg/PlatformVoltageControlLib
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
S

Hsd-es-id: 22017001459
Original commit date: Thu Mar 23 19:44:20 2023 -0700
Change-Id: Id567fc2f8f0823e1cab743864f3d6f4c237348b5
Original commit hash: ebb6304c87c7ddb6cfb73c6bf51c8df13d984db8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/PlatformVoltageControlLib/PlatformVoltageControlLib.c
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 6b5d8134c5759174bd00b81b577642367a465a35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:50:14 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3124_01

Hsd-es-id: N/A
Original commit date: Thu Mar 23 21:31:26 2023 -0700
Original commit hash: 689d27d31d72b6284b8399d92c058a16686cdb80

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d8cc05448bfe2f0db80bcac9cd915c66cfeec949 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:50:09 2023 +0530 
-------------------------------------------------------------------------------- 
Enable MTLS RPMC Build

[Feature Description]
Enable MTLS RPMC Build
Update RPMC Flash Map

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 14018978330
Original commit date: Wed Mar 22 11:14:49 2023 -0700
Change-Id: Ie132cd7742fc3bdb724fa2e5b5c2ae7f3206fdb7
Original commit hash: 812d40ae2cbf4a24583bf71e878f8a6b20c151d3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeRpmc.fdf
MeteorLakeBoardPkg/bld.bat
MeteorLakeBoardPkg/postbuild.bat

================================================================================ 
Commit: 4d845060ab7a896e7e256bc180e65866548a23d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:50:04 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.10.11

Hsd-es-id: N/A
Original commit date: Thu Mar 23 08:56:42 2023 -0700
Original commit hash: 34ed06845b704541b75973bbf60b0b12f5bd66c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fcb01b5c4a4f70fb1df13e2e37f07ab48813f3f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:49:59 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLPS] Add MTL-PS Ids and update Board dsc files

[Feature Description]
Keep family/meteorlake up to date with MTLPS changes

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 15013067125
Original commit date: Thu Mar 23 09:09:58 2023 +0800
Change-Id: Icb43fb20017862ecdf268c4868580c6eba7d6671
Original commit hash: 5806baa959174d1e0ba5ae3c340c9977d337fbb0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Include/Defines/HostBridgeDefines.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocInfoLib/MtlSocInfoLibCommon.c
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Erb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5OnlyDpRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Sbc.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5TcpRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPSDdr5Ppv.dsc

================================================================================ 
Commit: 67fd7fef2ea5820ad4bb8d95384053f47b791c08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:49:54 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S][GC][TCSS] Display behind Type-C dock not
enumerating on TCP1 in flipped orientation in S0.

[Issue Description]
MTL-S uses the wrong Aux override table , cause AuxOriOverride
be enabled.

[Resolution]
Create MTL-S own Aux override table with correct values.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 16019968708
Original commit date: Thu Mar 9 16:57:16 2023 -0800
Change-Id: Ib1748fc560a801377e04465eefcf4dc9cd101dc7
Original commit hash: 09ef18e4a55b63f5a34042630b61b0e2bfe76803

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 0e5855b452c1234e62221848083df6fef88be5e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:49:49 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3124_00

Hsd-es-id: N/A
Original commit date: Thu Mar 23 04:43:16 2023 -0700
Original commit hash: 5effc469446d7d1393a6c5a4dcbec356de4738c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5deaadc90363988e194f3af0b7e809ff19442411 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:49:43 2023 +0530 
-------------------------------------------------------------------------------- 
Missing cmd_ssv flow on MTP-S.

[Issue Description]
XHCI USB2 debug mode back to back WR support is required
for PCH products.
Currently it is just done in SoC projects and skipped in PCH.
P2SB access is also not implemented for PCH.

[Resolution]
Added a check to detect if it is MTL PCH.
If PCH the segment and bus numbers are taken from MtlPchConfig.
P2SB access build correctly for PCH.

Package/Module:
OneSiliconPkg/Fru/MtlSoc/SocInit/Smm

[Impacted Platform]
MTL.

Hsd-es-id: 18028410271
Original commit date: Mon Mar 20 13:39:30 2023 +0100
Original commit hash: be838a43b2fc52ea109abec6f2101f0ff8fc8a4e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchInitSmm.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchInitSmm.inf

================================================================================ 
Commit: c926d7b30e9020115a627b967cb8a051e5dd26b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:49:38 2023 +0530 
-------------------------------------------------------------------------------- 
OneSiliconPkg/Pcie: Remove deferred rp disable

[Feature Description]
Remove deferred root port disabling during function remapping.
This is not needed after the change to set byte enables correctly
in P2SB access lib.

Package/Module:
OneSiliconPkg/Pcie

[Impacted Platform]
ALL

Hsd-es-id: 18026921952
Original commit date: Thu Mar 16 13:35:11 2023 +0100
Original commit hash: 8676f71815241c557375c6b3b195ab534204cce2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 9b107fcb6f977369727fede9d48e627e661cdcbe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:49:33 2023 +0530 
-------------------------------------------------------------------------------- 
OneSiliconPkg/P2Sb: Set byte enables

[Issue Description]
BIOS is not setting byte enable field correctly for byte and word
access. This can caouse R/WO fields to be set by accident when WO
fields are next to the word/byte fields that user wants to access.

[Resolution]
Set byte enable field to mask bytes we don't want to access.

Package/Module:
OneSiliconPkg/P2Sb

[Impacted Platform]
ALL

Hsd-es-id: 18026921952
Original commit date: Tue Feb 28 16:06:01 2023 +0100
Original commit hash: 7a047285e2a467ba9330bd623b7ecad3bb2087f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiDxeSmmP2SbSidebandAccessLib/PeiDxeSmmP2SbSidebandAccessLib.c

================================================================================ 
Commit: d95ce6202e9403af998d7fec3d96ec191ef51eff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:49:28 2023 +0530 
-------------------------------------------------------------------------------- 
InstallMbpHob() is taking 10-60ms of boot time
although coreboot sets UPD SkipMbpHob

[Feature Description]
CSE will return MKHI_STATUS_NOT_SUPPORTED after CoreBiosDone message.
BIOS could skip sending Get MBP message to save more time
if SkipMbpHob = 1.

Package/Module:
ClientOneSiliconPkg/IpBlock/Me
MeteorLakeFspPkg/Upd
MeteorLakePlatSamplePkg

[Impacted Platform]
Default MTL

Hsd-es-id: 15012997655
Original commit date: Wed Mar 15 14:42:09 2023 +0800
Change-Id: I4355a412d784d5e1572837ed33831cb63d7ff1b5
Original commit hash: 74f1305c8cac1312cef3fee9f5d8c313a0faec94

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Me/MeDxeConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpData.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/LibraryPrivate/PeiSiFviInitLib/PeiSiFvi.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Setup/MeSetup.uni

================================================================================ 
Commit: a7a327463dcbe11b0e27e4b4cb5a013bef27ef9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:49:23 2023 +0530 
-------------------------------------------------------------------------------- 
Remove setup knobs to expose Turbo Boost Max Technology 3.0
and each core highest performance

[Feature Description]
FCT/ITBM3.0 is natively support, no need BIOS to initialize and enable

Package/Module:
ClientOneSiliconPkg/CpuPowerManagement
MeteorLakeBoardPkg
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
ALL

Hsd-es-id: 16020047479
Original commit date: Tue Mar 21 21:03:22 2023 -0700
Change-Id: Idddc1dfd2837960adbbd5de1dbdce59960797af8
Original commit hash: 5f2bfe8a55588d4529d4d8af26ac28e614c7c430

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerMgmtBasicConfig.h
ClientOneSiliconPkg/Include/CpuPowerManagementDataHob.h
ClientOneSiliconPkg/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/IncludePrivate/CpuNvsAreaDef.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/Cpu0Hwp.asl
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/CpuNvs.asl
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/CpuNvsAreaInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/MiscFunctions.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/PowerManagementInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/PowerMgmtInit.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/IncludePrivate/CpuPowerManagementPrivateDataHob.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PerformanceStates.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtCommon.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementPolicyLib/CpuPowerManagementPolicyLib.c
ClientOneSiliconPkg/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Include/OemSetup.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
MeteorLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni
MeteorLakePlatSamplePkg/Setup/Setup.inf
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: ae5d18fc5c9f1d983ba4230d484703e38aafdc27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:49:16 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Adjust CNVi and CNVd BT offload setup option

[Feature Description]
Adjust CNVi and CNVd BT offload setup option to
"general Connectivity configuration" setup
and remove dependency of CNVI CRF presence of BT offload setup option

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
All

Hsd-es-id: 16019850365
Original commit date: Wed Mar 22 13:55:41 2023 +0800
Change-Id: I7077f00070d0e76960c3129d0d1b7b6dc3e998e2
Original commit hash: 499e25846c623a2f20342faa32ffc5b26ddbac8f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/BtAudioOffload.asl
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: f56dda8df23ab454747b358bd04a7a0c5f796d9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:49:11 2023 +0530 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg/Thermal] Update Thermal Throttle levels register
Add PCH Hot Enable Gpio Configuration for MTP-S

[Issue Description] or [Feature Description]
TT State 13 is not enabled as per BWG

[Resolution]
Enable BIT30 of Thermal Throttle register (0x1520) to
enable TT state 13.
Add PCH Hot Enable Gpio Configuration for MTP-S

Package/Module:
ClientOneSiliconPkg/Thermal

[Impacted Platform]
ALL

Hsd-es-id: 16019764182
Original commit date: Thu Mar 23 06:04:52 2023 +0530
Change-Id: Iee64f40365370c8e4271c98938e0d06dcaa49b60
Original commit hash: 2207e0ea18f08584ff022f57ed5f50154daa5068

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchThermal.c
ClientOneSiliconPkg/IpBlock/Thermal/IncludePrivate/Register/ThermalRegs.h
ClientOneSiliconPkg/IpBlock/Thermal/LibraryPrivate/PeiThermalLib/PeiThermalLib.c

================================================================================ 
Commit: dc9bff533a741f62a7030e4b32307316e9e0e2aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:49:06 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3123_00

Hsd-es-id: N/A
Original commit date: Wed Mar 22 21:31:40 2023 -0700
Original commit hash: 8105996d1e7c6c795967c6c2f2aa7f3953a45089

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 489b06a5036d23ccf8253543bb603775043dc49a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:49:01 2023 +0530 
-------------------------------------------------------------------------------- 
MeteorLakeFspPkg/Upd: Update Partial Header list CnviWifiCore

Add CnviWifiCore in Partial header FSP-S UPD list.

Hsd-es-id: 22015439406, ISE-16019906345
Original commit date: Thu Mar 2 14:20:56 2023 +0530
Original commit hash: 4871ea63e583a7ca9931a3cda9a3b0fa0ab325c8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/UpdList/FSPS.txt

================================================================================ 
Commit: f98df855b0f1ffe910a39e267fe804c8599f950e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:48:56 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] SGOM default value not correct

[Issue Description]
SGOM default value not correct

[Resolution]
Correct SGOM default value from UEFI variable.

Package/Module:
Features/Connectivity/CnvFeaturePkg

[Impacted Platform]
all

Hsd-es-id: 15012992953
Original commit date: Mon Mar 20 11:36:38 2023 +0800
Change-Id: I8845ea418a27dfe5fb77897d76fe894ea1340811
Original commit hash: 2063a90a79bfafeb86ddf57184c089efbc5c7133

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/CnvUefiConfigVariablesVer1.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/CnvUefiConfigVariablesVer2.c

================================================================================ 
Commit: 3dd23f4156e0ec2a6fc5648a6e4c00d1d29dd7ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:48:51 2023 +0530 
-------------------------------------------------------------------------------- 
SMBIOS 131 Values are not reflecting in EFI shell for Network Device

[Issue Description]
PCI read class code returns error due to invalid size.

[Resolution]
Update the read size for BaseCode and Device ID.

Package/Module:
MeteorLakePlatSamplePkg/Features/Me

[Impacted Platform]
MTL

Hsd-es-id: 16019956431
Original commit date: Tue Mar 21 15:28:11 2023 +0800
Change-Id: I2c33774ab7cb597d5ca56b3ac02778ec64ad10da
Original commit hash: 77faf7509e6a6ec66dd4e5e3981f772a70dafaf8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c

================================================================================ 
Commit: 77bf1c0c3a3ba3ee5c1a9570e8ce7928415eaaf6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:48:46 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S][OC] Fail to Disable SSC in BIOS

[Issue Description]
Fail to disable CPU and SOC SSC in BIOS

[Resolution]
Resolved incorrect logic check for SCC only to handle enable SSC
but lost disable SSC case.

Package/Module:
ClientOneSiliconPkg/Overclocking

[Impacted Platform]
S

Hsd-es-id: 15013056046
Original commit date: Wed Mar 22 00:20:43 2023 -0700
Change-Id: I46063ce1419d1b9feeb8c7d0c441da578cc08729
Original commit hash: 20064a232b10e9f5e10b125e3a2db8e2db423b90

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: 4c1cfa4ae1f12e3d08bc6665fd9e6db255242eb7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:48:41 2023 +0530 
-------------------------------------------------------------------------------- 
Move DprInfoHob out of PeiTxtLib

[Issue Description]
Currently DprInfoHob installation is part of PeiTxtLib. If PcdTxtEnable
is disabled then DprInfoHob is not installed. BiosGuard module uses
DprInfoHob for its functionality. As DprInfoHob is not installed,
BiosGuard module does not work correctly and generates assert.

[Resolution]
DprInfoHob installation is moved from PeiTxtLib to its own independent
library.

Package/Module: PeiDprInfoLib

[Impacted Platform]
ALL

Hsd-es-id: 15012812193
Original commit date: Fri Mar 10 09:23:24 2023 -0800
Change-Id: Ia44b62d5066e69e3c043eca0bded4c01ee72980c
Original commit hash: fecf2a2d06799446d3ab8c7054f18be60e2a50b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/DprInfoHob.h
ClientOneSiliconPkg/IpBlock/Dpr/Library/PeiDprInfoLib/PeiDprInfo.c
ClientOneSiliconPkg/IpBlock/Dpr/Library/PeiDprInfoLib/PeiDprInfoLib.inf
ClientOneSiliconPkg/IpBlock/Dpr/Library/PeiDprInfoLibNull/PeiDprInfoLibNull.inf
ClientOneSiliconPkg/IpBlock/Dpr/Library/PeiDprInfoLibNull/PeiDprInfoNull.c
ClientOneSiliconPkg/IpBlock/Txt/IncludePrivate/Library/TxtPeiLib.h
ClientOneSiliconPkg/IpBlock/Txt/LibraryPrivate/PeiTxtLib/TxtPeiLib.c
ClientOneSiliconPkg/IpBlock/Txt/LibraryPrivate/PeiTxtLibNull/PeiTxtLibNull.inf
ClientOneSiliconPkg/IpBlock/Txt/LibraryPrivate/PeiTxtLibNull/TxtPeiNull.c
ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMemFsp.inf
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPeiLib.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc

================================================================================ 
Commit: 722b1b70d452419dafc8751725ae1803f2cf3e88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:48:35 2023 +0530 
-------------------------------------------------------------------------------- 
USB programming update

[Feature Description]
This changes SSCTGE for v19.1 projects value from 0xF to 0xE.

Package/Module:
ClientOneSiliconPkg/IpBlock/Usb/.../PeiUsbHostControllerInitLib

[Impacted Platform]
MTL

Hsd-es-id: 18028282677
Original commit date: Tue Mar 14 10:47:18 2023 +0100
Original commit hash: 24764ac54d01451265ca95443f5b46e423f455b2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: abd9b1ea46a526b0ed2a9c59d9496b62b8520521 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:48:30 2023 +0530 
-------------------------------------------------------------------------------- 
Expanding LPC GMR size to 1MB

[Feature Description]
For MTL-S LGMR range size is 1MB and eSPI will decode 1MB accesses.
This change updates that size and moves the reserved range for LGMR to
1MB aligned address.

Package/Module:
ClientOneSiliconPkg/Fru/MtlSoc/Include/PchReservedResources
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmPchCycleDecodingLib

[Impacted Platform]
MTL

Hsd-es-id: 14018941541
Original commit date: Thu Mar 16 09:57:43 2023 +0100
Original commit hash: cc6272cd9d27250c71a3c5e7a63947049fe145da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchEspi.c
ClientOneSiliconPkg/Fru/MtlSoc/Include/PchReservedResources.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmPchCycleDecodingLib/PchCycleDecodingLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMemoryMapPrintLib/PeiMemoryMapPrintLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEspi.c

================================================================================ 
Commit: b7278c85f0325976efe06e212efcb960659ba8e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:48:25 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3122_01

Hsd-es-id: N/A
Original commit date: Tue Mar 21 21:31:25 2023 -0700
Original commit hash: 30787e92982fac1b6edf990b3fc3a627a6f248f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 9cb93716845c1f1b9b002bfba98d6c5ba6074694 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:48:20 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLP] [GCS] Update ISH related configuration for GCS platform

[Feature Description]
Advanced > PCH-IO Configuration > ISH Configuration > I2C0 = Enabled
Advanced > PCH-IO Configuration > ISH Configuration > I3C0 = Disabled
Advanced > PCH-IO Configuration > ISH Configuration > GP_9 = Enabled

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTLP GCS

Hsd-es-id: 15013029724
Original commit date: Fri Mar 17 17:54:46 2023 +0800
Change-Id: If43959cc302b6db6820579349acd4aeb8f513721
Original commit hash: 232a91b74f518f66c43a97915226791ef01c5c2a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: f0ba859ffed8b014cfeec067be03b402f91c7f4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:48:15 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3122_00

Hsd-es-id: N/A
Original commit date: Tue Mar 21 17:43:20 2023 -0700
Original commit hash: 9b8cf1eaf1e96018a5286a16e9d6c97afea07f6c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e5d433f99940820968dff612acf89578b17b6cff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:48:09 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S][SODIMM 1 DPC][S04][PM] System is auto waking from PSON

[Issue Description]
System is auto-waking from CS/PSON

[Resolution]
ZPODD PCH Tier-1 GPE sets PCH bit 21 and SOC PME status in MTL-S.
So, ZPODD interrupt handler is moved inside the PME wake event handler.

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 14018822492
Original commit date: Tue Mar 21 13:41:02 2023 -0700
Change-Id: Ie8964cce7a3b8e28eb839e532cf54367a4b3b615
Original commit hash: 2efbfe20b50ba34d11d400f1ae5b4d9b31dbfd25

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpSODIMMRtd3.asl
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm2DEvcrb.dsc
MeteorLakeFspBinPkg/Include/FspProducerDataHeader.h

================================================================================ 
Commit: d813e6cc8030eceff334a22a03691b09072ffec9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:48:04 2023 +0530 
-------------------------------------------------------------------------------- 
Initialize properly in all LPSS Slice disable case

[Issue Description]
System unable to boot after enabling all LPSS slices with release
image. ALL LPSS controller handle including UART Controller handle
initialization is skipped since all LPSS slices are disabled.
Further during Function 0 disable case not able to access certain
handle specific control registers causes hang.

[Resolution]
In case of all LPSS slice disable, include a check for
Function 0 disable also.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 16020036385
Original commit date: Tue Mar 21 10:45:37 2023 +0530
Change-Id: Ib8e1c60776284b6e91395d35ba406f8e4ae80f21
Original commit hash: c998d7c6aecc7fd02b9417317a86758dfe64d363

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchSerialIoInit.c

================================================================================ 
Commit: 917eeb67018200ad4cb12fc0b4f8d7f2d6672bfa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:47:58 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLS][S04]Update GPIO cfg for PEG_SLOT2_WAKE_N
(GPP_B20) and PEG_SLOT_2_PWREN (GPP_F_4) for S04/S09 board

[Feature Description]
Updated GPIO configuration as per GPIO mapping document.

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 14018880146
Original commit date: Mon Mar 20 17:18:39 2023 -0700
Change-Id: I05e5ca431db6a8fcedf59664eb8fde16fbde08b0
Original commit hash: c9a9a4cc2143f2ec557053910a4c1c6106ee2e03

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpSODIMMRtd3.asl
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm2DEvcrb.dsc

================================================================================ 
Commit: 861bc76863199c53638df33190362e32102e95e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:47:53 2023 +0530 
-------------------------------------------------------------------------------- 
PCH xHCI LTR parameters update

[Feature Description]
To achieve better power efficiency and deeper Cstates tuning was
performed and new LTR parameters were calculated for PCH
xHCI.
This change implements those parameters.

Package/Module:
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib

[Impacted Platform]
MTL PCH

Hsd-es-id: 15012888317
Original commit date: Fri Feb 24 13:16:22 2023 +0100
Original commit hash: 05cb168fb07de73274efaa3465cb3355075e70e7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchUsb.c

================================================================================ 
Commit: 88369ffce67995192ff0b25c8ba62dadd5f9507a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:47:47 2023 +0530 
-------------------------------------------------------------------------------- 
PCIE PTM Pipe Stage Delay programming.

[Issue Description]
PCIE PTM Pipe Stage Delay not matching PCIe BWG.

[Resolution]
- Updated PCIE PTM Pipe Stage Delay table for SipPhyVersion SE32.

Package/Module:
OneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 18028312140
Original commit date: Wed Mar 15 16:41:31 2023 +0100
Original commit hash: 4806e9a90d0a6184e2561e20f75b49b407586ec2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c

================================================================================ 
Commit: 8e42844cf6c903d93a3203524afcf5c9a31928b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:47:41 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] SmbiosTableType17Strings.SerialNumber is always 0

[Issue Description]
SmbiosTableType17Strings.SerialNumber is 0 and always assigned with
PcdGetPtr (PcdSmbios17SerialNumber). It is not getting updated in
SmbiosType17 from SPD data.

[Resolution]
The SerialNumber is assigned with PcdSmbios17SerialNumber before
assigning Data from SPD.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16020064790
Original commit date: Mon Mar 20 16:42:39 2023 +0530
Change-Id: I96b292024852a29c343028b35f8ffb24bb6d440d
Original commit hash: b2023c2d25864015c09a68a18e4a16520fc8dd2c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosType17.c

================================================================================ 
Commit: 0728c8dfb48702e6bd684c53c9da4043671e28c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:47:35 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P BEP] I2C Touchscreen support

[Feature Description]
Enabled Touch in MTL P BEP

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
MTLP

Hsd-es-id: 16020048949
Original commit date: Thu Mar 16 14:20:36 2023 +0530
Change-Id: Ifb000b8230a86621ba8d464735859a6623b2f5cb
Original commit hash: 024acea68ee7e449a94a1a7edfbc1f2d5b869510

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlP/SkuIdMtlPLp5xBep.dsc

================================================================================ 
Commit: 593267e94a633b2c2d1f7ab138e1e58990fbf77d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:47:29 2023 +0530 
-------------------------------------------------------------------------------- 
PlatformErase: fix popup message incorrect.

[Issue Description]
During Local Erase and Remote Erase,
SATA drive cannot unlock while input master password

[Resolution]
It should input user password,
but the popup message prompt user to input master password.
Modify the popup message, change the master to user

Package/Module: MeteorLakePlatSamplePkg/PlatformErase

[Impacted Platform]
MTL

Hsd-es-id: 16019927786
Original commit date: Thu Mar 9 09:03:57 2023 +0800
Change-Id: I45a47eae0deea076d8805f9a1e87d0eb17ee8908
Original commit hash: f6969a36d8bf5c6e7cd350bd3dd60e45e2a8f880

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/PlatformErase/Library/SataHelperLib/SataHelperLib.c

================================================================================ 
Commit: 3790e29b5f5ca1095dc2485335106c1df7c72c28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:47:24 2023 +0530 
-------------------------------------------------------------------------------- 
Klog failures observed AE_NOT_FOUND error

[Issue Description]
Klog failures: ACPI BIOS Error (bug): Could not resolve symbol
[\_SB.PC02.RP08.PXSX.WIST], AE_NOT_FOUND

[Resolution]
Set WIST under PC02 for MTL-S

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: 16020023271
Original commit date: Tue Mar 21 00:17:25 2023 +0800
Change-Id: Ia2aba8d1594ca011d4ec159337cc06627baf5189
Original commit hash: a24689893aff65ed5628039569974e01a4278117

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Connectivity.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/IntelWifiFeatureDsm.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PchRpPxsxWrapper.asl

================================================================================ 
Commit: abe5a47c693a0b4b4a5bab622c75c26484d2ad3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:47:19 2023 +0530 
-------------------------------------------------------------------------------- 
MeteorLakeFspPkg/Upd: Remove RDODTT UPD from Partial Header list.

Remove deprecated gPlatformFspPkgTokenSpaceGuid.RDODTT FSPM UPD from
partial header list.

Hsd-es-id: 16019930638
Original commit date: Tue Mar 7 12:57:09 2023 +0530
Change-Id: I996b76134ceb2008b70294df359edb76686010cf
Original commit hash: 070ac69a9186786c1599987d73a4d46e6bf59abd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: 240525c0e61a151ef470e89a434d43fc45e5c154 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:47:15 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3121_00

Hsd-es-id: N/A
Original commit date: Mon Mar 20 21:31:10 2023 -0700
Original commit hash: 8de05a1704ea92259d488a3553621979909014fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5c3b6067ef6c72e00f70f125b837c2e32a6e9481 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:47:10 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLP] [GCS] Integrate the GDDV BIOS data vault into the GCS platform

[Feature Description]
Integrate the GDDV BIOS data vault into the GCS platform

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTLP GCS

Hsd-es-id: 15013029628
Original commit date: Fri Mar 17 18:03:57 2023 +0800
Change-Id: I67024d66d2a25248db61c3efb30839c74d87c1dc
Original commit hash: 1c05f51d2117f350ffb13d4e3ff4d3d8310c53e3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Dptf/AcpiTables/BiosDataVaultGcs.asl
MeteorLakePlatSamplePkg/Features/PlatformData/Acpi/PlatformData.asl

================================================================================ 
Commit: b2f37453a75e9d26cc4864862fbfdeff5d8be134 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:47:04 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Show ICC Limit info of Fast Vmode in BIOS setup

[Feature Description]
Show ICC Limit info of Fast Vmode in BIOS setup

Package/Module:
ClientOneSiliconPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 22016780505
Original commit date: Tue Mar 14 14:45:00 2023 +0800
Change-Id: I471d3b921368e568145cd3126950cedfce52bbf6
Original commit hash: 54329b385c95ab049df72110e431efc40fffa3d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni
MeteorLakePlatSamplePkg/Setup/VoltageRegulatorSetup.hfr

================================================================================ 
Commit: e7d076c628e4bd97b2c4b4909147284aa9fc4956 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:46:59 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL]Firmware Image Download command should conform to FWUG

[Issue Description]
The values specified in the NUMD field or the OFST field in
the Firmware Image Download command should conform to FWUG

[Resolution]
Change the offset to 4K * FWUG.

Package/Module:Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery

[Impacted Platform]
ALL

Hsd-es-id: 15012993447
Original commit date: Mon Mar 13 15:27:25 2023 +0800
Change-Id: Idd5ab266e96b8a996785d0c9099d3caba56b2b53
Original commit hash: 1725cdc1b02f23bd9c4e1e3574ba941d4c3f134a

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeDevice.c
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeDevice.h
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c

================================================================================ 
Commit: 6fbf777c481c026b2bcd03e9182bc8d26200ff89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:46:54 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Typo issue in _SB.PC00.LPCB.H_EC.DPTF.B1RC ASL
implementation

[Issue Description]
There is a typo in TPwrParticipant.asl due to which the ADBG
debug message "B1RC not available" is not printed even if B1RC
method is not available.

[Resolution]
Corrected the logic to print "B1RC not available" when B1RC
method is not available.

Package/Module: DptfFeaturePkg

[Impacted Platform]
MTL

Hsd-es-id: 16020041434
Original commit date: Mon Mar 20 14:10:10 2023 +0530
Change-Id: I933c7f5b6ba09bade5982a26a3f367866bc9e80a
Original commit hash: f14aeb651449398e7542848382e54b6aad5d7467

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Thermal/DptfFeaturePkg/AcpiTables/TPwrParticipant.asl

================================================================================ 
Commit: 65d4e5c8bb238e9b8141a915c7bdc0711db363df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:46:49 2023 +0530 
-------------------------------------------------------------------------------- 
Static Code Analyzer errors

[Issue Description]
Fixed the potential errors reported by static code
analysis tool

[Resolution]
1.Remove unused status.
2.Handle unchecked return Status.
3.Remove never reached code lines.
4.Add missed break statement in switch case.
5.Explicit typecast for size mismatched variables.

Package/Module: MTL

[Impacted Platform]
MTL

Hsd-es-id: 16018012204
Original commit date: Thu Mar 16 11:39:55 2023 +0530
Change-Id: I6d784d2be2106fdf797ae54bd24f5c524f374aa6
Original commit hash: e488872a4f2fb283898dac8d9bc22f8b081f27c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
Features/Audio/NhltFeaturePkg/NhltInstallTable/NhltInstallTable.c
MeteorLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c

================================================================================ 
Commit: 2dddd6771abc80186ec239b0e4dcf2e4f446ec63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:46:44 2023 +0530 
-------------------------------------------------------------------------------- 
Not to limit PKGC state limit to C2 when IOM FW loaded successfully

[Issue Description]
In the current implementation,
BIOS limits the PKG state to C2 when IOM FW was successfully loaded.

[Resolution]
BIOS need to limit C2 when IOM FW load fail,
but didn't need limit C2 in the next boot/S3/S4/S5 cycle

Package/Module:
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
ALL

Hsd-es-id: 15012611985
Original commit date: Tue Mar 14 15:41:19 2023 +0800
Change-Id: I9a3a9af7a43884a597ba9077fc90abceb4780eb7
Original commit hash: 62aafef2448613c80bffb0e622eec6876ab36837

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/CpuSetup.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: a3c6460ebe83e36ec7c1835820bd3b3820f0aa65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:46:38 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3117_00

Hsd-es-id: N/A
Original commit date: Sun Mar 19 21:31:09 2023 -0700
Original commit hash: 8fa98eb3711047f91bf264b702795597a3f4c89e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d3342fd05ffcdf840e912656a4b1447e0d959c60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:46:34 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3116_00

Hsd-es-id: N/A
Original commit date: Sat Mar 18 21:31:07 2023 -0700
Original commit hash: 7f6858c85b7f3509503eb4939cd3340674a74724

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b5c790be31a06f1e14adca2651418f3040e952e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:46:29 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3115_00

Hsd-es-id: N/A
Original commit date: Fri Mar 17 21:31:08 2023 -0700
Original commit hash: 1ebc564a94d9d68d4b268edcf8552db2349c87b6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 8cc4fc0774ae6141b583f77c6c857b20f0c2c12d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:46:24 2023 +0530 
-------------------------------------------------------------------------------- 
Unable to detect codec when SDI1 is selected in the BIOS for HDA

[Issue Description]
During playback, no sound can be heard from the SDI1 from the
external add-in-card. Only playback from on-board SDI0
can be heard. BIOS settings have been set to enable
SDI0 and SDI1. SDI1 header from the Add-in-card is
also placed correctly.

[Resolution]
Move GPIO programming before un-reset HDA.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 15012906737
Original commit date: Thu Mar 16 09:58:23 2023 +0100
Change-Id: Ie39ca521243574ac878d04b0898a718dcfaf2aa0
Original commit hash: c8b6bac91968bd9d14f72a5e0d79c806b1f5bb01

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c

================================================================================ 
Commit: 453922b7aef2e1ac52441e99596344be9531557f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:46:18 2023 +0530 
-------------------------------------------------------------------------------- 
System fails to boot to OS while programming Core/Ring Max OC Ratio

[Issue Description]
system boot failed casued by WDT expired in reclaiming

[Resolution]
1. Resolve WDT Disable knob in Overclocking menu malfunctional issue
2. Extend Watchdog Timer reload value from 8s to 16s to avoid
system timeout reset while variable reclaiming in release mode
3. Move out locate WDT PPI outside from OC VF domain check loop

Package/Module:
ClientOneSiliconPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
MTLS

Hsd-es-id: 16019916275
Original commit date: Wed Mar 15 17:37:18 2023 +0800
Change-Id: I8f325a668523888f3f73569d77937a29031e6141
Original commit hash: 22f2586a670c3e29369d96129ca63b1f00775e70

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Wdt/LibraryPrivate/PeiWdtLib/PeiWdtLib.c
MeteorLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: bcbd60718e8bdfa2a47ae07ac72152c995062eda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:46:11 2023 +0530 
-------------------------------------------------------------------------------- 
Bwg Rev2.14 changes for MTL

[Feature Description]
Bwg Rev2.14 Changes PCIe for MTL

Package/Module:
PCIe

[Impacted Platform]
MTL

Hsd-es-id: 16019754062
Original commit date: Tue Feb 28 20:56:55 2023 +0530
Change-Id: Ib20c649580e91c88fbb36d4cf1aa2fa988582a63
Original commit hash: 8d9cb7badd858fbc844c2fbe52d0040ad82b415f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MtlSocPolicyLib/PeiMtlSocPolicyLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakeFspPkg/Upd/UpdList/FSPS.txt
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr

================================================================================ 
Commit: f3758b5bcfac43466013a62866544ea5fc2e7237 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:46:04 2023 +0530 
-------------------------------------------------------------------------------- 
Stop watchdog timer when user attempts to PXE boot

[Issue Description]
BIOS doesn't stop watchdog timer when user attempts to PXE boot

[Resolution]
Register an event for stopping watchdog timer when user attempts to
PXE boot

Package/Module:AlderLakePlatSamplePkg/Features/Amt

[Impacted Platform]
ALL.

Hsd-es-id: 15013018177
Original commit date: Thu Mar 16 15:46:29 2023 +0800
Change-Id: Id1d5005f4fcf46d2fd34e0d511c05dea2f4dcaed
Original commit hash: b7bf03e9943aa420ec8317017526ff84056fb536

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/AmtSupport.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf

================================================================================ 
Commit: 7aa8938bfcd475ad78335f7649a9213b86e8e3f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:45:58 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3114_01

Hsd-es-id: N/A
Original commit date: Thu Mar 16 21:31:29 2023 -0700
Original commit hash: 9fbe3614e8a85b2a1d86419a6eb6766eba4c0ed7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 377e219e4c9c4f133cbb99d259f3daeeb5291d79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:45:53 2023 +0530 
-------------------------------------------------------------------------------- 
Migrate CpuUnitTest.dec to SiPkg.dec.template

[Issue Description]
Migrate CpuUnitTest.dec to SiPkg.dec.template

[Resolution]
Migrate CpuUnitTest.dec to SiPkg.dec.template

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
Default ALL

Hsd-es-id: 15013020591
Original commit date: Thu Mar 16 17:31:35 2023 +0800
Change-Id: I64ab8edd246856f04aa4d0030ad0e5c684d69778
Original commit hash: ff3a37f13d05c961aac3ecd4cb20cdb2a89205db

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuUnitTest/CpuUnitTest.dec
ClientOneSiliconPkg/IpBlock/CpuUnitTest/Library/CpuUnitTestRegistersLib/CpuUnitTestRegistersLib.inf
ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc

================================================================================ 
Commit: ad31bbbbc1c0f45b878c77be2dc42fa3532da7cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:45:43 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S] Observing ICCWDT Yellow Bang

[Issue Description]
IO Range 9000 - FFFF is reported as the one that will be decoded
by PC00.
Since the WDT device is under PC00 windows thinks it has to be in
that range.

[Resolution]
Move CWDT device under SB scope.

Package/Module: AcpiTables

[Impacted Platform]
MTLS

Hsd-es-id: 16019699317
Original commit date: Wed Mar 15 15:18:41 2023 -0700
Change-Id: I1a989e11166edbe5220fcc70efa1a43b9f99031e
Original commit hash: e21ecc4c79609d3326e3e877bf550e40a859f3da

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/LpcB.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/LpcDev.asl
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/LPC_DEV.ASL
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/LpcB.asl

================================================================================ 
Commit: 0c790cfc9c9b2d96afffae5835493fc5c01ac86b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:45:38 2023 +0530 
-------------------------------------------------------------------------------- 
Remove Confidentiality code from Protected Variable

[Feature Description]
Confidentiality code of Variable Protection needs to be
removed. This will reduce the code size.

Package/Module: ProtectedVariablePkg

[Impacted Platform]
MTL

Hsd-es-id: 14018928726
Original commit date: Tue Mar 14 13:38:12 2023 -0700
Change-Id: I2d193b44ea7d8cbff1250549b17c1187f21e336e
Original commit hash: a41a55ffbfdf6f9b327e3951940621cabc5125a2

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/ProtectedVariablePkg/Library/ProtectedVariableLib/ProtectedVariableEncryption.c
Features/Security/ProtectedVariablePkg/Library/ProtectedVariableLib/ProtectedVariableEncryption.h

================================================================================ 
Commit: c2a1ca1ce69be2e9031eed3729ab2789afc9a296 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:45:33 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3114_00

Hsd-es-id: N/A
Original commit date: Thu Mar 16 05:09:07 2023 -0700
Original commit hash: 9c584934152e67d6a0e792a137050446ed4ca83d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 65aedd88b4ac4c3cf503cf38bda52f0ed0c4cd17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:45:29 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Update CPU steppings Macro as per CPU steppings and DID Spec

[Feature Description]
Update CPU steppings Macro as per CPU steppings and DID Spec (WW11'23)

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 15013018095
Original commit date: Thu Mar 16 15:11:18 2023 +0800
Change-Id: Ia19d517d86d10123b39058561b8ab5d07b89bf29
Original commit hash: 0fd9e039c8efe12430a2f22a94816ab762750d24

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/Include/CpuGenInfo.h
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 6617164b4788bd5ef5f5d1b37551d6e2d1af12db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:45:24 2023 +0530 
-------------------------------------------------------------------------------- 
CPU exception when enable PcdMigrateTemporaryRamFirmwareVolumes

[Issue Description]
Enable "PcdMigrateTemporaryRamFirmwareVolumes" will seeing couple of
exception from multiple drivers because of accessing Flash address.
Since "PcdMigrateTemporaryRamFirmwareVolumes" is true,
EvacuateTempRam() subroutine will execute and will Migrate FV's from
Temporary ram to Permanent RAM. So accessing the Flash address will
cause exceptions.

[Resolution]
Migration the address for some data pointer to avoid #PF

Package/Module: ClientOneSiliconPkg, MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 15011829715
Original commit date: Tue Feb 14 16:12:42 2023 +0800
Change-Id: I3bbfbf09aa0cb9848ff070e1528ec45562640fac
Original commit hash: bf9fea4be676256beb034db98b96a0df28e0d55b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.h
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMemFsp.inf
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e0bfafff7310145188ae626608117a6d2e52ff93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:45:19 2023 +0530 
-------------------------------------------------------------------------------- 
Provide setup option to en/disable SOC/PCH PMC WDT

[Issue Description]
Responsiveness boot delay due to PmcInit Module by en/disabling PMC WDT.

[Resolution]
Provide IPC command on SOC PMC & PCH PMC exclude IOE.

Package/Module:
Intel/ClientOneSiliconPkg/Include/ConfigBlock/Pmc/
Intel/MeteorLakePlatSamplePkg/
Intel/MeteorLakeFspPkg/

[Impacted Platform]
MTL

Hsd-es-id: 15013016792
Original commit date: Thu Mar 16 14:33:56 2023 +0800
Change-Id: Ic1f78f28de162c3e34d137532c84facf5e5ffe4e
Original commit hash: 5c81dfd481b08f83c5fac32763da9ef7c056bf70

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiPmcPolicyLib/MtlPchPeiPmcPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyLib.c
ClientOneSiliconPkg/Include/ConfigBlock/Pmc/PmConfig.h
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/PmcSocConfig.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib2/PeiPmcPrivateLib.c
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: e6d20f3905eb350c69b82b6b549414b92bde0637 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:45:12 2023 +0530 
-------------------------------------------------------------------------------- 
Logic change in previous code style improvement

[Issue Description]
1. MeInitPostMem.c : Return error status will cause other device not
be hidden

[Resolution]
1. MeInitPostMem.c : If get SiPolicy or AmtPeiConfig failed or
AmtSolEnabled is 0, hide the SOL device.

Package/Module:
ClientOneSiliconPkg/IpBlock/Me

[Impacted Platform]
ALL

Hsd-es-id: 15013016079
Original commit date: Thu Mar 16 11:24:27 2023 +0800
Change-Id: Idfdcdfe8fb57a8acf9076d96e724356d3d38a76f
Original commit hash: f4612185595b6d6879858523a7fe2f352a60ca7b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/PetMessage.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c

================================================================================ 
Commit: 6bd615b284fc87051fd45db0b2efc62b774a74d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:45:07 2023 +0530 
-------------------------------------------------------------------------------- 
ChasmFalls:Fix boot mode log for Non-Res bios do mono capsule update

[Issue Description]
The log print boot mode is not expected.

[Resolution]
Add a jugdement to avoid change the boot mode.

Package/Module: CapsuleFeaturePkg

[Impacted Platform]
MeteorLake

Hsd-es-id: 15012983428
Original commit date: Fri Mar 10 12:30:07 2023 +0800
Change-Id: I35f55d594ae6ee0dbae36ca640f92294b2081fe8
Original commit hash: a701bbac6e471a3eb9f8e22e0de0f5542ecce41e

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/PlatformInitRecoveryPei/PlatformInitRecoveryPei.c

================================================================================ 
Commit: 784dc49a9b0ed4bb3886d50af166c08afdefe29c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:45:02 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Submit Fail for Boot Manger Menu error observed while enable
enforce shell as the First boot

[Issue Description]
HiiSetBrowserData() returns fail status and this causes
"Submit Fail for form" popup.

[Resolution]
Keep the code logic to only display error message.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 22016719631
Original commit date: Tue Mar 14 23:30:56 2023 +0530
Change-Id: Iaab4cd0144425c434fb3fa468bf03fb921994727
Original commit hash: 97ee687d035f24bf12d903bf08c3607987bf80fd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/BootMaint.c

================================================================================ 
Commit: afd078e1e41852b19e71eb82bcaa69f35e1834dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:44:57 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3113_00

Hsd-es-id: N/A
Original commit date: Wed Mar 15 21:31:06 2023 -0700
Original commit hash: 812ba2d593d59437e8ed54700f9643a7fbde4ba9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 20a4cd8d399ffdff34f2fe3ad4b64d9c7a6ae46d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:44:52 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P] Remove equal case in BootGuardEventlog for buffer too small

[Issue Description]
Need to remove equal case in BootGuardEventLog for buffer too small.

[Resolution]
Comparison changed.

Package/Module: PeiBootGuardEventLogLib

[Impacted Platform]
MTL-P

Hsd-es-id: 15012911781
Original commit date: Tue Mar 14 10:49:31 2023 -0700
Change-Id: I2d53f3957ba497760db987bb6a70a3287dbedc18
Original commit hash: d634dcb22f0fc46c1650f341e956f70fc6f8e2b9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c

================================================================================ 
Commit: 8d91dae65a70b65532be4e56d41a4a1a43194fc4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:44:47 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Add back changes to support serial Uart0 PCI mode
for embedded build

[Issue Description]
Part of serial Uart0 PCI mode code for embedded build got removed
which causes PCI segment read error during exit boot service

[Resolution]
Add back serial Uart0 PCI mode code
Previous commit 143e96a6b59eca87c599fe3a0da2944372ef0656

Package/Module:ClientOneSiliconPkg/MeteorLakePlatSamplePkg

[Impacted Platform]
MTL Embedded

Hsd-es-id: 14018893481
Original commit date: Thu Mar 9 12:29:22 2023 -0700
Change-Id: I396750961225646bfc64de836fa76c363e354f7a
Original commit hash: 34b94caed1d0ec7bc503642c68dc4e7870baca91

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchSerialIoDxe.c
MeteorLakePlatSamplePkg/Setup/DebugSetup.hfr

================================================================================ 
Commit: 3feebfe1caa2671cac8a1f2dd26d1aafe3914a07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:44:43 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P]Fix NVME assert for MTL-P CRB

[Issue Description]
PCIe config patch table is overriding ASPM from
disable for MTL-P CRB(doesn't support ASPM),which cause
NVMe assert when accessing NVMe

[Resolution]
For MTL-P CRB, disable ASPM

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL-P CRB

Hsd-es-id: 14018897213
Original commit date: Tue Mar 7 20:41:12 2023 -0700
Change-Id: I6461fbb581b9bad49e3d27f3ef8aa228c5fde035
Original commit hash: 9fdcecbd1fe7898bd435f481d48604977c5ad0a4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePCrbBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 211cafd1e351ddc8e1d892f44167fb454419404a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:44:38 2023 +0530 
-------------------------------------------------------------------------------- 
OneSiliconPkg/Smb: Change frequent logs to verbose level

[Issue Description]
Some frequent logs from SMB are printed on INFO level which
causes a default debug bios build to take more time to boot
and obscures actually important log messages.

[Resolution]
Change the log level to verbose.

Package/Module:
OneSiliconPkg/Smb

[Impacted Platform]
ALL

Hsd-es-id: 16019995722
Original commit date: Tue Mar 14 16:43:12 2023 +0100
Original commit hash: 5d41190512a930fc758df7cf30bb0bc91a076505

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Smbus/SmbDriver/SmbusDxe.c
ClientOneSiliconPkg/IpBlock/Smbus/SmbDriver/SmbusPei.c

================================================================================ 
Commit: 65cb4347ac5a2c074b35c7f3774ce43279c5338d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:44:33 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Integrate the latest CSME FwUpdateLib header file to 18.0.0.1642

[Feature Description]
- FwUpdate support for CSME capsule update.
- Integrate the latest 18.0.0.1642 header file into BIOS.

Package/Module: CapsuleFeaturePkg/Include

[Impacted Platform]
MTL-H, MTL-P, MTL-M

Hsd-es-id: 15013009135
Original commit date: Wed Mar 15 15:07:18 2023 +0800
Change-Id: Iad80e8f43832fee395e6997301def4fc10c42d5b
Original commit hash: 190f7552ac53c93171df56535f85b77615eca2e3

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/Include/Library/FWUpdateLib.h

================================================================================ 
Commit: ef89c856c61127f9cd7e7121cfeab14bae2007de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:44:28 2023 +0530 
-------------------------------------------------------------------------------- 
[ARL-H] ARL-H ERB platform support

[Feature Description]

ARL-H ERB platform support

Added support for ARL-H ERB below is the change details.
VpdPCD config for ERB
Patch table, display config, TCSS and RTD3 changes are leveraged from MTL-P DDR5 RVP

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL-P

Hsd-es-id: 16020009688
Original commit date: Sat Mar 11 22:11:07 2023 +0530
Change-Id: I9a57cb3074a2370ae5725ae411f8b17a824cf147
Original commit hash: f23a05667c01bfb82fb77807c2db6f6ceb9ddc6a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdArlHDdr5SODimmErb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 1a8391c4b9add8d22a06ac7bbf2b1a8aa2f594f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:44:23 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL Capsule]: Disclose Capsule BGUP related build scripts.

[Feature Description]
Disclose Capsule BGUP related build scripts.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 15012987216
Original commit date: Fri Mar 10 18:08:00 2023 +0800
Change-Id: I9eeb4369be9d3a9ac95f5870db2bcc5172eb8cdf
Original commit hash: 8099eeb4a34e28e80a1af9fa8b00425d518dbe47

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/SplitFv.py
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBiosUpdateImages.bat
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBtGAcmUpdateImages.bat

================================================================================ 
Commit: 0ef7b87e29963f1a9936a2f0bc064f678f77d6c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:44:19 2023 +0530 
-------------------------------------------------------------------------------- 
MTL-S HSIO Board Support part 2

[Feature Description]
Add HSIO Board support to MTL-S
Add RTD3 support

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 13010174578
Original commit date: Sun Mar 12 10:47:20 2023 +0200
Change-Id: I5ead4d8424c9f820a3047ec1c8f6a2d30b611cf3
Original commit hash: 72478acef094c628b9667409bc809d63aa1c8ae0

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PcieRpObjCommonExternalInclude.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSHsioRvpRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpWith2PwrEnGpioRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeSkuSRes.fdf
MeteorLakeBoardPkg/Include/PlatformBoardConfig.h
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakeFspPkg/MeteorLakeFspPkg.fdf

================================================================================ 
Commit: e531a392afaefafe3f3b51833f4d8166bf81b4a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:44:12 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Add BIOS support to default to reasonable RTC date+time

[Feature Description]
Setting PcdMinimalValidYear to 2023

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16020032432
Original commit date: Tue Mar 14 16:44:10 2023 +0530
Change-Id: I891c21f2660af52e9ca7b74c07caf960a8e1aae8
Original commit hash: 94a603aba7982f74f979b6943d96204ce13ff68b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: 08baaca686daff0e8218b95da134319e2d45ce65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:44:07 2023 +0530 
-------------------------------------------------------------------------------- 
C1S: _CPC() uses P0 to calculate NominalPerformance when P1<MaxP1/2.55

[Feature Description]
Windows OS expects NominalPerformance >= ReferencePerformance / 2.55
where
* NominalPerformance =
MAILBOX_BIOS_CMD_DFX.DATA[bits 15:8] * IpcScaling[i]
* ReferencePerformance =
MaxNonTurboRatio * IpcScaling[i]

So when the condition check fails, use P0 ratio instead.

Package/Module: ClientOneSiliconPkg/CpuInfoFruLib

[Impacted Platform]
ALL

Hsd-es-id: 15012921141
Original commit date: Tue Mar 14 17:28:12 2023 +0800
Change-Id: Ica0d55d9c137d69a30af51b715e9dd53649e4037
Original commit hash: 4da774a172012f1aa7d85f2253acdd3cf5d628b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 382a188279d23e584d329f0ba19ea17130014a07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:44:02 2023 +0530 
-------------------------------------------------------------------------------- 
C1S: _CPC() uses P0 to calculate NominalPerformance when P1<MaxP1/2.55

[Feature Description]
This reverts commit 2b80f259039336db5b384d347b6d9f9315fbbae8 which
contains a bug that P1 ratio is still used even when P1<MaxP1/2.55.

Package/Module: ClientOneSiliconPkg/CpuInfoFruLib

[Impacted Platform]
ALL

Hsd-es-id: 15012921141
Original commit date: Tue Mar 14 17:25:02 2023 +0800
Change-Id: Ia510c6d085e559f5834bd9834d898da79d9e6a4c
Original commit hash: ad700423f32d02be244426d624e85340fa23c4cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 5f05fbfa143708d7f3528c9a965a855ebaf2659c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:43:57 2023 +0530 
-------------------------------------------------------------------------------- 
MeteorLakeFspPkg/Upd: Remove BclkSource UPD from Partial Header list.

Remove deprecated gPlatformFspPkgTokenSpaceGuid.BclkSource FSPM UPD from
partial header list.

Hsd-es-id: 15012958610
Original commit date: Tue Mar 7 13:26:07 2023 +0530
Change-Id: I5524f0ea788351a01bf68dd084fce3be51516cd4
Original commit hash: 54ad14ed05c0705548baebe318aa10e1bb0642d9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: d4c2424f0628029ae013e7134f4c680cccc5a827 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:43:53 2023 +0530 
-------------------------------------------------------------------------------- 
Remove PCI_*_SUPPORT tags in MTL

[Issue Description]
There are 3 redundant tags are out of maintain.
PCI_X_SUPPORT
PCI_EXPRESS_SUPPORT
PCI_EXPRESS_INIT_SUPPORT

[Resolution]
Remove the tags and the codes that are also out of maintain.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL ALL

Hsd-es-id: 15012998463
Original commit date: Tue Mar 14 18:24:54 2023 +0800
Change-Id: I6964ff2a2238d4fc26e1540dbdcb9a1df4f9ade7
Original commit hash: 76fca0f58168ca30dfefbdcc58d8fa0f9baf5814

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/PciBusSetup.hfr
MeteorLakePlatSamplePkg/Setup/PciBusSetup.uni

================================================================================ 
Commit: 43658d7cb723007970e3baf6bb5e257131621c2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:43:47 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL][RCR] Address failures from EDKII CI tests on
ClientOnSiliconPkg,MeteorlakeBoard & Platsample Package patch2

[Feature Description]
Resolved Duplicate GUID in MeteorlakeBoard,
OpenBoard& Platsample Packages

Package/Module:MeteorLakeBoardPkg,ClientOneSiliconPkg,
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16019929543
Original commit date: Tue Feb 28 18:10:42 2023 +0530
Change-Id: Ic531e3394b8c61eb384f93df69341bc23b157d72
Original commit hash: 7e7052d7359aa171d721c853cddefc7d00110ba4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmSerialIoAccessLib/PeiDxeSmmSerialIoAccessLib.inf
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevicesFsp.inf
Features/CmosFeaturePkg/Library/PlatformCmosAccessLibNull/PlatformCmosAccessLibNull.inf
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/BootMaint.c
MeteorLakePlatSamplePkg/Features/UiApp/FrontPage.c
MeteorLakePlatSamplePkg/Features/UiApp/UiApp.inf
MeteorLakePlatSamplePkg/Library/BpdtLib/BpdtLib.inf
MeteorLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: f15932ca1941016e1a8dacc31102e80f4ced2cee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:43:42 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3112_01

Hsd-es-id: N/A
Original commit date: Tue Mar 14 21:31:14 2023 -0700
Original commit hash: 08cb05d91a386d6cea64112bd885adadee8d3a43

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: c36f5a6220844a873e3ada8f4d08d8dfba961144 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:43:37 2023 +0530 
-------------------------------------------------------------------------------- 
Correct the programmable power supply behavior

[Issue Description]
The EC FW cannot receive the correct PPS mode from
BIOS.

[Resolution]
Add new EC command 0xF8 to transfer the programmable power supply
mode. The PPS mode would be saved in the EC ram offset 0x42.
The OemVariable1 represent the PPS adaptor plugin status, it should
not be a selectable option. Grayout it and update the value based
on the value read from EC FW.

Package/Module:
EcFeaturePkg/EcSsdt
EcFeaturePkg/BaseEcMiscLib
DptfFeaturePkg/ChrgParticipant
MeteorLakeBoardPkg/AdvancedAcpiDxe
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
ALL.

Hsd-es-id: 15012983405
Original commit date: Mon Feb 13 13:27:17 2023 +0800
Change-Id: I215e68778be1bc2d1fd6402097e6d008bd95de7c
Original commit hash: 1678f18c0c3390acd763eaf76e343ae38598037a

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/Devices/DptfApis.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcExternalMethod.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcRam.asl
Features/Ec/EcFeaturePkg/Include/Library/EcMiscLib.h
Features/Ec/EcFeaturePkg/IncludePrivate/EcCommands.h
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLibNull/BaseEcMiscLibNull.c
Features/Thermal/DptfFeaturePkg/AcpiTables/ChrgParticipant.asl
Features/Thermal/DptfFeaturePkg/AcpiTables/Dptf.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformEcMethods.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/EcInit.c
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: cc60fbccff996cdc9206b1c8c4791b3fcd388830 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:43:31 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3112_00

Hsd-es-id: N/A
Original commit date: Tue Mar 14 16:06:24 2023 -0700
Original commit hash: 1d660e5e1930c2391ae8869564d544f8f696450c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b7365e54b8e0965916733bbab8d901132677184f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:43:26 2023 +0530 
-------------------------------------------------------------------------------- 
BIOS not masking the unused clkreq in ceratin PCIe flow

[Feature Description]
Added code to disable clocks mapped to function disable pcie root ports

Package/Module: CLientOneSiliconPkg

[Impacted Platform]
MTP-S

Hsd-es-id: 14018878469
Original commit date: Sat Mar 4 21:35:24 2023 -0800
Change-Id: Ibedf8fe1e0e6f0dca014f6b6a872573a7eb9d260
Original commit hash: b8dae0c2b82fd2fbb5809ed4601f437d65116ada

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/PeiMtlPchPcieClocksLib.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibMtlPch.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibMtlPch.inf

================================================================================ 
Commit: 4ecc3de918319ad72b224f966b29926399cb4d6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:43:20 2023 +0530 
-------------------------------------------------------------------------------- 
Fixed LCAP.APMS bits programming.

[Issue Description]
BIOS does not set LCAP.APMS bits correctly on PCH PCIe

[Resolution]
- Clear LCAP.APMS before setting later.
- LCAP.APMS L0s and L1 should be enabled only before Sip17 version.
ADL and MTL should only L1.

Package/Module:
OneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 18028254604
Original commit date: Mon Mar 13 16:35:11 2023 +0100
Original commit hash: 9872a2b7c9b5e13153d126c12c2166f408b69289

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 1b86cf9ec2686732f3c0c881d35dc512e68f4563 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:43:15 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.10.10

(cherry picked from commit 517cd43ad20cf01150fc8e05d3a0dde056f29e64)

Tue Mar 7 20:45:35 2023 -0800
Original commit date: Tue Mar 7 20:45:35 2023 -0800
Original commit hash: 21daae78dcdd16cc0590be5c87599ef9bff909b7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 560cc657fd28316fbccf7db27f1fcf3c6506c2b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:43:11 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Force OdtForceQDrvEn off-on in CA Parity Setup
for LP5 only

[Feature Description]
For LP5 OdtForceQDrvEn cannot be Forced-On during CA Parity traffic, so
set OdtForceQDrvEn off/on based on enable/disable CaParitySetup.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22016768846
Original commit date: Tue Mar 7 20:06:34 2023 -0800
Change-Id: Ib44e976bcd7708edcdc67e202d59a3e3fefcda17
Original commit hash: d4539d028453158f605155b6a01ff1b244401b26

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 96f8a397b49c6ecdce16d81cd00a11e19551c936 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:43:05 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.10.9

(cherry picked from commit a874284d3f3f0ccb3efeb738dc017a246f09ca99)

Tue Mar 7 20:43:59 2023 -0800
Original commit date: Tue Mar 7 20:43:59 2023 -0800
Original commit hash: 58695360e25619b29df300c8aa0eeb9eaecbb60f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6126b8b94b5db16b3d3a058698e92261b81bef61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:43:00 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Generic postcode 0xDF54 (or 0080)
reported by ttk instead of actual failure postcode

[Issue Description]
Port80 genric postcode 54 "Memory Error" always reported when
MRC training failed and MrcStatus equals to default/unsuccessful
case.

[Resolution]
The code change is to report the postcode of the MRC training
step instead of the genric memory error postcode. See attached
screenshot in HSD for example: DF indicates MRC failure occurs
and 26 indicates MRC reset sequence where the failure occurs.
The info is sufficient for debugging purpose.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14018759477
Original commit date: Tue Feb 28 11:14:10 2023 -0800
Change-Id: Ie35aa141a0bd9d178f317da9db3b67701e4909ec
Original commit hash: e3b431081ae57e4eec21011a05a20245cf45daa9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 63cbab312cc9451ae6e9723d90845c0561929ef1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:42:50 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] LP5 OdtForceQDrvEn=1 change

[Feature Description]
Set OdtForceQDrvEn = 1 for LP5 due to ReadMPR failures

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22016749883
Original commit date: Fri Mar 3 19:13:34 2023 -0800
Change-Id: I88cfcd44b74b434273fb120021bf80b3b35e9d12
Original commit hash: 218ab1c7808677c7abaea4abfe4e5b1ded15b309

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c

================================================================================ 
Commit: 56f09536495d0f3561917ca66ccc72f7c8f50b46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:42:46 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.10.8

Hsd-es-id: N/A
Original commit date: Tue Mar 14 02:30:04 2023 -0700
Original commit hash: b7871d12563c3ac529047953f2fc6bae7effdbc1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0bf797502460dce05ecd67fc1f8604dfaa9d6e95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:42:41 2023 +0530 
-------------------------------------------------------------------------------- 
Board Support : ARL-SBGA ERB DDR5 SODIMM - Revert MRC

[Feature Description]
Board Support: ARL-SBGA ERB DDR5 SODIMM - Revert MRC

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16020027450
Original commit date: Tue Mar 14 11:09:40 2023 +0530
Change-Id: Ibcf2752d0ed525aa03d637f18e06dc1317b298f7
Original commit hash: fd88e40675987ef8d6ba674db8284305298b1f04

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 23a09139a73df42f100555d2c83930969448ef4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:42:37 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S + MTP-S][UDIMM 1DPC][P0][TCSS] : Overcurrent over virtual wire
changes are required in MTL-S BIOS for TCP0 and TCP1 ports

[Issue Description]
MTLS NAF_VWM is not set for vGPIO8 and vGPIO9.

[Resolution]
In XhciOverCurrentMapping function only enabled Standalone
UsbEnableOvercurrentPin callback functio , but MTLS
has PCH USB need to config this.
Add Pch type in XhciOverCurrentMapping() to init
PCH UsbEnableOvercurrentPin callback.

Package/Module:
OneSiliconPkg

[Impacted Platform]
MTLS.

Hsd-es-id: 16019298850
Original commit date: Mon Mar 6 17:05:30 2023 -0800
Change-Id: I64202118c8120dde365ec66953f80286056ac68f
Original commit hash: 64cfeeb1e5e5ef132d67ff9c17d10cf691f7d331

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 6e476db7ad026847948b28da26fadb153a77e7f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:42:32 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3111_00

Hsd-es-id: N/A
Original commit date: Mon Mar 13 21:31:48 2023 -0700
Original commit hash: fa3e8c2c2f7ddbb842b1b8b7782539f3c66edf27

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 95a70cba1287f38d527b0a92b48510b356c966e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:42:27 2023 +0530 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg/Pmc] Update PCH ETR3, IOE PG_CTL_PSF as per WG

[Issue Description] or [Feature Description]
Following registers are not programmed as per BWG
PCH : ETR3 (0x1048)
IOE : FAB_PG_CTL_PSF (0x1E00)

[Resolution]
Update registers as per BWG
PCH : ETR3 (0x1048) - CLear CF9Lock Bit for PCH
IOE : FAB_PG_CTL_PSF (0x1E00) - apply PSF WA

Package/Module:
ClientOneSiliconPkg/Pmc

[Impacted Platform]
MTL-S

Hsd-es-id: 16019196337
Original commit date: Tue Feb 21 11:37:12 2023 +0530
Change-Id: I18019306c8e174c8bd816861107ab096c2150f55
Original commit hash: a39efddb31e8f6609056b60cf19e8535c280af62

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c

================================================================================ 
Commit: df83bba1c4078083e285d0f13d66056bdd949bbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:42:22 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLS] Support Retimer Version show for FP port

[Issue Description]
Doesn't show the retimer version for FP port(HydraCreek) on UDIMM2DPC

[Resolution]
Support show the FP retimer version

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16020018261
Original commit date: Mon Mar 13 17:14:52 2023 +0800
Change-Id: Ieff3584919857ceb85ef56319f6036396ea5b147
Original commit hash: 0752e46c1270264663595d8102444d43021a33c9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc

================================================================================ 
Commit: 24c74acc18d4b193473df9cf373f7cb9d621f7e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:42:17 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Fix the Revision of PSR_CONFIGURATION is missed issue

[Issue Description]
Policy Check fail cause PSR_CONFIGURATION found,
but PSR_CONFIGURATION_REVISION not found in

[Resolution]
Add PSR_CONFIGURATION_REVISION to fix this issue

Package/Module: Features

[Impacted Platform]
MTL

Hsd-es-id: 14018897426
Original commit date: Fri Mar 10 14:25:58 2023 +0800
Change-Id: Ie90e881214c6c935a81fcc933a6e06802c102abd
Original commit hash: 9177f9dfcac54c253d002ed33c4aea8691d165d6

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.h

================================================================================ 
Commit: b8bc71ea1e903f151f670f51ae44b11d00337680 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:42:11 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P BEP][PO learning]: DQ and Dqs Mapping and Gpio pin changes

[Issue Description]
DQ and Dqs Mapping and Gpio pin changes are not proper

[Resolution]
DQ and Dqs Mapping and Gpio pin changes are added properly

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTLP

Hsd-es-id: 16019928530
Original commit date: Wed Mar 8 11:18:03 2023 +0530
Change-Id: I8f07e11b56d2111fc16af5ad9516009b9424ff8d
Original commit hash: ebaa7aa7157eb54e40c38f15699329b7fed3bc48

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlP/SkuIdMtlPLp5xBep.dsc

================================================================================ 
Commit: 398d36156dd88b93bd91fd7f037dae0d5914e4d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:42:06 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3107_00

Hsd-es-id: N/A
Original commit date: Sun Mar 12 21:31:25 2023 -0700
Original commit hash: efc54c8a53c6f95fa009578d21f97b4386fc8979

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 6203d049cf0b789e99260c9d4ed64b0ee0e67c42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:42:01 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLP] [GCS] Implement RTD3 SSDT table for GCS platform

[Feature Description]
Implement RTD3 SSDT table for GCS platform
Correct some GPIO setting

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTLP GCS

Hsd-es-id: 14018844685
Original commit date: Mon Mar 6 16:13:42 2023 +0800
Change-Id: I4829517c48e554342ff094bef7ead43cfc9e5d29
Original commit hash: 8f53f97610f62ba06376556020705e598b473e01

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlPGcsRtd3.asl
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5Gcs.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5GcsFab2.dsc

================================================================================ 
Commit: cc45ed0c1cd69296992f367ce701bb0d9117a351 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:41:55 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3106_00

Hsd-es-id: N/A
Original commit date: Sat Mar 11 20:30:58 2023 -0800
Original commit hash: 966d82846684f91dee3fbcbfdf378d10b12a0e75

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 8184cc4270271b43e9f973ec6325a9fa5576be8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:41:50 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3105_00

Hsd-es-id: N/A
Original commit date: Fri Mar 10 20:31:00 2023 -0800
Original commit hash: 8c94f2187d9aaceb984a3f619b039409fd6708fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 3abf26703196141170e85c603ebc7d904c291dec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:41:45 2023 +0530 
-------------------------------------------------------------------------------- 
PeiBootGuardEventLogLib add support for multiple FIT type 2 records

[Feature Description]
When creating the TCG log measured events on behalf of ACM's TPM
measurements, BIOS must detect the running CPU family and identify
the corresponding ACM binary based on the FIT type 2 record (version
0x200) entries.

The matching ACM header information must be used for recreating the
TCG event logs. If no match found, then measure the legacy type 2 record
(version 0x100).

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL & ARL

Hsd-es-id: 22016710319
Original commit date: Wed Mar 8 14:39:55 2023 -0800
Change-Id: If45fb03c04b7c4c9fcde00816f3fa225255174d0
Original commit hash: 8148a09e32dfc56ecc30a77c17d3c0d160c73d70

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/Library/PeiBootGuardEventLogLib.h
MeteorLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
MeteorLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf

================================================================================ 
Commit: 52f9ad9aa5e09ce37059b921622f46ec22a6609e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:41:40 2023 +0530 
-------------------------------------------------------------------------------- 
MTL-P:Special Pool release BIOS hang at 0E24 PC

[Issue Description]
Access the memory stored with crashlog data which result in page fault

[Resolution]
Add status check when allocating memory so that it gets preserved to DXE

Package/Module:
MeteorLakePlatSamplePkg/CrashLog

[Impacted Platform]
MTL

Hsd-es-id: 22016715627
Original commit date: Wed Mar 8 16:10:14 2023 +0800
Change-Id: I091c40c3bd35ff74f7978b6cdc98a85a1b028340
Original commit hash: fcc27f5aa13ea1e259b2fdf7c0fd9d6c83cdc7bc

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLog.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/SocCrashLogAgent/SocCrashLog.c
MeteorLakePlatSamplePkg/Features/CrashLog/CrashLogPei/CrashLogPei.c

================================================================================ 
Commit: 7250eb231080c51784a9de7fbee793c7254bf060 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:41:36 2023 +0530 
-------------------------------------------------------------------------------- 
Soundwire select codec topology BIOS knob shouldn't be visible for MTL-S

[Issue Description]
The ACX feature is not applicable for MTL-S, thus the option for
enabling "SoundWire OEMx topology" shouldn't be visible.

[Resolution]
Exculde required setup option by using PCD.

Package/Module:
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL

Hsd-es-id: 18028185248
Original commit date: Fri Mar 10 01:25:14 2023 -0800
Change-Id: I34aaed1ab04b08f9266928eeb30359758d744e54
Original commit hash: 398b505c4750778cbe96b63ab5ae79a2fdd19a0c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 4b0fb0bff8a51423f42cc20948d002e04a809e1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:41:31 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Correct the definition of PSR Data struct

[Issue Description]
1. PSR_GENESIS_INFO_SIZE is not correct.
2. LedgerInfo definition is not correct.

[Resolution]
1. Modify PSR_GENESIS_INFO_SIZE to match spec.
2. Modify definition of LedgerInfo to match spec.
3. Correct wrong debug msgs displayed in log.

Package/Module: PsrFeaturePkg

[Impacted Platform]
MTL

Hsd-es-id: 15012979685
Original commit date: Fri Mar 10 13:09:12 2023 +0800
Change-Id: Ib5c444912a2940431bbd48e0d85d4e325e629306
Original commit hash: 3a0080a7f31f991c032c63a0196d5fcfb13fba67

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/PsrMsgs.h
Features/Manageability/PsrFeaturePkg/PsrDxe/PlatformServiceRecord.c
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSettings.c
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.c
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.h
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrStrings.uni

================================================================================ 
Commit: 06e7c40764f0f75dec7c1e357635dbc1f86a243c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:41:27 2023 +0530 
-------------------------------------------------------------------------------- 
MTL FSP Code Optimization

[Feature Description]
Review and optimize code in FSP drivers
1. Reduce Debug Library usage in early drivers.
2. Remove FSP Info HOB usage.
3. Rewrite FSP Debug Libraries.

Package/Module:
ClientOneSiliconPkg, MeteorLakePlatSamplePkg, MeteorLakeFspPkg

[Impacted Platform]
ALL.

Hsd-es-id: 16019451260, 16019451263
Original commit date: Wed Feb 8 18:47:11 2023 +0530
Change-Id: I89b77485476bf9ffb7956764d2223e4039761852
Original commit hash: 82b975c88b0c0e0208d922d8e38350090777e4d3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspDebugInit/Pei/FspDebugServicePei.c
ClientOneSiliconPkg/Fsp/FspDebugInit/Pei/FspDebugServicePei.inf
ClientOneSiliconPkg/Fsp/FspGlobalDataInit/Pei/FspGlobalDataInitPei.c
ClientOneSiliconPkg/Fsp/FspGlobalDataInit/Pei/FspGlobalDataInitPei.inf
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.inf
ClientOneSiliconPkg/Fsp/Include/FspProducerDataHeader.h
ClientOneSiliconPkg/Fsp/Include/Library/FspInfoLib.h
ClientOneSiliconPkg/Fsp/Library/DebugLibDebugPort/Pei/DebugLibDebugPort.c
ClientOneSiliconPkg/Fsp/Library/DebugLibDebugPort/Pei/DebugLibDebugPort.inf
ClientOneSiliconPkg/Fsp/Library/FspDebugLibService/DebugLib.c
ClientOneSiliconPkg/Fsp/Library/FspDebugLibService/FspDebugLibService.inf
ClientOneSiliconPkg/Fsp/Library/FspInfoLib/FspInfoLib.c
ClientOneSiliconPkg/Fsp/Library/FspInfoLib/FspInfoLib.inf
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeFspBinPkg/Include/FspInfoHob.h
MeteorLakeFspPkg/BuildFv.cmd
MeteorLakeFspPkg/BuildFv.sh
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc
MeteorLakeOpenBoardPkg/FspWrapper/Library/FspInfoLib/FspInfoLib.c
MeteorLakeOpenBoardPkg/FspWrapper/Library/FspInfoLib/FspInfoLib.inf
MeteorLakeOpenBoardPkg/Include/Library/FspInfoLib.h
MeteorLakeOpenBoardPkg/MeteorLakeBoards/Library/BoardInitLib/PeiInitPreMemLib.c
MeteorLakeOpenBoardPkg/MeteorLakeBoards/Library/BoardInitLib/PeiMultiBoardInitPreMemLib.inf
MeteorLakeOpenBoardPkg/OpenBoardPkg.dsc
MeteorLakePlatSamplePkg/FspWrapper/FspWrapperPeim/FspWrapperPeim.c
MeteorLakePlatSamplePkg/FspWrapper/FspWrapperPeim/FspWrapperPeim.inf
MeteorLakePlatSamplePkg/FspWrapper/Library/FspInfoLib/FspInfoLib.c
MeteorLakePlatSamplePkg/FspWrapper/Library/FspInfoLib/FspInfoLib.inf
MeteorLakePlatSamplePkg/Include/Library/FspInfoLib.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
MeteorLakePlatSamplePkg/Setup/Setup.c
MeteorLakePlatSamplePkg/Telemetry/FspFirmwareVersionPeim/FspFirmwareVersionPeim.c
MeteorLakePlatSamplePkg/Telemetry/FspFirmwareVersionPeim/FspFirmwareVersionPeim.inf

================================================================================ 
Commit: dc2fab92f4282bcef640c6032c795801e5c07ae4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:41:22 2023 +0530 
-------------------------------------------------------------------------------- 
Fix Post-BIOS capsule update not check the OBB FV hash on new BIOS

[Issue Description]
- After the post-BIOS capsule update, new BIOS OBB had been flashed on
the SPI flash device.
- With the current condition, the boot mode would also be set into
BOOT_ON_FLASH_UPDATE.
- OBB check would be skipped.

[Resolution]
- PlatformInitRecoveryPei:
- While setting the boot mode, attempt to locate the PPI
gEdkiiPeiFirmwareVolumeInfoStoredHashFvPpiGuid
- If not found, assume the BIOS is not installed or supported
- If found, update the HashFlag according the new boot mode
- Else, assert the error status

Package/Module: CapsuleFeaturePkg/PlatformInitRecoveryPei

[Impacted Platform]
ALL.

Hsd-es-id: 16019739484
Original commit date: Wed Mar 8 11:59:50 2023 +0800
Change-Id: Ie459fce8f3721e38c970796af0d461c2c8167fd4
Original commit hash: 963b8ea5c48d12d6e34b09e1ff6c937f1927e0d7

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/PlatformInitRecoveryPei/PlatformInitRecoveryPei.c
Features/FirmwareGuard/CapsuleFeaturePkg/PlatformInitRecoveryPei/PlatformInitRecoveryPei.inf

================================================================================ 
Commit: 7f486fca2b76db6b00ab588f174961a50a4ecb1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:41:17 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M]'Eject' option is not displayed in TaskBar for J9E2 USB_port

[Issue Description]
'Eject Expansion' option is not displayed in TaskBar forJ9E2 USB_port
when external storage is hot/cold plugged

[Resolution]
Mapped the _PLD Method of HS04 to SS02

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 22016709020
Original commit date: Tue Feb 28 14:06:44 2023 +0530
Change-Id: I2efbc118517130c58a85f37accf7a51d7d516c58
Original commit hash: 214dca79112f58b9cf56e2ce511e79e7e8b3d7a8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlMLp5xConf1Rvp.asl

================================================================================ 
Commit: 89ecabdf481b189b9733e96fa8fa66f33bc0b4df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:41:12 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Fix MTL-S boot issue caused by recently added MSR

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16019987141
Original commit date: Fri Mar 10 11:30:04 2023 +0800
Change-Id: Ife37dc61387aefe13d2f7ac57cd1e09bc70cf096
Original commit hash: 76796bc6ab10e0568f533ab6e0c834004093a215

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuSpecificFeaturesLib/PeiCpuSpecificFeatures.c

================================================================================ 
Commit: e3b9e0413b023d26fc47fd3ac21db45b997a4a3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:41:08 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3104_01

Hsd-es-id: N/A
Original commit date: Thu Mar 9 20:31:42 2023 -0800
Original commit hash: 92dfaad34e2e4833e4120868416139dd650782b2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: c3b138eae87bd4b57cf8d8c91c970306053542c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:41:03 2023 +0530 
-------------------------------------------------------------------------------- 
Add GpioOverride check.

[Issue Description]
Few functions don't check state of GpioOverride UPD.

[Resolution]
Added GpioOverride check to functions.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 18027993123
Original commit date: Wed Mar 8 08:42:05 2023 -0700
Change-Id: I9e4ada7fffac2dd6bc95c8db79f705c34494819f
Original commit hash: e5560f7845d98d207abd51e22e92618212e59e33

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchUsb.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibMtlPch.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocItss.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocUsb.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibMtl.c
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Common/GpioV2ServicesCommonLib.c
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Common/GpioV2ServicesCommonLib.inf

================================================================================ 
Commit: bd9e88ccab51a8fdee7204430483e991e95320fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:40:58 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Enable Fast-Vmode Setup kob of IA/GT by default

[Feature Description]
Enable Fast-Vmode Setup kob of IA/GT by default

Package/Module:
MeteorLakeFspPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 15012913478
Original commit date: Thu Mar 9 18:47:29 2023 +0800
Change-Id: Ia896b3678eec31313ce22ea91d98b9d3da70b144
Original commit hash: 07d2a38176c1d7030f78b8146c7dd906d2798d72

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Setup/VoltageRegulatorSetup.hfr

================================================================================ 
Commit: 46f3743d8828546477064de4b51ef0cc5d75c161 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:40:53 2023 +0530 
-------------------------------------------------------------------------------- 
Flash ID set 0x99

[Issue Description]
MipiCamera 's SSDB offset need correct Flash ID as 0x99

[Resolution]
Modify Flash ID offset as 0x99

Package/Module:
MeteorLakeBoardPkg/ACPI

[Impacted Platform]
MTL all

Hsd-es-id: 15012803770
Original commit date: Thu Mar 9 14:55:49 2023 +0800
Change-Id: I34e470be1832b338e68e2e28b20a0eb25fc37c09
Original commit hash: c75fe52d232c6d4ed980864974e841ebe2887c09

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl

================================================================================ 
Commit: 7d2f5939738dc27add4ed696897211f1b0c643e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:40:48 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3104_00

Hsd-es-id: N/A
Original commit date: Thu Mar 9 03:02:23 2023 -0800
Original commit hash: 9c6fbeda788d38244b25c41bb2628c4b587433c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: df063e9f591607f7f7017c1eae199ff6bae16445 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:40:43 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3103_00

Hsd-es-id: N/A
Original commit date: Wed Mar 8 20:31:16 2023 -0800
Original commit hash: 7bcb35db0fcb3e1b5236945f9c19f38f86bb43fc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: ec7529fa896f5288f09a90f85eb50d6dc8855cbc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:40:39 2023 +0530 
-------------------------------------------------------------------------------- 
Fix Non-Ascii characters.

[Issue Description]
fix non ascii characters.

[Resolution]
fix non ascii characters.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012971989
Original commit date: Wed Mar 8 18:29:28 2023 +0800
Change-Id: I1dc654360d1b19a927a7947462fa05dc90805e09
Original commit hash: 2bae0cadf905cd24c42cd077360d596ca962ea41

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPGcs.asl

================================================================================ 
Commit: 8701a874042104f676507857d8ca692237817b36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:40:35 2023 +0530 
-------------------------------------------------------------------------------- 
Correction in CPU SA PLL Trim

[Issue Description]
CPU SA PLL Trim value is not getting updated as per the user selection.
Instead, SOC SA PLL value is getting applied to CPU SA PLL.

[Resolution]
Corrected typo in policy update for CPU SA PLL.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTL-S

Hsd-es-id: 22016767511
Original commit date: Tue Mar 7 15:24:20 2023 -0800
Change-Id: I7ce38cd476f40223e37a7ed71ceba5638678b979
Original commit hash: a5f2150d2cca9c91bb17b06a0560223e7dc2c82a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 6850512bcccccc161debcae1dff07a9a3ce308a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:40:30 2023 +0530 
-------------------------------------------------------------------------------- 
Enabling MtlSocExtendedBiosDecodeRangeRegistration by default

[Issue Description]
Before change customer had to rebuild FSP binary to enable
MtlSocExtendedBiosDecodeRangeRegistration, couldn't use default
FSP release.

[Resolution]
Removing preprocessor if, which deletes
MtlSocExtendedBiosDecodeRangeRegistration function call when
PcdExtendedBiosRegionSupport is FALSE. There is additional
check in policy/upd to verify if SPI should enable extended
BIOS decode range.

Package/Module:
PeiMtlSocInitLib

[Impacted Platform]
MTL

Hsd-es-id: 16019780549
Original commit date: Tue Mar 7 17:17:59 2023 +0100
Original commit hash: 638c6ffa95437e123d9773bd6a9893f27e3e42c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPreMem.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLibFsp.inf

================================================================================ 
Commit: 703f2c8d8afa0e8de220367afc84403067529d29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:40:26 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Add BIOS knob to configure SVID Stabilization Delay

[Feature Description]
Add BIOS knob to configure SVID Stabilization Delay.

Package/Module:
ClientOneSiliconPkg, MeteorLakeFspPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 15012882323
Original commit date: Wed Mar 8 14:56:54 2023 +0800
Change-Id: I0c04023be601bdffcc24d3d3dbe993acbb2633f5
Original commit hash: 2e1ebd13e72f578f3e9b789869742ff1f646178d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 38bed9764efe82eea35c9fef301aa404c8ade7e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:40:21 2023 +0530 
-------------------------------------------------------------------------------- 
[C1S] Move GetCpuVrTopologyFru function out of SetVrPerVr function

[Feature Description]
Move GetCpuVrTopologyFru function out of SetVrPerVr function, in this
way, the CPU VR topology info can be shared.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012882323
Original commit date: Mon Mar 6 14:31:53 2023 +0800
Change-Id: I29cf3805ef4dbb6f65cb530048ecdc118b3671c3
Original commit hash: 6dc421784adcd24358098a8f37011f5c915d5002

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: 36e3d5ed5903a86ccd3c3c983d435c155793dc35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:40:16 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Add BIOS knob to update FVM Offset values

[Feature Description]
Add BIOS knob to update FVM Offset values.

Package/Module:
ClientOneSiliconPkg, MeteorLakeFspPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 15012882323
Original commit date: Mon Mar 6 11:35:08 2023 +0800
Change-Id: I5956178a3228fa3fc6a1ec69df8fdda47b4d62d3
Original commit hash: e2ea9152c0bdc3a8c66da446fc94102cca0e6339

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
ClientOneSiliconPkg/Include/VoltageRegulatorCommands.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni
MeteorLakePlatSamplePkg/Setup/VoltageRegulatorSetup.hfr

================================================================================ 
Commit: 0ba70a2d7969d136058a41ed72ff6ee6825e9959 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:40:11 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL P/M] MTL OpenBoardPkg BIOS hang at 9B00 PC with PEI ASSERT

[Resolution]
Adding back GpioV2PpiInitPei to FSP itself.

Package/Module:
MeteorLakeFspPkg

[Impacted Platform]
MTL

Hsd-es-id: 16019908897
Original commit date: Fri Mar 3 14:31:56 2023 +0530
Change-Id: I35518a0bfe55ea7b842f609516eafea184bdef77
Original commit hash: 786a988ac64058c907406710a24dfe6a177a984a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc

================================================================================ 
Commit: 02dcdf1197ffd36aeea4a76415eda11826eaefe9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:40:07 2023 +0530 
-------------------------------------------------------------------------------- 
Correct the EC command value for DeepSx setting

[Issue Description]
System fails to enter DeepSx state.
The description of the DeepSx option is incorrect.

[Resolution]
EC FW has updated to use 0x29 instead of 0x28 for
DeepSx setting. Correct the value.
Correct the DeepSx option to match the definition
inside the EC FW.

Package/Module:
EcFeaturePkg/BaseEcMiscLib
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
S.

Hsd-es-id: 16019951151
Original commit date: Fri Feb 24 16:31:51 2023 +0800
Change-Id: I976adfb58f8d3356b7b46bc78c65172675f5b337
Original commit hash: a3390001cd48d8aafec978ee058845c1c55fa13c

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
MeteorLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 4f1179cc5b7c25ad36d4e0bdd0f8585bab634c3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:40:03 2023 +0530 
-------------------------------------------------------------------------------- 
[PCIe]_DSD method for PCIe ports must be implemented in platform DSDT

[Issue Description]
_DSD method for PCIe ports must be implemented in platform DSDT

[Resolution]
Implement _DSD method for PCIe ports in platform DSDT

Package/Module:
Intel\MeteorLakeBoardPkg\Acpi

[Impacted Platform]
MTL

Hsd-es-id: 16019513699
Original commit date: Fri Feb 3 11:34:00 2023 +0530
Change-Id: Ia447b7a32606d95372460708b44d65b46286069d
Original commit hash: 1725939928fc25b212ddabd8e0eeb8c22529039e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/AcpiTables/PcieCommon.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvp2DPCRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpOcRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpSODIMMRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieAuxDSD.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl

================================================================================ 
Commit: 82b223a62d5d1ba6db8a27acfd7663f5206cbfb6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:39:57 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] MTLFSP Image Id is Incorrect

[Feature Description]
Changed the MTLFSP Image Id

Package/Module: MeteorLakeFspPkg

[Impacted Platform]
MTL

Hsd-es-id: 15012948612
Original commit date: Mon Mar 6 18:26:46 2023 +0530
Change-Id: I7a11615e3637af6f78a087f780527d7e28f146ee
Original commit hash: 02ac3850aeb00bcc4343124608250c7835f33f32

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 1f18f1a1f91ac5305fa52a948b68a3d731cdde5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:39:53 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Enable Fast-Vmode in Bios GT VR settings

[Feature Description]
1. Enable Fast-Vmode in Bios GT VR settings.
2. Code update for VR spec update in WW09'23.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 15012913478
Original commit date: Wed Mar 1 20:05:41 2023 +0800
Change-Id: Ie6b60117891d5846c600f791b65f26013876ad06
Original commit hash: bf605a365e138bcb0403abb4dfc170027fd478b3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 462dc7950c6ab802eae80931e8a04bfbaf2f56cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:39:48 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3102_01

Hsd-es-id: N/A
Original commit date: Tue Mar 7 20:31:15 2023 -0800
Original commit hash: db9e77c97355a416acfee9e3cc989e7f649ce7df

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 1856e6be425169f6b8f0318aa6d0546f200d5fed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:39:43 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Add IsSimicsEnvironment() check for new MSR 0x1ab

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 15012778978
Original commit date: Thu Mar 2 09:32:29 2023 +0800
Change-Id: I3778cab08ff297cd3c127e7749e75585d0b8e542
Original commit hash: f582c8f30633f672b5eb73602c2a340b6c3784ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuSpecificFeaturesLib/PeiCpuSpecificFeatures.c
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuSpecificFeaturesLib/PeiCpuSpecificFeaturesLib.inf

================================================================================ 
Commit: b4a1e8bac5445111a974d703a2c09e53cba42a00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:39:39 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Update BIOS option to disable 3strike

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 15012778978
Original commit date: Thu Mar 2 09:29:30 2023 +0800
Change-Id: Ie458e7ed6e7356ee2735344e50ab22d2917c3508
Original commit hash: cea04adab1d6e7bfb34e645728cbdef688b31bfc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuSpecificFeaturesLib/PeiCpuSpecificFeatures.c
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuSpecificFeaturesLib/PeiCpuSpecificFeaturesLib.inf

================================================================================ 
Commit: 450be7fea0c2a35a519feff387df78ce9055b8d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:39:35 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3102_00

Hsd-es-id: N/A
Original commit date: Tue Mar 7 10:54:07 2023 -0800
Original commit hash: f15846675ac70c4ef96505b19530038b05c782ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 38709469fc74cffb542acbf019cf71a7c6d31f90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:39:30 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S]: MSR address 608h values is not programmed correctly.

[Issue Description]
MSR address 608h values is not programmed correctly
with Acoustic Noise bios knobs.

[Resolution]
Remove the implementation which disable Acoustic Noise when OC
enabled as per comment 2269329655.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16019699405
Original commit date: Mon Feb 20 12:01:21 2023 +0530
Change-Id: I51f7a1364c6dddc3aa650edb74a88311775ac9c2
Original commit hash: 8291ab7a715329f79985797cac4ff06f490578ff

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 3c20c6d55595d7dd2482cfdc72c75e062b99a773 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:39:26 2023 +0530 
-------------------------------------------------------------------------------- 
Refine the naming from "ExtraTurbo Voltage" to "Adaptive Voltage"

[Feature Description]
Rename "ExtraTurbo Voltage" to "Adaptive Voltage" in each domains.

Package/Module: ClientOneSiliconPkg, MeteorLakeFspPkg,
MeteorLakePlatSamplePkg

[Impacted Platform]
MTLS

Hsd-es-id: 15012761130
Original commit date: Tue Feb 21 17:41:46 2023 +0800
Change-Id: I5d1bc2eed1eb107a991b44fa83d3c8dc4e6141d2
Original commit hash: 6a3e3e03e697ca9b975b5bd374f779facb5555e8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetup.uni
MeteorLakePlatSamplePkg/Setup/OverClockStringPool.hfr

================================================================================ 
Commit: e88d37b67ddd6e71537693bfb1bb5f510249b3ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:39:21 2023 +0530 
-------------------------------------------------------------------------------- 
Watchdog Timer is not working after setting enable in BIOS page

[Issue Description]
Watchdog Timer is not working after setting enable in BIOS page

[Resolution]
1. Stop WatchDog Timer after sending DID, then start BIOS WatchDog
Timer if the corresponding option policy is true with non-zero value
in the BIOS timeout setting.
2. Register an EndOfDxe event after starting BIOS WatchDog Timer
to stop BIOS WatchDog Timer before any third party Option ROM.
3. Start BIOS WatchDog Timer after third party Option ROM is complete.
4. In the end of ReadyToBoot phase, Stop WatchDog Timer and start OS
WatchDog Timer if the corresponding option policy is true with
non-zero value in the OS timeout setting.
5. Stop WatchDog Timer before entering BIOS page.

Package/Module:
ClientOneSiliconPkg/IpBlock/Amt
PlatSamplePkg/Features/Amt

[Impacted Platform]
ALL.

Hsd-es-id: 15012935697
Original commit date: Fri Mar 3 15:31:17 2023 +0800
Change-Id: I6a738c6f4185737bb0371d48c5b5148516119af0
Original commit hash: 35f9baabef44cab6860f1b7a8c0e42d02078901a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DxeAmtHeciLib.h
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.c
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.h
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.inf
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/AmtSupport.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/AmtSupport.h
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 23dbeac88312f611383cade458e60d23a9db5041 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:39:16 2023 +0530 
-------------------------------------------------------------------------------- 
Fixed static code analysis 3097_00 errors

[Issue Description]
'PidsAicIoeSize' might be used uninitialized in this function.
Null pointer 'PidsAicIoe' that comes from line 194 may be
dereferenced at line 249.

[Resolution]
Added NULL check.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16017217979
Original commit date: Mon Mar 6 13:56:00 2023 +0530
Change-Id: I5f771fbbce44e4b12552a826394d8926101b5536
Original commit hash: 514c21027db05e0f1f6fdea6f28fa68b9f75acc7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/HsioSocLib/HsioSocLibMtl.c

================================================================================ 
Commit: 8e55116a351774fcc815621b5279a3320d34b0eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:39:12 2023 +0530 
-------------------------------------------------------------------------------- 
IPU setup option should be grayed out when IPU is fused off from silicon

[Feature Description]
IPU setup option should be grayed out when IPU is fused off from silicon

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16019946874
Original commit date: Mon Mar 6 18:43:41 2023 +0530
Change-Id: I60498591879ac2ffa10748cba9e9822a7043da43
Original commit hash: 60e2a76781bf3f04d5e2ef6944d0161f4f06fab5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 0bf6793ecbf65bfb2fc3935303103beaf8c2efb9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:39:07 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] SNPS PHY HSIO OEM Tune ability

[Feature Description]
Implementation of SPHY update. If CSME and BIOS Sphy version doesn't match,
BIOS will push new version of Sphy to CSME

Package/Module:
ClientOneSiliconPkg
MeteorLakePlatSamplePkg
MeteorLakeFspPkg

[Impacted Platform]
ALL

Hsd-es-id: 16019647393
Original commit date: Tue Feb 7 19:29:06 2023 +0530
Change-Id: I97390c323f9ae30f9c8b1918301d68491ab653e0
Original commit hash: 572e4f8d9f2e8e60c217fdd739f134a3466d73d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Hsio/HsioConfig.h
ClientOneSiliconPkg/Include/MchiMsgs.h
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/Library/ChipsetInitLib.h
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/ChipsetInitLib/ChipsetInitLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf

================================================================================ 
Commit: b4a6430b005565a9ab62b94929be203887ac1be0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:39:02 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3101_01

Hsd-es-id: N/A
Original commit date: Mon Mar 6 20:31:18 2023 -0800
Original commit hash: 9d9a9eb26a90410f2fc601c4fdd450a2d4488129

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 132df25e5dbac8fda629c3b7e2fcbeccb8025a6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:38:56 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLP] [GCS] Changes for default setup menu in GCS

[Feature Description]
Remove the short term setting that was requested
by the factory for testing purposes.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTLP GCS

Hsd-es-id: 14018809215
Original commit date: Thu Mar 2 17:49:03 2023 +0800
Change-Id: Id35fbb71feccb4c69dd168e7ba9b653007972f1f
Original commit hash: e4064c543f8bbb74c315ae8a323e999f5ca8620e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 8b917c07423de1216bab3bd2e3629c76018031b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:38:51 2023 +0530 
-------------------------------------------------------------------------------- 
TCSS Support : ARL-SBGA ERB DDR5 SODIMM

[Feature Description]
Support ARLS ERB BIOS tcss part.

Package/Module:
Intel\MeteorLakeBoardPkg

[Impacted Platform]
ARLS.

Hsd-es-id: 14018706877
Original commit date: Thu Mar 2 22:16:56 2023 -0800
Change-Id: Ieec9267716f26fc6f3699f754254b50fa54c088f
Original commit hash: 918c58627fab7e953d0737c99d9551a49a7b7ab2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciArlSbgaErb.asl
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdArlSBGASodimm1DErb.dsc

================================================================================ 
Commit: e5c3b4a14593b35d0d676db62770605f067c3acb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:38:47 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3101_00

Hsd-es-id: N/A
Original commit date: Mon Mar 6 12:36:07 2023 -0800
Original commit hash: 83e7c60622102abe467070ca626250183aba901c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 742b937af66737e0f8874158db93de7f2f58e4e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:38:42 2023 +0530 
-------------------------------------------------------------------------------- 
Enlarge MTLS FSPM FV space

[Feature Description]
Enlarge MTLS FSPM size to 1472K/832K and aligned
FSP size between GCC and VS build.
With the change, MTLS FSP total size will be
Debug: 2236K and Release: 1280K

Package/Module: MeteorLakeBoardPkg, MeteorLakeFspPkg

[Impacted Platform]
MTLS

Hsd-es-id: 22012119049
Original commit date: Thu Mar 2 02:21:18 2023 +0800
Change-Id: If80c39c6f2539409fc521ee9a9d3529f500e32b5
Original commit hash: fdeb3ca1d2f6632ca454d299914a0f1e3d1bb289

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeSkuSRes.fdf
MeteorLakeFspPkg/MeteorLakeFspPkg.fdf

================================================================================ 
Commit: 9d0667d998d2f744c20e24cdbe83b37845120cb1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:38:38 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Update MRC input parameters to use
COMPARE_AND_UPDATE_POLICY instead of UPDATE_POLICY

[Feature Description]
On first boot, we should compare the policy default with setup default
and if there is a mismatch print information.

MRC should convert input paramters that use UPDATE_POLICY which does
not compare against setup default, with COMPARE_AND_UPDATE_POLICY which
does compare against setup default and prints a warning in log if there
is a mismatch

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 14018805323
Original commit date: Thu Mar 2 09:19:25 2023 -0700
Change-Id: I67dff16e1232d52c9ed1749165f47705d61549ec
Original commit hash: 37bcc609f1fc0e27a51827a48df6974e1b18c74a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: c77f228d110c2a1b14f27f86134cfc7fc05d56ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:38:33 2023 +0530 
-------------------------------------------------------------------------------- 
MTL- Update debug message MMIO min. size

[Issue Description]
Debug message is wrong about the MMIO minimum size

[Resolution]
Updated MMIO Min sze to 2048MB

Package/Module:PeiHostBridgeInitLib

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 16019955730
Original commit date: Mon Mar 6 16:14:27 2023 +0530
Change-Id: Ic2c6339aa5e7026763f39d7952a5725022b99a01
Original commit hash: c7f4048138de13b746582648c0e969b704cb1f79

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.c

================================================================================ 
Commit: 604eadefd95aeb92e58f78c95c6dd2e7fb51a0f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:38:29 2023 +0530 
-------------------------------------------------------------------------------- 
Fix BSOD while using socwatch

[Issue Description]
TBT PMEM windows need to be 32GB for each port.
4 ITBT take 128GB PMEM windows. But IGD takes
128GB PMEM windows. The SOC PMEM base is 256GB.
Other IP PMEM size will cause PMEM size over 512GB
boundary. This caused BSOD while using socwatch.

[Resolution]
Roll back the PMEM change.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16019908965
Original commit date: Mon Mar 6 10:22:45 2023 +0800
Change-Id: Ibf8f115f05ab50ef615f088debcd06af17bfd7c7
Original commit hash: f155175e2fc875e9025ff0e8fb7a70ee9a6d388a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/IntegratedTbtOptions.hfr

================================================================================ 
Commit: 15efb4485ce6bb2ac1eae2523bc5c5e1f0d4e107 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:38:24 2023 +0530 
-------------------------------------------------------------------------------- 
Dynamic MMIO Size calculation avoid DRAM overlap

[Issue Description]
With Lesser MMIO Size some of the design are collide with the DRAM
which is casuing the unexpacted behavior like the ASSERTs in different
modules.

[Resolution]
the Dynamic MMIO calculation is needed which is based on how much mmio
size is avaiable from TOLUD

Package/Module:HostBridge

[Impacted Platform]
MTL

Hsd-es-id: 14018150546
Original commit date: Fri Mar 3 13:06:26 2023 +0530
Change-Id: Id49e6453a4e187189d74dc5faa0383ef64ea716a
Original commit hash: f9bcbc1188da6e6f0acd611bb1d66ef737a0bb16

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.c

================================================================================ 
Commit: e6d009665bf27ae48e4ec45bbc539d3e072ff559 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:38:20 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3097_00

Hsd-es-id: N/A
Original commit date: Sun Mar 5 20:31:10 2023 -0800
Original commit hash: 8fa6471243be408e4ed90a07a26f5e97117c9bbd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: bd4e0254fa4fe0a7b14759803202ada810d2e4fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:38:16 2023 +0530 
-------------------------------------------------------------------------------- 
C1S: _CPC() uses P0 to calculate NominalPerformance when P1<MaxP1/2.55

Windows OS expects NominalPerformance >= ReferencePerformance / 2.55 where
* NominalPerformance = MAILBOX_BIOS_CMD_DFX.DATA[bits 15:8] * IpcScaling[i]
* ReferencePerformance = MaxNonTurboRatio * IpcScaling[i]

So when the condition check fails, use P0 ratio instead.

Package/Module: ClientOneSiliconPkg/CpuInfoFruLib

[Impacted Platform]
ALL

Hsd-es-id: 15012921141
Original commit date: Fri Feb 24 13:39:17 2023 +0800
Change-Id: Ief0fd66a3717000a1d13539afead16445badc058
Original commit hash: 7425c69f5bddeb1f1448ae89e7c3e5225eaa2e0e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 08744a88678ac25119ef2fd447f6b97bce740b0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:38:12 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3096_00

Hsd-es-id: N/A
Original commit date: Sat Mar 4 20:31:15 2023 -0800
Original commit hash: cd6cd34b1f525daafbb0c344ee1f950dd19dac49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 67c216a9c02b2473e91c72d67cb2e4d83775994f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:38:08 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3095_00

Hsd-es-id: N/A
Original commit date: Fri Mar 3 20:31:34 2023 -0800
Original commit hash: 1620395dba897f2abafb9d3fbc4198630486541f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 05878792771806e4b1462916417d756c12cf4c08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:38:04 2023 +0530 
-------------------------------------------------------------------------------- 
MTL-S Remove PO Safe Settings

[Feature Description]
Remove Safe Settings:
EnableThermalMonitor
EnableDptf
ComputeDieSscEnable
SocDieSscEnable
ThreeStrikeCounter

Package/Module: MeteorLakeBoards

[Impacted Platform]
S

Hsd-es-id: 14018704302
Original commit date: Wed Mar 1 11:52:50 2023 -0800
Change-Id: Ib5683e188e3bad63f954de504565ffc59fd58859
Original commit hash: 60b7660ab1b9ba673d3755b97683faf5dd0ebc10

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 94327aac30271d91a1599c4dd3119ba446f102c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:38:00 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL][SWCM]Fix potential array access risk in DP path codes

[Issue Description]
Quality report warnings indicate the potential risk in array access.

[Resolution]
Adding array boundary checking codes to make sure the valid access.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
Default ALL

Hsd-es-id: 16019835371
Original commit date: Thu Mar 2 10:34:43 2023 +0800
Change-Id: Idbb57a0d484296fb5955db2e6b334632c54e87f8
Original commit hash: 2d5028c08768870353ef6bd8b2d8f31e4bb76886

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4ConfigLayer.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/DpPath.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/DpTunnel.c

================================================================================ 
Commit: 3141500f78521b7d951367050668c670a8066e89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:37:55 2023 +0530 
-------------------------------------------------------------------------------- 
GetGpiSmiNumFromPad() incorrectly iterates through communities
and groups to calculate GpiNum

[Issue Description]
GetGpiSmiNumFromPad() incorrectly iterates through communities
and groups to calculate GpiNum. There is a potential for the
index in the second for() look to over or under increment.

[Resolution]
Use GetGlobalGroupIndex() method to properly calculate GpiNum
and align mechanism of GpioNum calculation in GetGpiSmiNumFromPad()
and GetPadFromGpiSmiNum() functions.

Package/Module:
GPIOV2

[Impacted Platform]
ALL

Hsd-es-id: 18027926822
Original commit date: Fri Feb 24 13:57:47 2023 +0100
Change-Id: I2e5e79186c06d25050f35c51b87728e0ef24b35f
Original commit hash: 0152d786b5ceb94580a45cd216616eed29880e73

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Common/GpioV2ServicesCommonLib.c

================================================================================ 
Commit: d61a5ea2ace6ea5e792382140592f53a0ff38a3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:37:51 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Support BGUP Capsule Update signed with RSA3072/SHA256

[Feature Description]
- BiosGuard had been upgraded the certificate into RSA3072/SHA256.
- Change is used to support capsule update that BGUP signed with 3K key.

Package/Module: CapsuleFeaturePkg/PlatformFlashAccessLib

[Impacted Platform]
ALL.

Hsd-es-id: 15012871389
Original commit date: Mon Feb 27 13:29:40 2023 +0800
Change-Id: Ie2783c88bd802071204617b2b2e8af0f732927df
Original commit hash: b3080ca7ab3d74276111b4edf4f15a1bf14a38d0

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformFlashAccessLib/BgupImageSupport.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformFlashAccessLib/BgupImageSupport.h
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformFlashAccessLib/PlatformFlashAccessLibInternal.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformFlashAccessLib/PlatformFlashAccessLibInternal.h

================================================================================ 
Commit: a364650ee57f3cb9b5616b348e4aa2a4ab338149 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:37:47 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M] Hot Plug of Type-c Devices not enumerating after first boot.

[Issue Description]
Hot Plug of Type-c Devices not enumerating after first boot of
freshly flashed IFWI/BIOS.

[Resolution]
1. Move set force power and update retimer version code change
from PEI phase to RegisterResetNotify phase.
2. Retimer update library debug improvements

Package/Module:TcssCapsuleFeaturePkg, MeteorLakeBoardPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
Default ALL

Hsd-es-id: 16019208232
Original commit date: Sun Feb 19 16:33:05 2023 +0800
Change-Id: I51369c366db3076123f60b54ba6bb49e6b83ec45
Original commit hash: b3cec5c46fff9d888ff3aa6c38ad407a2022aa75

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDma.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Erb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5OnlyDpRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Sbc.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf1Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf2Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5MemSolderDowndTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvpBomSku.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5Gcs.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5GcsFab2.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdArlSBGASodimm1DErb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlMLp5xConf1PpvRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmB2bHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPSDdr5Ppv.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Simics/SkuIdMtlSSimics.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Simics/SkuIdMtlSimics.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlM/SkuIdMtlMLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlM/SkuIdMtlMLp5xAepp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlP/SkuIdMtlPLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlP/SkuIdMtlPLp5xBep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformDriver.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformDriver.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.inf
MeteorLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
MeteorLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.inf
MeteorLakePlatSamplePkg/Setup/PlatformSetup.c
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr
MeteorLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 44153b3c7528faab579f3b9052268fa2c87225fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:37:41 2023 +0530 
-------------------------------------------------------------------------------- 
Remove redundant code for which already removed

[Issue Description]
Build failure on the customer end

[Resolution]
Remove redundant code for CnviAudio.asl

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 14018806259
Original commit date: Fri Mar 3 14:38:50 2023 +0800
Change-Id: I836e4397f7918f625e4d20af8db3639b7767f9be
Original commit hash: e8b5a47b302fa5dad26318a4bd3ebfc3cd0235e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/MtlSocCnvi.asl

================================================================================ 
Commit: bae828e25549426b1ba334e7235ddac851f1f9ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:37:37 2023 +0530 
-------------------------------------------------------------------------------- 
Implement USB port mapping for GCS platform

[Feature Description]
Implement USB port mapping for GCS platform

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTLP GCS

Hsd-es-id: 14018767079
Original commit date: Thu Feb 23 18:06:55 2023 +0800
Change-Id: Ia2ae464a8f8bc9c55adf52e2dd52290a4dde6311
Original commit hash: dc1f0a21730fecad7394b614e9f6eb9cc3401dcc

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPGcs.asl
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5Gcs.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5GcsFab2.dsc

================================================================================ 
Commit: ddd2687f9f1fcfa6580c1bce84abb391dd323781 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:37:33 2023 +0530 
-------------------------------------------------------------------------------- 
Update correct XHCI port setting on MTL-S

[Issue Description]
Bluetooth device will display as ejectable device

[Resolution]
MTL-S has dedicated MTL_PCH_NVS and root bridge uses PC02, so
modify root bridge from PC00 to PC02 and get NVS via absolute path to
let _UPC and _PLD setting map to correct Bluetooth USB port scope

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 16019723040
Original commit date: Thu Mar 2 11:56:25 2023 +0800
Change-Id: Iab6553a4018cdbe4864da002b60de5ec01e3b28c
Original commit hash: a0a1badfb9c8ac0ce7b90265ec4dbee706f49868

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Connectivity.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSSD02Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSU1D01Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSU1DOC04Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSU2D03Rvp.asl

================================================================================ 
Commit: 31f9287313f1fd9d5a18f408422b20445c53b005 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:37:28 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3094_01

Hsd-es-id: N/A
Original commit date: Thu Mar 2 20:31:10 2023 -0800
Original commit hash: 0b1641b571502fbb9f41e874be34a5c41e5933bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 0297c89024597010f68cadd725bb63552c5e8c72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:37:24 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S] Modify GPIO settings for B_1, B_21, E_17 on MTL-S S04

[Feature Description]
Modify GPIO settings for B_1, B_21, E_17 to fix Sx autowake issue on S04

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 14018774533
Original commit date: Fri Feb 24 16:04:09 2023 -0800
Change-Id: I41c547de7e5e87e502c77c4d8a67b4d6a9203c5d
Original commit hash: f49b3a35d85dceeffc69aabe0dd4e800d7a5c29e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc

================================================================================ 
Commit: aa45db6a61bc699fb91f7b337e44f8c39beaa3fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:37:20 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S][SAPLL] ccu mux not set sapll freq correctly

[Issue Description]
Incorrect SA PLL frequency exposed in BIOS setup

[Resolution]
Correct SA PLL frequecy from 3200MHz to 2400MHz

Package/Module:
ClientOneSiliconPkg
MeteorLakeFspPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
S

Hsd-es-id: 15012901914
Original commit date: Wed Mar 1 07:25:42 2023 -0800
Change-Id: If251e30f39826f4059756e54277b370a0d138a81
Original commit hash: 3327a6c8d50dff093bbaecb7a3dfc9ed6f134b57

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 31b45ea224d7c6d200ba709a07071be2d5087e82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:37:15 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3094_00

Hsd-es-id: N/A
Original commit date: Thu Mar 2 11:26:15 2023 -0800
Original commit hash: a2341d8bd73407a6478edb97260b3cabef24678b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: efbb830d99bddd3cbae47593d42c1069b8c7e706 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:37:11 2023 +0530 
-------------------------------------------------------------------------------- 
MTL-SOC-S has NullPointer dereference in PSF code

[Issue description]
MTL-SOC-S has NullPointer dereference in PSF code, in function
PsfReloadDefaultPcieRpFunc

[Resolution]
PsfReloadDefaultPcieRpFunc should be called only for MTL-SOC-M.
Add NullPointer check in PsfReloadDefaultPcieRpFunc

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL-All

Hsd-es-id: 18027956549
Original commit date: Thu Mar 2 14:40:57 2023 +0100
Original commit hash: f430ac8d7b70b84a4a6313401546c371502ca7ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPreMem.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c

================================================================================ 
Commit: 46d7bbed47d703ac08f2c9d7818ce2cd618c6ca6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:37:06 2023 +0530 
-------------------------------------------------------------------------------- 
Revert commit "IMR transactions not going through VC1"

[Issue Description]
Commit cause PEI Assert in BootGuardLib.

[Resolution]
Reverted commit

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16019893101
Original commit date: Thu Mar 2 09:58:39 2023 +0100
Change-Id: I9213874801ce861a47a89f38b8da805b1005e0fe
Original commit hash: 2208b7ab0122e50be46b382841edb60b0f49a3a3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchMeLib/MtlPchMeLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInitPreMem.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLibFsp.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MeSocInitLib/PeiMeSocInitLib.c
ClientOneSiliconPkg/Include/Register/HeciRegs.h

================================================================================ 
Commit: fed95a2a606a5df5fad4aeb658cae21be8d05a02 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:37:02 2023 +0530 
-------------------------------------------------------------------------------- 
[TPM] Support TPM platform policy with 3K key / SHA384

[Issue Description]
SINIT launch is failing only with PTT due of configuring
default TPM primary policy to use Sha384.

[Resolution]
It appears that ACM does not need to store digest for both OEMx
i.e sha256 and sha384 - per the current design.
After changing the provisioning tool for sha384 to handle datasize
of 0x68 (104 bytes)
adding support for TPM platform policy with 3K key / SHA384

Package/Module:
MeteorLakeBoardPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
MeteorLake

Hsd-es-id: 16019786456
Original commit date: Wed Mar 1 13:26:07 2023 -0800
Change-Id: I1c86d010d602ac670215f907103e5c670b2cecf6
Original commit hash: f96c2637426e871a462a2040cf29f5f5b2d2c7c2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakePlatSamplePkg/Features/Txt/Library/PeiDxeTpmPlatformHierarchyLib/PeiDxeTpmPlatformHierarchyLib.c
MeteorLakePlatSamplePkg/Features/Txt/Library/PeiDxeTpmPlatformHierarchyLib/PeiDxeTpmPlatformHierarchyLib.inf

================================================================================ 
Commit: 2a58bd745a94a1e339fa750ca8f193eda1104326 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:36:58 2023 +0530 
-------------------------------------------------------------------------------- 
[DMI]Implement BWG Version 2.14

[Feature Description]
Implement DMI BWG 2.14 changes

Package/Module:
ClientOneSiliconPkg\IpBlock\Dmi

[Impacted Platform]
MTL-S

Hsd-es-id: 16019881644
Original commit date: Tue Feb 28 14:22:17 2023 +0530
Change-Id: Iabcecbc0e12be602a26cfecb7f94265645c893f7
Original commit hash: 495cbc8057cbf9ad99928b658c3d36f95b4ecff0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Dmi/IncludePrivate/Register/DmiRegs.h
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c

================================================================================ 
Commit: ca2ce7390fc73ffd350d816cabb4fb5000a2abc3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:36:53 2023 +0530 
-------------------------------------------------------------------------------- 
C1S: GetP1RatioFru treats SOC core as from die 1 and module 0

CPUID leaf 0x1F hides the die ID in module ID resulting SOC cores
are from module 8 of die 0, instead of module 0 of die 1.
Check the SOC atom APIC ID and hardcode treat them as from module 0
of die 1.

Package/Module: C1S/CpuInfoFruLib

[Impacted Platform]
ALL

Hsd-es-id: 15012872228
Original commit date: Fri Feb 24 13:22:52 2023 +0800
Change-Id: If1fa01315b7b6eb4fa28cc9f63a60b6f7e88d3e0
Original commit hash: 9de728d1a7286bd1f8f6e8c1f1fbba88820aa76f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 188f45db7901fc3a9eba3b2fca502668623af097 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:36:49 2023 +0530 
-------------------------------------------------------------------------------- 
CPU PM: Change _CPC() to fix HWP malfunction in E-core

[Feature Description]
Change _CPC() result as following:
ReferencePerformance = MSR_PLATFORM_INFO.MaxNonTurbo * IpcScaling[i];
// was 0
NominalFrequency = MAILBOX_BIOS_CMD_DFX.DATA[bits 15:8] * BusFrequency;
// was MSR_PLATFORM_INFO.MaxNonTurbo * BusFrequency
NominalPerformance = MAILBOX_BIOS_CMD_DFX.DATA[bits 15:8] * IpcScaling[i];
// was MSR_PLATFORM_INFO.MaxNonTurbo * IpcScaling[i]

The general idea is to use the actual P1 ratio for each CPU thread to
calculate NominalFrequency and NominalPerformance.
The ReferencePerformance is returend for each CPU thread using
the actual IPC scaling.
(xxPerformance always includes the IPC scaling information.)

Package/Module: ClientOneSiliconPkg/CpuPowerManagementDxe

[Impacted Platform]
ALL

Hsd-es-id: 15012872228
Original commit date: Thu Feb 23 22:37:18 2023 +0800
Change-Id: I32d88c1aee6350e54bffd9bed732ec9f97fb9cf1
Original commit hash: ce6000a20d2b68f77852787c7f82b7191507ebc1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/IncludePrivate/CpuNvsAreaDef.h
ClientOneSiliconPkg/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/ApHwp.asl
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/Cpu0Hwp.asl
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/CpuAcpiTables.inf
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/CpuNvs.asl
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/CpuNvsAreaInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/DxeCpuPowerManagement.inf

================================================================================ 
Commit: 42ba04f9f4a241256b2af2b0cd56d8e7a7a8ecbf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:36:45 2023 +0530 
-------------------------------------------------------------------------------- 
C1S/CpuInitDxe: Rename ModuleIdNum to ProcessorCountPerModule

[Feature Description]
Rename the local variable ModuleIdNum to ProcessorCountPerModule
to better explaining the meaning.

Package/Module: ClientOneSiliconPkg/CpuInitDxe

[Impacted Platform]
ALL

Hsd-es-id: 15012872228
Original commit date: Tue Feb 21 14:42:15 2023 +0800
Change-Id: I2cbaa1bb1d86f2c3165f5b5a5ef7738c4d720df4
Original commit hash: a11cd3cad28784fa3bb9be294ad0683b68d9a7a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuInit/Dxe/CpuInitDxe.c

================================================================================ 
Commit: 2b7392436cf8fd63848b67bed9fed19f0237f652 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:36:40 2023 +0530 
-------------------------------------------------------------------------------- 
CpuInitDxe: Avoid memory allocation for simpler code

[Feature Description]
The patch changes _CPU_INFO_PROTOCOL.CpuInfo
from pointer to static array to avoid memory allocation.
Additionally CPU_INFO.BrandString and CPU_INFO.CacheInfo
are changed from pointer to static array as well.

Package/Module: ClientOneSiliconPkg/CpuInitDxe

[Impacted Platform]
ALL

Hsd-es-id: 15012872228
Original commit date: Tue Feb 21 14:10:43 2023 +0800
Change-Id: I76413c0b6fbe5b7c31e3575603121b1eabe2b866
Original commit hash: d90a1bbd148397ec660d9eb2f4dd0973ad7dd5ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Protocol/CpuInfo.h
ClientOneSiliconPkg/IpBlock/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/IpBlock/CpuInit/Dxe/CpuInitDxe.h

================================================================================ 
Commit: 66f1f252f78cf4879e9c0931c352556ae1b244de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:36:36 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3093_01

Hsd-es-id: N/A
Original commit date: Wed Mar 1 20:31:23 2023 -0800
Original commit hash: e67e5409f2bafce1a4dc7018a2ccdada571e753d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 714e6a136e2b437105b8e4cc4934ff8ffcc1b788 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:36:31 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL][TCSS] Align resource of ITBT with DTBT

[Issue Description]
Resource of ITBT should align with DTBT.
But DTBT resource reservation changed.
Resource of ITBT didn't align with DTBT.

[Resolution]
Change ITBT resource reservation to align
with DTBT.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 15012876621
Original commit date: Wed Feb 22 13:50:48 2023 +0800
Change-Id: I03f8a6dc9e562c5b8600da79c78e270059132f70
Original commit hash: 3c6b3b9dfddcc57ce75e183e362f75162e737ec7

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/IntegratedTbtOptions.hfr

================================================================================ 
Commit: 30d757f9777837009acf39bc0efc6a0c1c50ac03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:36:27 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-PS][Win10] Issue fix: Observed Automatic wake from S5
due to XHCI due to Hotplug/unplug of USB

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
Metor Lake

Hsd-es-id: 15012832848
Original commit date: Fri Feb 17 18:25:14 2023 +0800
Change-Id: I5f7f73a77be1ed53ed7815940ccaeacb0b6a2c76
Original commit hash: bfa3d49d73b07de37b4bc2f312ac121cb5c2d847

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c

================================================================================ 
Commit: 577bb3fa12b6e04390ddb3356c70105a872e2f70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:36:23 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.10.8

Hsd-es-id: N/A
Original commit date: Wed Mar 1 16:49:10 2023 -0800
Original commit hash: 3faf43d9b21903b1d8c95a5b14b44259abd942b7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 68c05036ba5363cba08623f6648165e2c743835e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:36:19 2023 +0530 
-------------------------------------------------------------------------------- 
Board Support : ARL-SBGA ERB DDR5 SODIMM

[Feature Description]
Enable board support for ARL-SBGA ERB board

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: 14018706800
Original commit date: Tue Feb 21 14:21:26 2023 -0800
Change-Id: Iac7c5af7807dda4429a5e28df4fcb8c6edaccdf1
Original commit hash: 8b2c38045880cbcad3b5ff0d810e1b9c40cb4cf0

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/ArlSBGAErbRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvp2DPCRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpOcRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpSODIMMRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3SRvpLpss.asl
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdArlSBGASodimm1DErb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 37ac298f67da4f5f288d15ff9e553e91fd2329f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:36:10 2023 +0530 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Wed Apr 5 02:09:37 2023 -0700
Original commit date: Wed Apr 5 02:09:37 2023 -0700
Original commit hash: 37dc7736178ac3e26c728980ec2521ec4d863c61

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Protocol/CpuInfo.h
ClientOneSiliconPkg/Fru/MtlCpu/Include/Register/GenerationMsr.h
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPch.asl
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchMeLib/MtlPchMeLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiDxeSmmMtlPchPsfLib/MtlPchPsfLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInitPreMem.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLibFsp.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocInfoLib/MtlSocInfoLibCommon.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiHostBridgeIpStatusLib/PeiHostBridgeIpStatusLibMtlS.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/HsioSocLib/HsioSocLibMtl.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MeSocInitLib/PeiMeSocInitLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MtlSocPolicyLib/PeiMtlSocPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PcieRpSocLib/PcieRpSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPreMem.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ServicesInit/Pei/GpioV2PpiInitPei.c
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/Include/Register/HeciRegs.h
ClientOneSiliconPkg/Include/VoltageRegulatorCommands.h
ClientOneSiliconPkg/IncludePrivate/CpuNvsAreaDef.h
ClientOneSiliconPkg/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/IpBlock/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/IpBlock/CpuInit/Dxe/CpuInitDxe.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/ApHwp.asl
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/Cpu0Hwp.asl
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/CpuAcpiTables.inf
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/CpuNvs.asl
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/CpuNvsAreaInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/DxeCpuPowerManagement.inf
ClientOneSiliconPkg/IpBlock/GpioV2/IncludePrivate/GpioV2Functionalities.h
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Common/GpioV2ServicesCommonLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PsfLib.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c
ClientOneSiliconPkg/LibraryPrivate/PciIoLib/PciIoLib.c
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
Features/FirmwareGuard/CapsuleFeaturePkg/Include/Library/FWUpdateLib.h
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformFlashAccessLib/BgupImageSupport.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformFlashAccessLib/BgupImageSupport.h
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformFlashAccessLib/PlatformFlashAccessLibInternal.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformFlashAccessLib/PlatformFlashAccessLibInternal.h
Features/Security/ProtectedVariablePkg/Library/ProtectedVariableLib/ProtectedVariableCommon.c
MeteorLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvp2DPCRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpOcRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpSODIMMRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Xdci.asl
MeteorLakeBoardPkg/BiosId.env
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakeFspPkg/FspPkgPcdInit.dsc
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakeOpenBoardPkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPchPolicyInitLib.c
MeteorLakeOpenBoardPkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPolicyInitLib.inf
MeteorLakeOpenBoardPkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspSaPolicyInitLib.c
MeteorLakeOpenBoardPkg/OpenBoardPkg.fdf
MeteorLakeOpenBoardPkg/OpenBoardPkgPcdInit.dsc
MeteorLakeOpenBoardPkg/Policy/Library/DxeSiliconPolicyUpdateLib/DxeGopPolicyInit.c
MeteorLakeOpenBoardPkg/Policy/Library/DxeSiliconPolicyUpdateLib/DxeSiliconPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/SplitFv.py
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBiosUpdateImages.bat
MeteorLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBtGAcmUpdateImages.bat
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4ConfigLayer.h
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HiCoreLib/HiCoreEvt.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HiCoreLib/Usb4CtrlPkt.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HiCoreLib/Usb4CtrlPkt.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni
MeteorLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni
MeteorLakePlatSamplePkg/Setup/VoltageRegulatorSetup.hfr

================================================================================ 
Commit: f33b5357aec56c7219ca2bbf81e837eb0564644d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 24 11:35:29 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3084_89

Hsd-es-id: N/A
Original commit date: Tue Mar 21 03:24:42 2023 -0700
Original commit hash: 556a00fb870a75d33da48c3d594dad8b1dec8674

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuUnitTest/CpuUnitTest.dec
ClientOneSiliconPkg/IpBlock/CpuUnitTest/Include/CpuUnitTestCapability.h
ClientOneSiliconPkg/IpBlock/CpuUnitTest/Include/CpuUnitTestRegisters.h
ClientOneSiliconPkg/IpBlock/CpuUnitTest/Include/Library/CpuUnitTestRegistersLib.h
ClientOneSiliconPkg/IpBlock/CpuUnitTest/Library/CpuUnitTestRegistersLib/CpuUnitTestRegistersLib.c
ClientOneSiliconPkg/IpBlock/CpuUnitTest/Library/CpuUnitTestRegistersLib/CpuUnitTestRegistersLib.inf
ClientOneSiliconPkg/IpBlock/CpuUnitTest/Library/CpuUnitTestRegistersLib/CpuUnitTestRegistersLibBasic.c
ClientOneSiliconPkg/IpBlock/CpuUnitTest/Library/CpuUnitTestRegistersLib/CpuUnitTestRegistersLibCommon.h
ClientOneSiliconPkg/IpBlock/CpuUnitTest/Library/CpuUnitTestRegistersLib/CpuUnitTestRegistersLibConfigTdp.c
ClientOneSiliconPkg/IpBlock/CpuUnitTest/Library/CpuUnitTestRegistersLib/CpuUnitTestRegistersLibTurbo.c
ClientOneSiliconPkg/Library/AcpiDebugLib/AcpiAssert.asl
ClientOneSiliconPkg/SiPkg.dec
LICENSE.txt
