git clone --depth 1 --no-tags https://github.com/Ahmed-Salah-312/VGA_controller.git f:/verilog_sva_gh_scraper/data/full_repos/692585303
git clone --depth 1 --no-tags https://github.com/dinuo88/Processor-design-and-practice.git f:/verilog_sva_gh_scraper/data/full_repos/692407665
git clone --depth 1 --no-tags https://github.com/Vansh203/2n_to_1_MUX.git f:/verilog_sva_gh_scraper/data/full_repos/686584798
git clone --depth 1 --no-tags https://github.com/HarshPatel1503/Sync_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/686612897
git clone --depth 1 --no-tags https://github.com/amirs2312/Digital-Systems-Design.git f:/verilog_sva_gh_scraper/data/full_repos/686612538
git clone --depth 1 --no-tags https://github.com/bsrimann/HDL_bits_solutions_last.git f:/verilog_sva_gh_scraper/data/full_repos/686623362
git clone --depth 1 --no-tags https://github.com/diadatp/shiny-octo-chainsaw.git f:/verilog_sva_gh_scraper/data/full_repos/688748724
git clone --depth 1 --no-tags https://github.com/ionutpasat/CN2.git f:/verilog_sva_gh_scraper/data/full_repos/688931647
git clone --depth 1 --no-tags https://github.com/AidanL2106/TT4_Submission.git f:/verilog_sva_gh_scraper/data/full_repos/688963689
git clone --depth 1 --no-tags https://github.com/Asma-Mohsin/AI_based_design-CyberGuard_Fortifying_Tomorrows_data.git f:/verilog_sva_gh_scraper/data/full_repos/688844015
git clone --depth 1 --no-tags https://github.com/mohamedEbrahimElsayed/FIFO-project.git f:/verilog_sva_gh_scraper/data/full_repos/687958600
git clone --depth 1 --no-tags https://github.com/PROJECT-SLASIC/32-bit-alu.git f:/verilog_sva_gh_scraper/data/full_repos/687943352
git clone --depth 1 --no-tags https://github.com/TonyHo722/yosys_study.git f:/verilog_sva_gh_scraper/data/full_repos/690428385
git clone --depth 1 --no-tags https://github.com/sadiqb999/Arithmetic-Logic-Design-Quartus.git f:/verilog_sva_gh_scraper/data/full_repos/689850933
git clone --depth 1 --no-tags https://github.com/xiangwei3490/xiangwei3490.git f:/verilog_sva_gh_scraper/data/full_repos/685118588
git clone --depth 1 --no-tags https://github.com/Botond24/DigTec-BME.git f:/verilog_sva_gh_scraper/data/full_repos/687036797
git clone --depth 1 --no-tags https://github.com/mlhoustoniii/ECE4305L.git f:/verilog_sva_gh_scraper/data/full_repos/687846195
git clone --depth 1 --no-tags https://github.com/mohamedelshafie/UART-design-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/687937729
git clone --depth 1 --no-tags https://github.com/gowthami-codes/up_counter.git f:/verilog_sva_gh_scraper/data/full_repos/685364154
git clone --depth 1 --no-tags https://github.com/yashas-adi/pes_vending_machine.git f:/verilog_sva_gh_scraper/data/full_repos/685903548
git clone --depth 1 --no-tags https://github.com/FF-Industries/pes_se_M.git f:/verilog_sva_gh_scraper/data/full_repos/685896800
git clone --depth 1 --no-tags https://github.com/kennyayala29/encoder-decoder.git f:/verilog_sva_gh_scraper/data/full_repos/685889425
git clone --depth 1 --no-tags https://github.com/tredden330/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/686686958
git clone --depth 1 --no-tags https://github.com/Ninot1Quyi/MIPS-five-level-pipeline-CPU-design.git f:/verilog_sva_gh_scraper/data/full_repos/687324375
git clone --depth 1 --no-tags https://github.com/IRiDecenT/digital_logic_project.git f:/verilog_sva_gh_scraper/data/full_repos/686821555
git clone --depth 1 --no-tags https://github.com/shuvaa712148/Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/689078596
git clone --depth 1 --no-tags https://github.com/LeeAng0513/RISC-V-Processor-Design-RV32IM-.git f:/verilog_sva_gh_scraper/data/full_repos/688900362
git clone --depth 1 --no-tags https://github.com/Yuhua-Y/icc2014.git f:/verilog_sva_gh_scraper/data/full_repos/688876759
git clone --depth 1 --no-tags https://github.com/CenMert/Delta-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/691142654
git clone --depth 1 --no-tags https://github.com/Graffitio/Harman_FPGA_Ultrasonic.git f:/verilog_sva_gh_scraper/data/full_repos/690967479
git clone --depth 1 --no-tags https://github.com/Huch0/LogicCircuitDesignAndExperiment.git f:/verilog_sva_gh_scraper/data/full_repos/690534903
git clone --depth 1 --no-tags https://github.com/Pinigelbard/Clock_divide_by_3.git f:/verilog_sva_gh_scraper/data/full_repos/689650667
git clone --depth 1 --no-tags https://github.com/akashbrijesh/NN_on_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/689651840
git clone --depth 1 --no-tags https://github.com/y-mizukura/COUNT4.git f:/verilog_sva_gh_scraper/data/full_repos/689694021
git clone --depth 1 --no-tags https://github.com/shuchita1505/Voting_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/689517844
git clone --depth 1 --no-tags https://github.com/YHK00103/CO-Lab1-32-bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/690057301
git clone --depth 1 --no-tags https://github.com/riadhbenabdelhamid/PWM_4Channels-chatGPT.git f:/verilog_sva_gh_scraper/data/full_repos/690570313
git clone --depth 1 --no-tags https://github.com/Kalai21-creator/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/690895475
git clone --depth 1 --no-tags https://github.com/kasrakamali/8-bit-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/686004920
git clone --depth 1 --no-tags https://github.com/db2260/mp3-decoder.git f:/verilog_sva_gh_scraper/data/full_repos/685971460
git clone --depth 1 --no-tags https://github.com/VipulNeharwal/Digital-Alarm-Clock-DAC-.git f:/verilog_sva_gh_scraper/data/full_repos/686315544
git clone --depth 1 --no-tags https://github.com/DanialFathpour/Verilog_Scripts.git f:/verilog_sva_gh_scraper/data/full_repos/685910619
git clone --depth 1 --no-tags https://github.com/Nirmal-Kumar-S/Deep-Neural-Network.git f:/verilog_sva_gh_scraper/data/full_repos/691902166
git clone --depth 1 --no-tags https://github.com/JimmyGan1012/EE150A_Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/691672187
git clone --depth 1 --no-tags https://github.com/Superbbbbbb/HUST-Project-of-Hardware-System.git f:/verilog_sva_gh_scraper/data/full_repos/685061276
git clone --depth 1 --no-tags https://github.com/irfanyucesan/EE2003-Digital-Design-Lab-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/692435841
git clone --depth 1 --no-tags https://github.com/TakuHiwa/Log_Thesis.git f:/verilog_sva_gh_scraper/data/full_repos/691372203
git clone --depth 1 --no-tags https://github.com/eigengravy/cs-f215.git f:/verilog_sva_gh_scraper/data/full_repos/687834116
git clone --depth 1 --no-tags https://github.com/AniketKumarC007/8Bit-Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/685598101
git clone --depth 1 --no-tags https://github.com/sodyn99/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/688295370
git clone --depth 1 --no-tags https://github.com/wsl5300/Vending-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/692347486
git clone --depth 1 --no-tags https://github.com/FlavioRobertoTavares/Projeto-3-SD.git f:/verilog_sva_gh_scraper/data/full_repos/692574222
git clone --depth 1 --no-tags https://github.com/varun18913/Transmitter-design-with-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/685322203
git clone --depth 1 --no-tags https://github.com/FF-Industries/DSD_AHP_RISC_V.git f:/verilog_sva_gh_scraper/data/full_repos/689353480
git clone --depth 1 --no-tags https://github.com/mrdunker/System_design_with_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/689718834
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL--DAY-36.git f:/verilog_sva_gh_scraper/data/full_repos/686234458
git clone --depth 1 --no-tags https://github.com/ScreamingPigeon/softcore-processor.git f:/verilog_sva_gh_scraper/data/full_repos/687210169
git clone --depth 1 --no-tags https://github.com/Vansh203/4_Bits_Synchronous_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/686585039
git clone --depth 1 --no-tags https://github.com/Benisonpin/isp_TWLCEO.git f:/verilog_sva_gh_scraper/data/full_repos/686603627
git clone --depth 1 --no-tags https://github.com/guttatus/verilog-examples.git f:/verilog_sva_gh_scraper/data/full_repos/686638288
git clone --depth 1 --no-tags https://github.com/GauthamMulay/pes_pipemultiplier.git f:/verilog_sva_gh_scraper/data/full_repos/687440825
git clone --depth 1 --no-tags https://github.com/Chiao2002/DCCDLAB_HW.git f:/verilog_sva_gh_scraper/data/full_repos/687369812
git clone --depth 1 --no-tags https://github.com/rajivbishwokarma/tensil_mnist_morse.git f:/verilog_sva_gh_scraper/data/full_repos/687795727
git clone --depth 1 --no-tags https://github.com/mbalestrini/caravel_wrapped_hack_soc_MPW3_alive_test.git f:/verilog_sva_gh_scraper/data/full_repos/688064292
git clone --depth 1 --no-tags https://github.com/nanoluka/gesrec.git f:/verilog_sva_gh_scraper/data/full_repos/688672767
git clone --depth 1 --no-tags https://github.com/Hyp3Boy/arch.git f:/verilog_sva_gh_scraper/data/full_repos/688722331
git clone --depth 1 --no-tags https://github.com/Ervin-Ranjan/verilog_codes.git f:/verilog_sva_gh_scraper/data/full_repos/687328662
git clone --depth 1 --no-tags https://github.com/Aatish-Om/pes_1_4_demux.git f:/verilog_sva_gh_scraper/data/full_repos/686726574
git clone --depth 1 --no-tags https://github.com/TarcizioLafaiete/IntroducaoSistemasLogicos.git f:/verilog_sva_gh_scraper/data/full_repos/686099075
git clone --depth 1 --no-tags https://github.com/jagadishpillala/Sequence_detector.git f:/verilog_sva_gh_scraper/data/full_repos/686225216
git clone --depth 1 --no-tags https://github.com/mo-faruque/MIPS_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/688158396
git clone --depth 1 --no-tags https://github.com/Yuhua-Y/icc2021_college.git f:/verilog_sva_gh_scraper/data/full_repos/688880730
git clone --depth 1 --no-tags https://github.com/MrBulgogi/FPGA-projects.git f:/verilog_sva_gh_scraper/data/full_repos/690030079
git clone --depth 1 --no-tags https://github.com/YHK00103/CO-Lab2-Single-Cycle-CPU-Simple-Edition.git f:/verilog_sva_gh_scraper/data/full_repos/690081132
git clone --depth 1 --no-tags https://github.com/nbhup/Contra.git f:/verilog_sva_gh_scraper/data/full_repos/689863878
git clone --depth 1 --no-tags https://github.com/chandanabgowda/Encoder.git f:/verilog_sva_gh_scraper/data/full_repos/690687911
git clone --depth 1 --no-tags https://github.com/mahdihemasian/Advance-Computer-Structure.git f:/verilog_sva_gh_scraper/data/full_repos/690732639
git clone --depth 1 --no-tags https://github.com/pjb325/ECE-128-Lab-2.git f:/verilog_sva_gh_scraper/data/full_repos/690734218
git clone --depth 1 --no-tags https://github.com/Sharathsv08/Frequency-divide-by-two.git f:/verilog_sva_gh_scraper/data/full_repos/690875157
git clone --depth 1 --no-tags https://github.com/CroosJJSE/combinational_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/688919945
git clone --depth 1 --no-tags https://github.com/Omarafifi1/synchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/691674162
git clone --depth 1 --no-tags https://github.com/Shion-KR/Verilog_WEEK02.git f:/verilog_sva_gh_scraper/data/full_repos/689626916
git clone --depth 1 --no-tags https://github.com/AhmedOsama2000/Data_Memory_System.git f:/verilog_sva_gh_scraper/data/full_repos/689326293
git clone --depth 1 --no-tags https://github.com/G-M-Kim/Capstone_prj1_2023.git f:/verilog_sva_gh_scraper/data/full_repos/689502840
git clone --depth 1 --no-tags https://github.com/Howie354/AXI_4.0.git f:/verilog_sva_gh_scraper/data/full_repos/690086492
git clone --depth 1 --no-tags https://github.com/evilcat311/CPET561.git f:/verilog_sva_gh_scraper/data/full_repos/690218658
git clone --depth 1 --no-tags https://github.com/Sanraj-Lachhiramka/Traffic_Light_in_Fpga.git f:/verilog_sva_gh_scraper/data/full_repos/691969281
git clone --depth 1 --no-tags https://github.com/freepengui/MAMBA-asym.git f:/verilog_sva_gh_scraper/data/full_repos/691866506
git clone --depth 1 --no-tags https://github.com/Balmiki4/Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/691769805
git clone --depth 1 --no-tags https://github.com/MohamedDawod29/Elevator.git f:/verilog_sva_gh_scraper/data/full_repos/685068739
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL--DAY-34.git f:/verilog_sva_gh_scraper/data/full_repos/685171071
git clone --depth 1 --no-tags https://github.com/KONETISUPRIYA/MAJORPROJECT-KSUPRIYA.git f:/verilog_sva_gh_scraper/data/full_repos/685549093
git clone --depth 1 --no-tags https://github.com/neilyes52/SoCLab.git f:/verilog_sva_gh_scraper/data/full_repos/685561681
git clone --depth 1 --no-tags https://github.com/Hemanth798/Trafficlight_Controller-Using-Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/685490531
git clone --depth 1 --no-tags https://github.com/Rexysauce/verilog-projects.git f:/verilog_sva_gh_scraper/data/full_repos/685231763
git clone --depth 1 --no-tags https://github.com/Pranav1723/pes_rca.git f:/verilog_sva_gh_scraper/data/full_repos/685903313
git clone --depth 1 --no-tags https://github.com/ege-turan/ask_receive_v2.git f:/verilog_sva_gh_scraper/data/full_repos/685713185
git clone --depth 1 --no-tags https://github.com/Anirudh-Sridharr/PES_Dfilter.git f:/verilog_sva_gh_scraper/data/full_repos/686049660
git clone --depth 1 --no-tags https://github.com/lalithlochanr/pes_fibonacci.git f:/verilog_sva_gh_scraper/data/full_repos/686002207
git clone --depth 1 --no-tags https://github.com/EfelerGibi/DeltaCaravelTutorial.git f:/verilog_sva_gh_scraper/data/full_repos/685626290
