// Seed: 3033159068
module module_0;
  wire id_1 = id_2;
  assign module_3.type_1 = 0;
endmodule
module module_1;
  assign id_1 = id_1;
  assign id_2 = "";
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  wor   id_0,
    output tri   id_1,
    input  wor   id_2,
    id_7,
    input  uwire id_3,
    output uwire id_4,
    output wand  id_5
);
  id_8(
      .id_0(id_4), .id_1(id_0.id_3), .id_2(id_5)
  );
  module_0 modCall_1 ();
  wire id_9;
  wire id_10;
endmodule
module module_3 (
    output wand id_0,
    input  tri  id_1,
    output tri0 id_2,
    input  tri  id_3,
    input  wor  id_4,
    input  wand id_5
);
  wire id_7;
  xor primCall (id_0, id_1, id_3, id_4, id_5, id_7, id_8, id_9);
  tri id_8, id_9;
  module_0 modCall_1 ();
  id_10(
      id_9 != -1, -1, 1
  );
  assign id_9 = id_5;
endmodule
