set a(0-1473) {NAME asn(acc#8(1))#1 TYPE ASSIGN PAR 0-1472 XREFS 88159 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-1476 {}}} SUCCS {{258 0 0-1476 {}}} CYCLES {}}
set a(0-1474) {NAME asn(blue_xy(0))#1 TYPE ASSIGN PAR 0-1472 XREFS 88160 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-1476 {}}} SUCCS {{258 0 0-1476 {}}} CYCLES {}}
set a(0-1475) {NAME asn(blue_xy(1))#1 TYPE ASSIGN PAR 0-1472 XREFS 88161 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-1476 {}}} SUCCS {{259 0 0-1476 {}}} CYCLES {}}
set a(0-1477) {NAME aif#47:aif:aif:asn(aif#47:land.sva#1) TYPE ASSIGN PAR 0-1476 XREFS 88162 LOC {0 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {} SUCCS {{258 0 0-1712 {}}} CYCLES {}}
set a(0-1478) {NAME aif#45:aif:asn(land#14.sva#1) TYPE ASSIGN PAR 0-1476 XREFS 88163 LOC {0 0.9999999250000037 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {} SUCCS {{258 0 0-1693 {}}} CYCLES {}}
set a(0-1479) {NAME aif#41:aif#1:asn(land#11.sva#1) TYPE ASSIGN PAR 0-1476 XREFS 88164 LOC {0 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {} SUCCS {{258 0 0-1716 {}}} CYCLES {}}
set a(0-1480) {NAME blue_xy:asn(blue_xy(1).sva#2) TYPE ASSIGN PAR 0-1476 XREFS 88165 LOC {0 0.9999999250000037 2 0.8815978059201097 2 0.8815978059201097 3 0.404680179765991} PREDS {} SUCCS {{258 0 0-1661 {}}} CYCLES {}}
set a(0-1481) {NAME blue_xy:asn(blue_xy(0).sva#2) TYPE ASSIGN PAR 0-1476 XREFS 88166 LOC {0 0.9999999250000037 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {} SUCCS {{258 0 0-1659 {}}} CYCLES {}}
set a(0-1482) {NAME acc:asn(acc#8(1).sva#2) TYPE ASSIGN PAR 0-1476 XREFS 88167 LOC {0 0.9999999250000037 2 0.1901645154917742 2 0.1901645154917742 2 0.4470618526469074} PREDS {} SUCCS {{258 0 0-1626 {}}} CYCLES {}}
set a(0-1483) {NAME aif#17:aif:aif:asn(aif#17:land.sva#1) TYPE ASSIGN PAR 0-1476 XREFS 88168 LOC {0 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {} SUCCS {{258 0 0-1623 {}}} CYCLES {}}
set a(0-1484) {NAME aif#13:aif#1:asn(land#5.sva#1) TYPE ASSIGN PAR 0-1476 XREFS 88169 LOC {0 0.9999999250000037 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {} SUCCS {{258 0 0-1608 {}}} CYCLES {}}
set a(0-1485) {NAME aif:aif:asn(land.sva#1) TYPE ASSIGN PAR 0-1476 XREFS 88170 LOC {0 0.9999999250000037 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{258 0 0-1584 {}}} CYCLES {}}
set a(0-1486) {NAME asn#175 TYPE {I/O_READ SIGNAL} PAR 0-1476 XREFS 88171 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {} SUCCS {{259 0 0-1487 {}}} CYCLES {}}
set a(0-1487) {NAME slc(vga_xy#1)#13 TYPE READSLICE PAR 0-1476 XREFS 88172 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-1486 {}}} SUCCS {{259 0 0-1488 {}}} CYCLES {}}
set a(0-1488) {NAME if:conc#3 TYPE CONCATENATE PAR 0-1476 XREFS 88173 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-1487 {}}} SUCCS {{258 0 0-1499 {}}} CYCLES {}}
set a(0-1489) {NAME asn#176 TYPE {I/O_READ SIGNAL} PAR 0-1476 XREFS 88174 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-1490 {}}} CYCLES {}}
set a(0-1490) {NAME slc(vga_xy#1)#14 TYPE READSLICE PAR 0-1476 XREFS 88175 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-1489 {}}} SUCCS {{259 0 0-1491 {}}} CYCLES {}}
set a(0-1491) {NAME if:conc#4 TYPE CONCATENATE PAR 0-1476 XREFS 88176 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-1490 {}}} SUCCS {{258 0 0-1497 {}}} CYCLES {}}
set a(0-1492) {NAME asn#177 TYPE {I/O_READ SIGNAL} PAR 0-1476 XREFS 88177 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-1493 {}}} CYCLES {}}
set a(0-1493) {NAME slc(vga_xy#1)#15 TYPE READSLICE PAR 0-1476 XREFS 88178 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-1492 {}}} SUCCS {{258 0 0-1496 {}}} CYCLES {}}
set a(0-1494) {NAME asn#178 TYPE {I/O_READ SIGNAL} PAR 0-1476 XREFS 88179 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-1495 {}}} CYCLES {}}
set a(0-1495) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-1476 XREFS 88180 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-1494 {}}} SUCCS {{259 0 0-1496 {}}} CYCLES {}}
set a(0-1496) {NAME if:conc#5 TYPE CONCATENATE PAR 0-1476 XREFS 88181 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{258 0 0-1493 {}} {259 0 0-1495 {}}} SUCCS {{259 0 0-1497 {}}} CYCLES {}}
set a(0-1497) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 2 NAME if:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-1476 XREFS 88182 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.19350672586151518 1 0.4039569403390045} PREDS {{258 0 0-1491 {}} {259 0 0-1496 {}}} SUCCS {{259 0 0-1498 {}}} CYCLES {}}
set a(0-1498) {NAME if:slc TYPE READSLICE PAR 0-1476 XREFS 88183 LOC {1 0.16004121699793916 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-1497 {}}} SUCCS {{259 0 0-1499 {}}} CYCLES {}}
set a(0-1499) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 4 NAME if:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-1476 XREFS 88184 LOC {1 0.16004121699793916 1 0.19350689032465548 1 0.19350689032465548 1 0.3388406365487764 1 0.5492908510262656} PREDS {{258 0 0-1488 {}} {259 0 0-1498 {}}} SUCCS {{258 0 0-1514 {}}} CYCLES {}}
set a(0-1500) {NAME asn#179 TYPE {I/O_READ SIGNAL} PAR 0-1476 XREFS 88185 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-1501 {}}} CYCLES {}}
set a(0-1501) {NAME slc(vga_xy#1)#16 TYPE READSLICE PAR 0-1476 XREFS 88186 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-1500 {}}} SUCCS {{259 0 0-1502 {}}} CYCLES {}}
set a(0-1502) {NAME if:not#1 TYPE NOT PAR 0-1476 XREFS 88187 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-1501 {}}} SUCCS {{259 0 0-1503 {}}} CYCLES {}}
set a(0-1503) {NAME if:conc#6 TYPE CONCATENATE PAR 0-1476 XREFS 88188 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-1502 {}}} SUCCS {{259 0 0-1504 {}}} CYCLES {}}
set a(0-1504) {NAME if:conc TYPE CONCATENATE PAR 0-1476 XREFS 88189 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-1503 {}}} SUCCS {{258 0 0-1512 {}}} CYCLES {}}
set a(0-1505) {NAME asn#180 TYPE {I/O_READ SIGNAL} PAR 0-1476 XREFS 88190 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-1506 {}}} CYCLES {}}
set a(0-1506) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-1476 XREFS 88191 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-1505 {}}} SUCCS {{259 0 0-1507 {}}} CYCLES {}}
set a(0-1507) {NAME if:not#2 TYPE NOT PAR 0-1476 XREFS 88192 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-1506 {}}} SUCCS {{259 0 0-1508 {}}} CYCLES {}}
set a(0-1508) {NAME if:conc#1 TYPE CONCATENATE PAR 0-1476 XREFS 88193 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-1507 {}}} SUCCS {{258 0 0-1511 {}}} CYCLES {}}
set a(0-1509) {NAME asn#181 TYPE {I/O_READ SIGNAL} PAR 0-1476 XREFS 88194 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-1510 {}}} CYCLES {}}
set a(0-1510) {NAME slc(vga_xy#1)#12 TYPE READSLICE PAR 0-1476 XREFS 88195 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-1509 {}}} SUCCS {{259 0 0-1511 {}}} CYCLES {}}
set a(0-1511) {NAME if:conc#7 TYPE CONCATENATE PAR 0-1476 XREFS 88196 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{258 0 0-1508 {}} {259 0 0-1510 {}}} SUCCS {{259 0 0-1512 {}}} CYCLES {}}
set a(0-1512) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 1 NAME if:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-1476 XREFS 88197 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3388406365487764 1 0.5492908510262656} PREDS {{258 0 0-1504 {}} {259 0 0-1511 {}}} SUCCS {{259 0 0-1513 {}}} CYCLES {}}
set a(0-1513) {NAME if:slc#1 TYPE READSLICE PAR 0-1476 XREFS 88198 LOC {1 0.17579924121003795 1 0.3388407580579621 1 0.3388407580579621 1 0.5492909725354513} PREDS {{259 0 0-1512 {}}} SUCCS {{259 0 0-1514 {}}} CYCLES {}}
set a(0-1514) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 4 NAME acc#9 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-1476 XREFS 88199 LOC {1 0.3053750847312458 1 0.3388407580579621 1 0.3388407580579621 1 0.484174504282083 1 0.6946247187595722} PREDS {{258 0 0-1499 {}} {259 0 0-1513 {}}} SUCCS {{259 0 0-1515 {}} {258 0 0-1519 {}} {258 0 0-1520 {}} {258 0 0-1524 {}}} CYCLES {}}
set a(0-1515) {NAME if:slc(acc.imod)#3 TYPE READSLICE PAR 0-1476 XREFS 88200 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-1514 {}}} SUCCS {{259 0 0-1516 {}}} CYCLES {}}
set a(0-1516) {NAME if:not#3 TYPE NOT PAR 0-1476 XREFS 88201 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-1515 {}}} SUCCS {{259 0 0-1517 {}}} CYCLES {}}
set a(0-1517) {NAME if:conc#2 TYPE CONCATENATE PAR 0-1476 XREFS 88202 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-1516 {}}} SUCCS {{259 0 0-1518 {}}} CYCLES {}}
set a(0-1518) {NAME if:conc#9 TYPE CONCATENATE PAR 0-1476 XREFS 88203 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-1517 {}}} SUCCS {{258 0 0-1522 {}}} CYCLES {}}
set a(0-1519) {NAME if:slc(acc.imod)#1 TYPE READSLICE PAR 0-1476 XREFS 88204 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-1514 {}}} SUCCS {{258 0 0-1521 {}}} CYCLES {}}
set a(0-1520) {NAME if:slc(acc.imod) TYPE READSLICE PAR 0-1476 XREFS 88205 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-1514 {}}} SUCCS {{259 0 0-1521 {}}} CYCLES {}}
set a(0-1521) {NAME if:conc#10 TYPE CONCATENATE PAR 0-1476 XREFS 88206 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-1519 {}} {259 0 0-1520 {}}} SUCCS {{259 0 0-1522 {}}} CYCLES {}}
set a(0-1522) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 4 NAME if:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-1476 XREFS 88207 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.6295083720153896 1 0.8399585864928789} PREDS {{258 0 0-1518 {}} {259 0 0-1521 {}}} SUCCS {{259 0 0-1523 {}}} CYCLES {}}
set a(0-1523) {NAME if:slc#2 TYPE READSLICE PAR 0-1476 XREFS 88208 LOC {1 0.596042820197859 1 0.6295084935245754 1 0.6295084935245754 1 0.8399587080020646} PREDS {{259 0 0-1522 {}}} SUCCS {{258 0 0-1526 {}}} CYCLES {}}
set a(0-1524) {NAME if:slc(acc.imod)#2 TYPE READSLICE PAR 0-1476 XREFS 88209 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.8399587080020646} PREDS {{258 0 0-1514 {}}} SUCCS {{259 0 0-1525 {}}} CYCLES {}}
set a(0-1525) {NAME if:conc#8 TYPE CONCATENATE PAR 0-1476 XREFS 88210 LOC {1 0.45070895246455245 1 0.6295084935245754 1 0.6295084935245754 1 0.8399587080020646} PREDS {{259 0 0-1524 {}}} SUCCS {{259 0 0-1526 {}}} CYCLES {}}
set a(0-1526) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 2 NAME if:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-1476 XREFS 88211 LOC {1 0.596042820197859 1 0.6295084935245754 1 0.6295084935245754 1 0.7895495460593742 1 0.9999997605368635} PREDS {{258 0 0-1523 {}} {259 0 0-1525 {}}} SUCCS {{259 0 0-1527 {}} {258 0 0-1530 {}}} CYCLES {}}
set a(0-1527) {NAME slc(exs.imod) TYPE READSLICE PAR 0-1476 XREFS 88212 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.07538174623091269} PREDS {{259 0 0-1526 {}}} SUCCS {{259 0 0-1528 {}}} CYCLES {}}
set a(0-1528) {NAME if:not TYPE NOT PAR 0-1476 XREFS 88213 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.07538174623091269} PREDS {{259 0 0-1527 {}}} SUCCS {{259 0 0-1529 {}}} CYCLES {}}
set a(0-1529) {NAME if:xor TYPE XOR PAR 0-1476 XREFS 88214 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.07538174623091269} PREDS {{259 0 0-1528 {}}} SUCCS {{259 0 0-1530 {}}} CYCLES {}}
set a(0-1530) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 2 NAME if:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-1476 XREFS 88215 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 1 0.9507794220478505 2 0.2366114577562487} PREDS {{258 0 0-1526 {}} {259 0 0-1529 {}}} SUCCS {{258 0 0-1532 {}} {258 0 0-1533 {}} {258 0 0-1534 {}} {258 0 0-1535 {}}} CYCLES {}}
set a(0-1531) {NAME asn#182 TYPE ASSIGN PAR 0-1476 XREFS 88216 LOC {1 0.23041168847941557 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{262 0 0-1721 {}}} SUCCS {{258 0 0-1538 {}} {256 0 0-1721 {}}} CYCLES {}}
set a(0-1532) {NAME slc(if:acc.svs) TYPE READSLICE PAR 0-1476 XREFS 88217 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-1530 {}}} SUCCS {{258 0 0-1536 {}}} CYCLES {}}
set a(0-1533) {NAME slc(if:acc.svs)#1 TYPE READSLICE PAR 0-1476 XREFS 88218 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-1530 {}}} SUCCS {{258 0 0-1536 {}}} CYCLES {}}
set a(0-1534) {NAME slc(if:acc.svs)#2 TYPE READSLICE PAR 0-1476 XREFS 88219 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-1530 {}}} SUCCS {{258 0 0-1536 {}}} CYCLES {}}
set a(0-1535) {NAME slc(if:acc.svs)#3 TYPE READSLICE PAR 0-1476 XREFS 88220 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-1530 {}}} SUCCS {{259 0 0-1536 {}}} CYCLES {}}
set a(0-1536) {NAME or TYPE OR PAR 0-1476 XREFS 88221 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-1534 {}} {258 0 0-1533 {}} {258 0 0-1532 {}} {259 0 0-1535 {}}} SUCCS {{259 0 0-1537 {}}} CYCLES {}}
set a(0-1537) {NAME exs TYPE SIGNEXTEND PAR 0-1476 XREFS 88222 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{259 0 0-1536 {}}} SUCCS {{259 0 0-1538 {}}} CYCLES {}}
set a(0-1538) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 1 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-1476 XREFS 88223 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.28583182949997027} PREDS {{258 0 0-1531 {}} {259 0 0-1537 {}}} SUCCS {{258 0 0-1625 {}} {258 0 0-1626 {}}} CYCLES {}}
set a(0-1539) {NAME if#1:asn TYPE {I/O_READ SIGNAL} PAR 0-1476 XREFS 88224 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1540 {}}} CYCLES {}}
set a(0-1540) {NAME if#1:slc(vga_xy#1) TYPE READSLICE PAR 0-1476 XREFS 88225 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1539 {}}} SUCCS {{259 0 0-1541 {}}} CYCLES {}}
set a(0-1541) {NAME asel TYPE SELECT PAR 0-1476 XREFS 88226 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1540 {}}} SUCCS {{146 0 0-1542 {}} {146 0 0-1543 {}} {146 0 0-1544 {}} {146 0 0-1545 {}} {146 0 0-1546 {}} {146 0 0-1547 {}} {146 0 0-1548 {}} {146 0 0-1549 {}} {146 0 0-1550 {}} {146 0 0-1551 {}} {146 0 0-1552 {}} {146 0 0-1553 {}} {146 0 0-1554 {}} {146 0 0-1555 {}} {146 0 0-1556 {}} {146 0 0-1557 {}} {146 0 0-1558 {}} {146 0 0-1559 {}} {146 0 0-1560 {}} {146 0 0-1561 {}} {146 0 0-1562 {}}} CYCLES {}}
set a(0-1542) {NAME if#1:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-1476 XREFS 88227 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1541 {}}} SUCCS {{259 0 0-1543 {}}} CYCLES {}}
set a(0-1543) {NAME if#1:slc(vga_xy#1)#10 TYPE READSLICE PAR 0-1476 XREFS 88228 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1541 {}} {259 0 0-1542 {}}} SUCCS {{258 0 0-1562 {}}} CYCLES {}}
set a(0-1544) {NAME if#1:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-1476 XREFS 88229 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1541 {}}} SUCCS {{259 0 0-1545 {}}} CYCLES {}}
set a(0-1545) {NAME if#1:slc(vga_xy#1)#11 TYPE READSLICE PAR 0-1476 XREFS 88230 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1541 {}} {259 0 0-1544 {}}} SUCCS {{258 0 0-1562 {}}} CYCLES {}}
set a(0-1546) {NAME if#1:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-1476 XREFS 88231 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1541 {}}} SUCCS {{259 0 0-1547 {}}} CYCLES {}}
set a(0-1547) {NAME if#1:slc(vga_xy#1)#12 TYPE READSLICE PAR 0-1476 XREFS 88232 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1541 {}} {259 0 0-1546 {}}} SUCCS {{258 0 0-1562 {}}} CYCLES {}}
set a(0-1548) {NAME if#1:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-1476 XREFS 88233 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1541 {}}} SUCCS {{259 0 0-1549 {}}} CYCLES {}}
set a(0-1549) {NAME if#1:slc(vga_xy#1)#13 TYPE READSLICE PAR 0-1476 XREFS 88234 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1541 {}} {259 0 0-1548 {}}} SUCCS {{258 0 0-1562 {}}} CYCLES {}}
set a(0-1550) {NAME if#1:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-1476 XREFS 88235 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1541 {}}} SUCCS {{259 0 0-1551 {}}} CYCLES {}}
set a(0-1551) {NAME if#1:slc(vga_xy#1)#14 TYPE READSLICE PAR 0-1476 XREFS 88236 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1541 {}} {259 0 0-1550 {}}} SUCCS {{258 0 0-1562 {}}} CYCLES {}}
set a(0-1552) {NAME if#1:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-1476 XREFS 88237 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1541 {}}} SUCCS {{259 0 0-1553 {}}} CYCLES {}}
set a(0-1553) {NAME if#1:slc(vga_xy#1)#15 TYPE READSLICE PAR 0-1476 XREFS 88238 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1541 {}} {259 0 0-1552 {}}} SUCCS {{258 0 0-1562 {}}} CYCLES {}}
set a(0-1554) {NAME if#1:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-1476 XREFS 88239 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1541 {}}} SUCCS {{259 0 0-1555 {}}} CYCLES {}}
set a(0-1555) {NAME if#1:slc(vga_xy#1)#16 TYPE READSLICE PAR 0-1476 XREFS 88240 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1541 {}} {259 0 0-1554 {}}} SUCCS {{258 0 0-1562 {}}} CYCLES {}}
set a(0-1556) {NAME if#1:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-1476 XREFS 88241 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1541 {}}} SUCCS {{259 0 0-1557 {}}} CYCLES {}}
set a(0-1557) {NAME if#1:slc(vga_xy#1)#17 TYPE READSLICE PAR 0-1476 XREFS 88242 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1541 {}} {259 0 0-1556 {}}} SUCCS {{258 0 0-1562 {}}} CYCLES {}}
set a(0-1558) {NAME if#1:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-1476 XREFS 88243 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1541 {}}} SUCCS {{259 0 0-1559 {}}} CYCLES {}}
set a(0-1559) {NAME if#1:slc(vga_xy#1)#18 TYPE READSLICE PAR 0-1476 XREFS 88244 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1541 {}} {259 0 0-1558 {}}} SUCCS {{258 0 0-1562 {}}} CYCLES {}}
set a(0-1560) {NAME if#1:asn#10 TYPE {I/O_READ SIGNAL} PAR 0-1476 XREFS 88245 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1541 {}}} SUCCS {{259 0 0-1561 {}}} CYCLES {}}
set a(0-1561) {NAME if#1:slc(vga_xy#1)#19 TYPE READSLICE PAR 0-1476 XREFS 88246 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1541 {}} {259 0 0-1560 {}}} SUCCS {{259 0 0-1562 {}}} CYCLES {}}
set a(0-1562) {NAME aif:nor TYPE NOR PAR 0-1476 XREFS 88247 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1541 {}} {258 0 0-1559 {}} {258 0 0-1557 {}} {258 0 0-1555 {}} {258 0 0-1553 {}} {258 0 0-1551 {}} {258 0 0-1549 {}} {258 0 0-1547 {}} {258 0 0-1545 {}} {258 0 0-1543 {}} {259 0 0-1561 {}}} SUCCS {{258 0 0-1584 {}}} CYCLES {}}
set a(0-1563) {NAME if#1:asn#11 TYPE {I/O_READ SIGNAL} PAR 0-1476 XREFS 88248 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1564 {}}} CYCLES {}}
set a(0-1564) {NAME if#1:slc(vga_xy#1)#20 TYPE READSLICE PAR 0-1476 XREFS 88249 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1563 {}}} SUCCS {{258 0 0-1583 {}}} CYCLES {}}
set a(0-1565) {NAME if#1:asn#12 TYPE {I/O_READ SIGNAL} PAR 0-1476 XREFS 88250 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1566 {}}} CYCLES {}}
set a(0-1566) {NAME if#1:slc(vga_xy#1)#21 TYPE READSLICE PAR 0-1476 XREFS 88251 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1565 {}}} SUCCS {{258 0 0-1583 {}}} CYCLES {}}
set a(0-1567) {NAME if#1:asn#13 TYPE {I/O_READ SIGNAL} PAR 0-1476 XREFS 88252 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1568 {}}} CYCLES {}}
set a(0-1568) {NAME if#1:slc(vga_xy#1)#22 TYPE READSLICE PAR 0-1476 XREFS 88253 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1567 {}}} SUCCS {{258 0 0-1583 {}}} CYCLES {}}
set a(0-1569) {NAME if#1:asn#14 TYPE {I/O_READ SIGNAL} PAR 0-1476 XREFS 88254 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1570 {}}} CYCLES {}}
set a(0-1570) {NAME if#1:slc(vga_xy#1)#23 TYPE READSLICE PAR 0-1476 XREFS 88255 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1569 {}}} SUCCS {{258 0 0-1583 {}}} CYCLES {}}
set a(0-1571) {NAME if#1:asn#15 TYPE {I/O_READ SIGNAL} PAR 0-1476 XREFS 88256 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1572 {}}} CYCLES {}}
set a(0-1572) {NAME if#1:slc(vga_xy#1)#24 TYPE READSLICE PAR 0-1476 XREFS 88257 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1571 {}}} SUCCS {{258 0 0-1583 {}}} CYCLES {}}
set a(0-1573) {NAME if#1:asn#16 TYPE {I/O_READ SIGNAL} PAR 0-1476 XREFS 88258 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1574 {}}} CYCLES {}}
set a(0-1574) {NAME if#1:slc(vga_xy#1)#25 TYPE READSLICE PAR 0-1476 XREFS 88259 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1573 {}}} SUCCS {{258 0 0-1583 {}}} CYCLES {}}
set a(0-1575) {NAME if#1:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-1476 XREFS 88260 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1576 {}}} CYCLES {}}
set a(0-1576) {NAME if#1:slc(vga_xy#1)#26 TYPE READSLICE PAR 0-1476 XREFS 88261 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1575 {}}} SUCCS {{258 0 0-1583 {}}} CYCLES {}}
set a(0-1577) {NAME if#1:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-1476 XREFS 88262 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1578 {}}} CYCLES {}}
set a(0-1578) {NAME if#1:slc(vga_xy#1)#27 TYPE READSLICE PAR 0-1476 XREFS 88263 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1577 {}}} SUCCS {{258 0 0-1583 {}}} CYCLES {}}
set a(0-1579) {NAME if#1:asn#19 TYPE {I/O_READ SIGNAL} PAR 0-1476 XREFS 88264 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1580 {}}} CYCLES {}}
set a(0-1580) {NAME if#1:slc(vga_xy#1)#28 TYPE READSLICE PAR 0-1476 XREFS 88265 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1579 {}}} SUCCS {{258 0 0-1583 {}}} CYCLES {}}
set a(0-1581) {NAME if#1:asn#20 TYPE {I/O_READ SIGNAL} PAR 0-1476 XREFS 88266 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1582 {}}} CYCLES {}}
set a(0-1582) {NAME if#1:slc(vga_xy#1)#29 TYPE READSLICE PAR 0-1476 XREFS 88267 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1581 {}}} SUCCS {{259 0 0-1583 {}}} CYCLES {}}
set a(0-1583) {NAME if#1:nor TYPE NOR PAR 0-1476 XREFS 88268 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-1580 {}} {258 0 0-1578 {}} {258 0 0-1576 {}} {258 0 0-1574 {}} {258 0 0-1572 {}} {258 0 0-1570 {}} {258 0 0-1568 {}} {258 0 0-1566 {}} {258 0 0-1564 {}} {259 0 0-1582 {}}} SUCCS {{259 0 0-1584 {}}} CYCLES {}}
set a(0-1584) {NAME if#1:and TYPE AND PAR 0-1476 XREFS 88269 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-1562 {}} {258 0 0-1485 {}} {259 0 0-1583 {}}} SUCCS {{258 0 0-1586 {}} {258 0 0-1590 {}}} CYCLES {}}
set a(0-1585) {NAME asn#183 TYPE ASSIGN PAR 0-1476 XREFS 88270 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{262 0 0-1722 {}}} SUCCS {{258 0 0-1588 {}} {256 0 0-1722 {}}} CYCLES {}}
set a(0-1586) {NAME not#16 TYPE NOT PAR 0-1476 XREFS 88271 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-1584 {}}} SUCCS {{259 0 0-1587 {}}} CYCLES {}}
set a(0-1587) {NAME exs#6 TYPE SIGNEXTEND PAR 0-1476 XREFS 88272 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1586 {}}} SUCCS {{259 0 0-1588 {}}} CYCLES {}}
set a(0-1588) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 2 NAME and#1 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-1476 XREFS 88273 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.6615773857126925} PREDS {{258 0 0-1585 {}} {259 0 0-1587 {}}} SUCCS {{258 0 0-1642 {}} {258 0 0-1643 {}} {258 0 0-1644 {}} {258 0 0-1645 {}} {258 0 0-1646 {}} {258 0 0-1647 {}} {258 0 0-1648 {}} {258 0 0-1649 {}} {258 0 0-1650 {}} {258 0 0-1651 {}} {258 0 0-1659 {}}} CYCLES {}}
set a(0-1589) {NAME asn#184 TYPE ASSIGN PAR 0-1476 XREFS 88274 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{262 0 0-1723 {}}} SUCCS {{258 0 0-1592 {}} {256 0 0-1723 {}}} CYCLES {}}
set a(0-1590) {NAME not TYPE NOT PAR 0-1476 XREFS 88275 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-1584 {}}} SUCCS {{259 0 0-1591 {}}} CYCLES {}}
set a(0-1591) {NAME exs#7 TYPE SIGNEXTEND PAR 0-1476 XREFS 88276 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1590 {}}} SUCCS {{259 0 0-1592 {}}} CYCLES {}}
set a(0-1592) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 2 NAME and#2 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-1476 XREFS 88277 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.6615773857126925} PREDS {{258 0 0-1589 {}} {259 0 0-1591 {}}} SUCCS {{258 0 0-1632 {}} {258 0 0-1633 {}} {258 0 0-1634 {}} {258 0 0-1635 {}} {258 0 0-1636 {}} {258 0 0-1637 {}} {258 0 0-1638 {}} {258 0 0-1639 {}} {258 0 0-1640 {}} {258 0 0-1641 {}} {258 0 0-1661 {}}} CYCLES {}}
set a(0-1593) {NAME asn#185 TYPE {I/O_READ SIGNAL} PAR 0-1476 XREFS 88278 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.31210250939487455} PREDS {} SUCCS {{259 0 0-1594 {}}} CYCLES {}}
set a(0-1594) {NAME slc(vin) TYPE READSLICE PAR 0-1476 XREFS 88279 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.31210250939487455} PREDS {{259 0 0-1593 {}}} SUCCS {{259 0 0-1595 {}}} CYCLES {}}
set a(0-1595) {NAME aif#11:not#1 TYPE NOT PAR 0-1476 XREFS 88280 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.31210250939487455} PREDS {{259 0 0-1594 {}}} SUCCS {{259 0 0-1596 {}}} CYCLES {}}
set a(0-1596) {NAME aif#11:conc TYPE CONCATENATE PAR 0-1476 XREFS 88281 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.31210250939487455} PREDS {{259 0 0-1595 {}}} SUCCS {{259 0 0-1597 {}}} CYCLES {}}
set a(0-1597) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 6 NAME aif#11:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1476 XREFS 88282 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.3124219623205515 1 0.5689997244916634} PREDS {{259 0 0-1596 {}}} SUCCS {{259 0 0-1598 {}}} CYCLES {}}
set a(0-1598) {NAME aif#11:slc TYPE READSLICE PAR 0-1476 XREFS 88283 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{259 0 0-1597 {}}} SUCCS {{259 0 0-1599 {}} {258 0 0-1607 {}}} CYCLES {}}
set a(0-1599) {NAME asel#13 TYPE SELECT PAR 0-1476 XREFS 88284 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{259 0 0-1598 {}}} SUCCS {{146 0 0-1600 {}} {146 0 0-1601 {}} {146 0 0-1602 {}} {146 0 0-1603 {}} {146 0 0-1604 {}} {146 0 0-1605 {}} {146 0 0-1606 {}}} CYCLES {}}
set a(0-1600) {NAME asn#186 TYPE {I/O_READ SIGNAL} PAR 0-1476 XREFS 88285 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{146 0 0-1599 {}}} SUCCS {{259 0 0-1601 {}}} CYCLES {}}
set a(0-1601) {NAME slc(vin)#1 TYPE READSLICE PAR 0-1476 XREFS 88286 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{146 0 0-1599 {}} {259 0 0-1600 {}}} SUCCS {{259 0 0-1602 {}}} CYCLES {}}
set a(0-1602) {NAME aif#13:aif:not#1 TYPE NOT PAR 0-1476 XREFS 88287 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{146 0 0-1599 {}} {259 0 0-1601 {}}} SUCCS {{259 0 0-1603 {}}} CYCLES {}}
set a(0-1603) {NAME aif#13:aif:conc TYPE CONCATENATE PAR 0-1476 XREFS 88288 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{146 0 0-1599 {}} {259 0 0-1602 {}}} SUCCS {{259 0 0-1604 {}}} CYCLES {}}
set a(0-1604) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 6 NAME aif#13:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1476 XREFS 88289 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5693192994756846 1 0.8258970616467965} PREDS {{146 0 0-1599 {}} {259 0 0-1603 {}}} SUCCS {{259 0 0-1605 {}}} CYCLES {}}
set a(0-1605) {NAME aif#13:aif:slc TYPE READSLICE PAR 0-1476 XREFS 88290 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{146 0 0-1599 {}} {259 0 0-1604 {}}} SUCCS {{259 0 0-1606 {}}} CYCLES {}}
set a(0-1606) {NAME if#3:not#1 TYPE NOT PAR 0-1476 XREFS 88291 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{146 0 0-1599 {}} {259 0 0-1605 {}}} SUCCS {{258 0 0-1608 {}}} CYCLES {}}
set a(0-1607) {NAME if#3:not TYPE NOT PAR 0-1476 XREFS 88292 LOC {1 0.2568973371551332 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{258 0 0-1598 {}}} SUCCS {{259 0 0-1608 {}}} CYCLES {}}
set a(0-1608) {NAME if#3:and TYPE AND PAR 0-1476 XREFS 88293 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{258 0 0-1606 {}} {258 0 0-1484 {}} {259 0 0-1607 {}}} SUCCS {{259 0 0-1609 {}} {258 0 0-1623 {}}} CYCLES {}}
set a(0-1609) {NAME asel#17 TYPE SELECT PAR 0-1476 XREFS 88294 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{259 0 0-1608 {}}} SUCCS {{146 0 0-1610 {}} {146 0 0-1611 {}} {146 0 0-1612 {}} {130 0 0-1613 {}} {130 0 0-1614 {}}} CYCLES {}}
set a(0-1610) {NAME asn#187 TYPE {I/O_READ SIGNAL} PAR 0-1476 XREFS 88295 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{146 0 0-1609 {}}} SUCCS {{259 0 0-1611 {}}} CYCLES {}}
set a(0-1611) {NAME slc(vin)#3 TYPE READSLICE PAR 0-1476 XREFS 88296 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{146 0 0-1609 {}} {259 0 0-1610 {}}} SUCCS {{259 0 0-1612 {}}} CYCLES {}}
set a(0-1612) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 1 NAME if#3:acc#2 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-1476 XREFS 88297 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.743421976627805 1 0.9999997387989168} PREDS {{146 0 0-1609 {}} {259 0 0-1611 {}}} SUCCS {{259 0 0-1613 {}}} CYCLES {}}
set a(0-1613) {NAME aif#17:slc TYPE READSLICE PAR 0-1476 XREFS 88298 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{130 0 0-1609 {}} {259 0 0-1612 {}}} SUCCS {{259 0 0-1614 {}} {258 0 0-1622 {}}} CYCLES {}}
set a(0-1614) {NAME aif#17:asel TYPE SELECT PAR 0-1476 XREFS 88299 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{130 0 0-1609 {}} {259 0 0-1613 {}}} SUCCS {{146 0 0-1615 {}} {146 0 0-1616 {}} {146 0 0-1617 {}} {146 0 0-1618 {}} {146 0 0-1619 {}} {146 0 0-1620 {}} {146 0 0-1621 {}}} CYCLES {}}
set a(0-1615) {NAME asn#188 TYPE {I/O_READ SIGNAL} PAR 0-1476 XREFS 88300 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{146 0 0-1614 {}}} SUCCS {{259 0 0-1616 {}}} CYCLES {}}
set a(0-1616) {NAME slc(vin)#2 TYPE READSLICE PAR 0-1476 XREFS 88301 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{146 0 0-1614 {}} {259 0 0-1615 {}}} SUCCS {{259 0 0-1617 {}}} CYCLES {}}
set a(0-1617) {NAME aif#17:aif:not#1 TYPE NOT PAR 0-1476 XREFS 88302 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{146 0 0-1614 {}} {259 0 0-1616 {}}} SUCCS {{259 0 0-1618 {}}} CYCLES {}}
set a(0-1618) {NAME aif#17:aif:conc TYPE CONCATENATE PAR 0-1476 XREFS 88303 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{146 0 0-1614 {}} {259 0 0-1617 {}}} SUCCS {{259 0 0-1619 {}}} CYCLES {}}
set a(0-1619) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,11) AREA_SCORE 12.23 QUANTITY 1 NAME aif#17:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1476 XREFS 88304 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 1 0.9999997941202954 2 0.2858318298286936} PREDS {{146 0 0-1614 {}} {259 0 0-1618 {}}} SUCCS {{259 0 0-1620 {}}} CYCLES {}}
set a(0-1620) {NAME aif#17:aif:slc TYPE READSLICE PAR 0-1476 XREFS 88305 LOC {1 0.9444751777762412 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{146 0 0-1614 {}} {259 0 0-1619 {}}} SUCCS {{259 0 0-1621 {}}} CYCLES {}}
set a(0-1621) {NAME if#3:not#2 TYPE NOT PAR 0-1476 XREFS 88306 LOC {1 0.9444751777762412 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{146 0 0-1614 {}} {259 0 0-1620 {}}} SUCCS {{258 0 0-1623 {}}} CYCLES {}}
set a(0-1622) {NAME if#3:not#4 TYPE NOT PAR 0-1476 XREFS 88307 LOC {1 0.6878974156051292 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{258 0 0-1613 {}}} SUCCS {{259 0 0-1623 {}}} CYCLES {}}
set a(0-1623) {NAME if#3:and#2 TYPE AND PAR 0-1476 XREFS 88308 LOC {1 0.9444751777762412 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{258 0 0-1608 {}} {258 0 0-1621 {}} {258 0 0-1483 {}} {259 0 0-1622 {}}} SUCCS {{259 0 0-1624 {}} {258 0 0-1626 {}}} CYCLES {}}
set a(0-1624) {NAME sel#3 TYPE SELECT PAR 0-1476 XREFS 88309 LOC {1 0.9444751777762412 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{259 0 0-1623 {}}} SUCCS {{146 0 0-1625 {}}} CYCLES {}}
set a(0-1625) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 2 NAME if#3:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-1476 XREFS 88310 LOC {2 0.0 2 0.028934623553268823 2 0.028934623553268823 2 0.19016433507860483 2 0.44706167223373805} PREDS {{146 0 0-1624 {}} {258 0 0-1538 {}}} SUCCS {{259 0 0-1626 {}}} CYCLES {}}
set a(0-1626) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 1 NAME mux#3 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1476 XREFS 88311 LOC {2 0.16122989193850543 2 0.1901645154917742 2 0.1901645154917742 2 0.25934619953269 2 0.5162435366878232} PREDS {{258 0 0-1623 {}} {258 0 0-1538 {}} {258 0 0-1482 {}} {259 0 0-1625 {}}} SUCCS {{259 0 0-1627 {}} {258 0 0-1721 {}}} CYCLES {}}
set a(0-1627) {NAME not#3 TYPE NOT PAR 0-1476 XREFS 88312 LOC {2 0.23041168847941557 2 0.2593463120326844 2 0.2593463120326844 2 0.5162436491878176} PREDS {{259 0 0-1626 {}}} SUCCS {{259 0 0-1628 {}}} CYCLES {}}
set a(0-1628) {NAME conc#1 TYPE CONCATENATE PAR 0-1476 XREFS 88313 LOC {2 0.23041168847941557 2 0.2593463120326844 2 0.2593463120326844 2 0.5162436491878176} PREDS {{259 0 0-1627 {}}} SUCCS {{259 0 0-1629 {}}} CYCLES {}}
set a(0-1629) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 4 NAME acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-1476 XREFS 88314 LOC {2 0.23041168847941557 2 0.2593463120326844 2 0.2593463120326844 2 0.40468005825680525 2 0.6615773954119385} PREDS {{259 0 0-1628 {}}} SUCCS {{259 0 0-1630 {}}} CYCLES {}}
set a(0-1630) {NAME slc#3 TYPE READSLICE PAR 0-1476 XREFS 88315 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{259 0 0-1629 {}}} SUCCS {{259 0 0-1631 {}} {258 0 0-1658 {}} {258 0 0-1660 {}}} CYCLES {}}
set a(0-1631) {NAME sel#6 TYPE SELECT PAR 0-1476 XREFS 88316 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{259 0 0-1630 {}}} SUCCS {{146 0 0-1632 {}} {146 0 0-1633 {}} {146 0 0-1634 {}} {146 0 0-1635 {}} {146 0 0-1636 {}} {146 0 0-1637 {}} {146 0 0-1638 {}} {146 0 0-1639 {}} {146 0 0-1640 {}} {146 0 0-1641 {}} {146 0 0-1642 {}} {146 0 0-1643 {}} {146 0 0-1644 {}} {146 0 0-1645 {}} {146 0 0-1646 {}} {146 0 0-1647 {}} {146 0 0-1648 {}} {146 0 0-1649 {}} {146 0 0-1650 {}} {146 0 0-1651 {}} {130 0 0-1652 {}} {130 0 0-1653 {}}} CYCLES {}}
set a(0-1632) {NAME blue_xy:slc(blue_xy(1)) TYPE READSLICE PAR 0-1476 XREFS 88317 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1631 {}} {258 0 0-1592 {}}} SUCCS {{258 0 0-1652 {}}} CYCLES {}}
set a(0-1633) {NAME blue_xy:slc(blue_xy(1))#1 TYPE READSLICE PAR 0-1476 XREFS 88318 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1631 {}} {258 0 0-1592 {}}} SUCCS {{258 0 0-1652 {}}} CYCLES {}}
set a(0-1634) {NAME blue_xy:slc(blue_xy(1))#2 TYPE READSLICE PAR 0-1476 XREFS 88319 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1631 {}} {258 0 0-1592 {}}} SUCCS {{258 0 0-1652 {}}} CYCLES {}}
set a(0-1635) {NAME blue_xy:slc(blue_xy(1))#3 TYPE READSLICE PAR 0-1476 XREFS 88320 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1631 {}} {258 0 0-1592 {}}} SUCCS {{258 0 0-1652 {}}} CYCLES {}}
set a(0-1636) {NAME blue_xy:slc(blue_xy(1))#4 TYPE READSLICE PAR 0-1476 XREFS 88321 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1631 {}} {258 0 0-1592 {}}} SUCCS {{258 0 0-1652 {}}} CYCLES {}}
set a(0-1637) {NAME blue_xy:slc(blue_xy(1))#5 TYPE READSLICE PAR 0-1476 XREFS 88322 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1631 {}} {258 0 0-1592 {}}} SUCCS {{258 0 0-1652 {}}} CYCLES {}}
set a(0-1638) {NAME blue_xy:slc(blue_xy(1))#6 TYPE READSLICE PAR 0-1476 XREFS 88323 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1631 {}} {258 0 0-1592 {}}} SUCCS {{258 0 0-1652 {}}} CYCLES {}}
set a(0-1639) {NAME blue_xy:slc(blue_xy(1))#7 TYPE READSLICE PAR 0-1476 XREFS 88324 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1631 {}} {258 0 0-1592 {}}} SUCCS {{258 0 0-1652 {}}} CYCLES {}}
set a(0-1640) {NAME blue_xy:slc(blue_xy(1))#8 TYPE READSLICE PAR 0-1476 XREFS 88325 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1631 {}} {258 0 0-1592 {}}} SUCCS {{258 0 0-1652 {}}} CYCLES {}}
set a(0-1641) {NAME blue_xy:slc(blue_xy(1))#9 TYPE READSLICE PAR 0-1476 XREFS 88326 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1631 {}} {258 0 0-1592 {}}} SUCCS {{258 0 0-1652 {}}} CYCLES {}}
set a(0-1642) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-1476 XREFS 88327 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1631 {}} {258 0 0-1588 {}}} SUCCS {{258 0 0-1652 {}}} CYCLES {}}
set a(0-1643) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-1476 XREFS 88328 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1631 {}} {258 0 0-1588 {}}} SUCCS {{258 0 0-1652 {}}} CYCLES {}}
set a(0-1644) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-1476 XREFS 88329 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1631 {}} {258 0 0-1588 {}}} SUCCS {{258 0 0-1652 {}}} CYCLES {}}
set a(0-1645) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-1476 XREFS 88330 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1631 {}} {258 0 0-1588 {}}} SUCCS {{258 0 0-1652 {}}} CYCLES {}}
set a(0-1646) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-1476 XREFS 88331 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1631 {}} {258 0 0-1588 {}}} SUCCS {{258 0 0-1652 {}}} CYCLES {}}
set a(0-1647) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-1476 XREFS 88332 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1631 {}} {258 0 0-1588 {}}} SUCCS {{258 0 0-1652 {}}} CYCLES {}}
set a(0-1648) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-1476 XREFS 88333 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1631 {}} {258 0 0-1588 {}}} SUCCS {{258 0 0-1652 {}}} CYCLES {}}
set a(0-1649) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-1476 XREFS 88334 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1631 {}} {258 0 0-1588 {}}} SUCCS {{258 0 0-1652 {}}} CYCLES {}}
set a(0-1650) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-1476 XREFS 88335 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1631 {}} {258 0 0-1588 {}}} SUCCS {{258 0 0-1652 {}}} CYCLES {}}
set a(0-1651) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-1476 XREFS 88336 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1631 {}} {258 0 0-1588 {}}} SUCCS {{259 0 0-1652 {}}} CYCLES {}}
set a(0-1652) {NAME if#6:if:nor TYPE NOR PAR 0-1476 XREFS 88337 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{130 0 0-1631 {}} {258 0 0-1650 {}} {258 0 0-1649 {}} {258 0 0-1648 {}} {258 0 0-1647 {}} {258 0 0-1646 {}} {258 0 0-1645 {}} {258 0 0-1644 {}} {258 0 0-1643 {}} {258 0 0-1642 {}} {258 0 0-1641 {}} {258 0 0-1640 {}} {258 0 0-1639 {}} {258 0 0-1638 {}} {258 0 0-1637 {}} {258 0 0-1636 {}} {258 0 0-1635 {}} {258 0 0-1634 {}} {258 0 0-1633 {}} {258 0 0-1632 {}} {259 0 0-1651 {}}} SUCCS {{259 0 0-1653 {}} {258 0 0-1658 {}} {258 0 0-1660 {}}} CYCLES {}}
set a(0-1653) {NAME if#6:sel TYPE SELECT PAR 0-1476 XREFS 88338 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{130 0 0-1631 {}} {259 0 0-1652 {}}} SUCCS {{146 0 0-1654 {}} {146 0 0-1655 {}} {146 0 0-1656 {}} {146 0 0-1657 {}}} CYCLES {}}
set a(0-1654) {NAME asn#189 TYPE {I/O_READ SIGNAL} PAR 0-1476 XREFS 88339 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1653 {}}} SUCCS {{259 0 0-1655 {}}} CYCLES {}}
set a(0-1655) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-1476 XREFS 88340 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1653 {}} {259 0 0-1654 {}}} SUCCS {{258 0 0-1659 {}}} CYCLES {}}
set a(0-1656) {NAME asn#190 TYPE {I/O_READ SIGNAL} PAR 0-1476 XREFS 88341 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.404680179765991} PREDS {{146 0 0-1653 {}}} SUCCS {{259 0 0-1657 {}}} CYCLES {}}
set a(0-1657) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-1476 XREFS 88342 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.404680179765991} PREDS {{146 0 0-1653 {}} {259 0 0-1656 {}}} SUCCS {{258 0 0-1661 {}}} CYCLES {}}
set a(0-1658) {NAME and#3 TYPE AND PAR 0-1476 XREFS 88343 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{258 0 0-1630 {}} {258 0 0-1652 {}}} SUCCS {{259 0 0-1659 {}}} CYCLES {}}
set a(0-1659) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 2 NAME mux#4 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1476 XREFS 88344 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.4738618638069068 2 0.7307592009620401} PREDS {{258 0 0-1588 {}} {258 0 0-1655 {}} {258 0 0-1481 {}} {259 0 0-1658 {}}} SUCCS {{258 0 0-1665 {}} {258 0 0-1722 {}}} CYCLES {}}
set a(0-1660) {NAME and#4 TYPE AND PAR 0-1476 XREFS 88345 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 3 0.404680179765991} PREDS {{258 0 0-1630 {}} {258 0 0-1652 {}}} SUCCS {{259 0 0-1661 {}}} CYCLES {}}
set a(0-1661) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 2 NAME mux#5 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1476 XREFS 88346 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 2 0.9507794899610256 3 0.4738618638069068} PREDS {{258 0 0-1592 {}} {258 0 0-1657 {}} {258 0 0-1480 {}} {259 0 0-1660 {}}} SUCCS {{258 0 0-1698 {}} {258 0 0-1723 {}}} CYCLES {}}
set a(0-1662) {NAME asn#191 TYPE {I/O_READ SIGNAL} PAR 0-1476 XREFS 88347 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {} SUCCS {{259 0 0-1663 {}}} CYCLES {}}
set a(0-1663) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-1476 XREFS 88348 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{259 0 0-1662 {}}} SUCCS {{259 0 0-1664 {}}} CYCLES {}}
set a(0-1664) {NAME deltax_square_blue:conc TYPE CONCATENATE PAR 0-1476 XREFS 88349 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{259 0 0-1663 {}}} SUCCS {{258 0 0-1667 {}}} CYCLES {}}
set a(0-1665) {NAME deltax_square_blue:not TYPE NOT PAR 0-1476 XREFS 88350 LOC {2 0.4449273527536324 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{258 0 0-1659 {}}} SUCCS {{259 0 0-1666 {}}} CYCLES {}}
set a(0-1666) {NAME deltax_square_blue:conc#2 TYPE CONCATENATE PAR 0-1476 XREFS 88351 LOC {2 0.4449273527536324 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{259 0 0-1665 {}}} SUCCS {{259 0 0-1667 {}}} CYCLES {}}
set a(0-1667) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 2 NAME deltax_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-1476 XREFS 88352 LOC {2 0.4449273527536324 2 0.4738619763069012 2 0.4738619763069012 2 0.7431024577825827 2 0.999999794937716} PREDS {{258 0 0-1664 {}} {259 0 0-1666 {}}} SUCCS {{259 0 0-1668 {}}} CYCLES {}}
set a(0-1668) {NAME deltax_square_blue:slc TYPE READSLICE PAR 0-1476 XREFS 88353 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{259 0 0-1667 {}}} SUCCS {{258 0 0-1683 {}} {258 0 0-1685 {}} {258 0 0-1691 {}}} CYCLES {}}
set a(0-1669) {NAME asn#192 TYPE {I/O_READ SIGNAL} PAR 0-1476 XREFS 88354 LOC {1 0.0 1 0.48620525068973747 1 0.48620525068973747 3 0.48620525068973747} PREDS {} SUCCS {{259 0 0-1670 {}}} CYCLES {}}
set a(0-1670) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-1476 XREFS 88355 LOC {1 0.0 1 0.48620525068973747 1 0.48620525068973747 3 0.48620525068973747} PREDS {{259 0 0-1669 {}}} SUCCS {{259 0 0-1671 {}}} CYCLES {}}
set a(0-1671) {NAME deltax_square_red:not#1 TYPE NOT PAR 0-1476 XREFS 88356 LOC {1 0.0 1 0.48620525068973747 1 0.48620525068973747 3 0.48620525068973747} PREDS {{259 0 0-1670 {}}} SUCCS {{259 0 0-1672 {}}} CYCLES {}}
set a(0-1672) {NAME if#12:conc TYPE CONCATENATE PAR 0-1476 XREFS 88357 LOC {1 0.0 1 0.48620525068973747 1 0.48620525068973747 3 0.48620525068973747} PREDS {{259 0 0-1671 {}}} SUCCS {{259 0 0-1673 {}}} CYCLES {}}
set a(0-1673) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 6 NAME aif#39:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1476 XREFS 88358 LOC {1 0.0 1 0.48620525068973747 1 0.48620525068973747 1 0.7431024657865264 3 0.7431024657865264} PREDS {{259 0 0-1672 {}}} SUCCS {{259 0 0-1674 {}}} CYCLES {}}
set a(0-1674) {NAME aif#39:slc TYPE READSLICE PAR 0-1476 XREFS 88359 LOC {1 0.2568973371551332 1 0.7431025878448706 1 0.7431025878448706 3 0.7431025878448706} PREDS {{259 0 0-1673 {}}} SUCCS {{259 0 0-1675 {}} {258 0 0-1714 {}}} CYCLES {}}
set a(0-1675) {NAME asel#41 TYPE SELECT PAR 0-1476 XREFS 88360 LOC {1 0.2568973371551332 1 0.7431025878448706 1 0.7431025878448706 3 0.7431025878448706} PREDS {{259 0 0-1674 {}}} SUCCS {{146 0 0-1676 {}} {146 0 0-1677 {}} {146 0 0-1678 {}} {146 0 0-1679 {}} {146 0 0-1680 {}} {146 0 0-1681 {}} {146 0 0-1682 {}}} CYCLES {}}
set a(0-1676) {NAME asn#193 TYPE {I/O_READ SIGNAL} PAR 0-1476 XREFS 88361 LOC {1 0.2568973371551332 1 0.7431025878448706 1 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-1675 {}}} SUCCS {{259 0 0-1677 {}}} CYCLES {}}
set a(0-1677) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-1476 XREFS 88362 LOC {1 0.2568973371551332 1 0.7431025878448706 1 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-1675 {}} {259 0 0-1676 {}}} SUCCS {{259 0 0-1678 {}}} CYCLES {}}
set a(0-1678) {NAME deltay_square_red:not#1 TYPE NOT PAR 0-1476 XREFS 88363 LOC {1 0.2568973371551332 1 0.7431025878448706 1 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-1675 {}} {259 0 0-1677 {}}} SUCCS {{259 0 0-1679 {}}} CYCLES {}}
set a(0-1679) {NAME if#12:conc#1 TYPE CONCATENATE PAR 0-1476 XREFS 88364 LOC {1 0.2568973371551332 1 0.7431025878448706 1 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-1675 {}} {259 0 0-1678 {}}} SUCCS {{259 0 0-1680 {}}} CYCLES {}}
set a(0-1680) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 6 NAME aif#41:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1476 XREFS 88365 LOC {1 0.2568973371551332 1 0.7431025878448706 1 0.7431025878448706 1 0.9999998029416595 3 0.9999998029416595} PREDS {{146 0 0-1675 {}} {259 0 0-1679 {}}} SUCCS {{259 0 0-1681 {}}} CYCLES {}}
set a(0-1681) {NAME aif#41:aif:slc TYPE READSLICE PAR 0-1476 XREFS 88366 LOC {1 0.5137946743102664 1 0.9999999250000037 1 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-1675 {}} {259 0 0-1680 {}}} SUCCS {{259 0 0-1682 {}}} CYCLES {}}
set a(0-1682) {NAME if#12:not#1 TYPE NOT PAR 0-1476 XREFS 88367 LOC {1 0.5137946743102664 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-1675 {}} {259 0 0-1681 {}}} SUCCS {{258 0 0-1716 {}}} CYCLES {}}
set a(0-1683) {NAME slc#8 TYPE READSLICE PAR 0-1476 XREFS 88368 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{258 0 0-1668 {}}} SUCCS {{259 0 0-1684 {}}} CYCLES {}}
set a(0-1684) {NAME asel#45 TYPE SELECT PAR 0-1476 XREFS 88369 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{259 0 0-1683 {}}} SUCCS {{146 0 0-1685 {}} {146 0 0-1686 {}} {146 0 0-1687 {}} {146 0 0-1688 {}} {146 0 0-1689 {}} {146 0 0-1690 {}}} CYCLES {}}
set a(0-1685) {NAME deltax_square_blue:slc(deltax_square_blue:acc.psp) TYPE READSLICE PAR 0-1476 XREFS 88370 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{146 0 0-1684 {}} {258 0 0-1668 {}}} SUCCS {{259 0 0-1686 {}}} CYCLES {}}
set a(0-1686) {NAME deltax_square_blue:not#1 TYPE NOT PAR 0-1476 XREFS 88371 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{146 0 0-1684 {}} {259 0 0-1685 {}}} SUCCS {{259 0 0-1687 {}}} CYCLES {}}
set a(0-1687) {NAME if#13:conc TYPE CONCATENATE PAR 0-1476 XREFS 88372 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{146 0 0-1684 {}} {259 0 0-1686 {}}} SUCCS {{259 0 0-1688 {}}} CYCLES {}}
set a(0-1688) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 6 NAME aif#45:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1476 XREFS 88373 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 2 0.9999998029416595 3 0.4738618542485569} PREDS {{146 0 0-1684 {}} {259 0 0-1687 {}}} SUCCS {{259 0 0-1689 {}}} CYCLES {}}
set a(0-1689) {NAME aif#45:slc TYPE READSLICE PAR 0-1476 XREFS 88374 LOC {2 0.9710653014467349 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{146 0 0-1684 {}} {259 0 0-1688 {}}} SUCCS {{259 0 0-1690 {}}} CYCLES {}}
set a(0-1690) {NAME if#13:not TYPE NOT PAR 0-1476 XREFS 88375 LOC {2 0.9710653014467349 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{146 0 0-1684 {}} {259 0 0-1689 {}}} SUCCS {{258 0 0-1693 {}}} CYCLES {}}
set a(0-1691) {NAME slc#7 TYPE READSLICE PAR 0-1476 XREFS 88376 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.4738619763069012} PREDS {{258 0 0-1668 {}}} SUCCS {{259 0 0-1692 {}}} CYCLES {}}
set a(0-1692) {NAME if#13:not#2 TYPE NOT PAR 0-1476 XREFS 88377 LOC {2 0.7141679642916018 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{259 0 0-1691 {}}} SUCCS {{259 0 0-1693 {}}} CYCLES {}}
set a(0-1693) {NAME if#13:and TYPE AND PAR 0-1476 XREFS 88378 LOC {2 0.9710653014467349 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{258 0 0-1690 {}} {258 0 0-1478 {}} {259 0 0-1692 {}}} SUCCS {{259 0 0-1694 {}} {258 0 0-1712 {}}} CYCLES {}}
set a(0-1694) {NAME asel#47 TYPE SELECT PAR 0-1476 XREFS 88379 LOC {2 0.9710653014467349 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{259 0 0-1693 {}}} SUCCS {{146 0 0-1695 {}} {146 0 0-1696 {}} {146 0 0-1697 {}} {146 0 0-1698 {}} {146 0 0-1699 {}} {146 0 0-1700 {}} {130 0 0-1701 {}} {146 0 0-1702 {}} {130 0 0-1703 {}}} CYCLES {}}
set a(0-1695) {NAME asn#194 TYPE {I/O_READ SIGNAL} PAR 0-1476 XREFS 88380 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-1694 {}}} SUCCS {{259 0 0-1696 {}}} CYCLES {}}
set a(0-1696) {NAME slc(vga_xy#1)#1 TYPE READSLICE PAR 0-1476 XREFS 88381 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-1694 {}} {259 0 0-1695 {}}} SUCCS {{259 0 0-1697 {}}} CYCLES {}}
set a(0-1697) {NAME deltay_square_blue:conc TYPE CONCATENATE PAR 0-1476 XREFS 88382 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-1694 {}} {259 0 0-1696 {}}} SUCCS {{258 0 0-1700 {}}} CYCLES {}}
set a(0-1698) {NAME deltay_square_blue:not TYPE NOT PAR 0-1476 XREFS 88383 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-1694 {}} {258 0 0-1661 {}}} SUCCS {{259 0 0-1699 {}}} CYCLES {}}
set a(0-1699) {NAME deltay_square_blue:conc#2 TYPE CONCATENATE PAR 0-1476 XREFS 88384 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-1694 {}} {259 0 0-1698 {}}} SUCCS {{259 0 0-1700 {}}} CYCLES {}}
set a(0-1700) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 2 NAME deltay_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-1476 XREFS 88385 LOC {3 0.0 3 0.4738619763069012 3 0.4738619763069012 3 0.7431024577825827 3 0.7431024577825827} PREDS {{146 0 0-1694 {}} {258 0 0-1697 {}} {259 0 0-1699 {}}} SUCCS {{259 0 0-1701 {}}} CYCLES {}}
set a(0-1701) {NAME deltay_square_blue:slc TYPE READSLICE PAR 0-1476 XREFS 88386 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{130 0 0-1694 {}} {259 0 0-1700 {}}} SUCCS {{259 0 0-1702 {}} {258 0 0-1704 {}} {258 0 0-1710 {}}} CYCLES {}}
set a(0-1702) {NAME aif#47:slc#1 TYPE READSLICE PAR 0-1476 XREFS 88387 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-1694 {}} {259 0 0-1701 {}}} SUCCS {{259 0 0-1703 {}}} CYCLES {}}
set a(0-1703) {NAME aif#47:asel TYPE SELECT PAR 0-1476 XREFS 88388 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{130 0 0-1694 {}} {259 0 0-1702 {}}} SUCCS {{146 0 0-1704 {}} {146 0 0-1705 {}} {146 0 0-1706 {}} {146 0 0-1707 {}} {146 0 0-1708 {}} {146 0 0-1709 {}}} CYCLES {}}
set a(0-1704) {NAME deltay_square_blue:slc(deltay_square_blue:acc.psp) TYPE READSLICE PAR 0-1476 XREFS 88389 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-1703 {}} {258 0 0-1701 {}}} SUCCS {{259 0 0-1705 {}}} CYCLES {}}
set a(0-1705) {NAME deltay_square_blue:not#1 TYPE NOT PAR 0-1476 XREFS 88390 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-1703 {}} {259 0 0-1704 {}}} SUCCS {{259 0 0-1706 {}}} CYCLES {}}
set a(0-1706) {NAME if#13:conc#1 TYPE CONCATENATE PAR 0-1476 XREFS 88391 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-1703 {}} {259 0 0-1705 {}}} SUCCS {{259 0 0-1707 {}}} CYCLES {}}
set a(0-1707) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 6 NAME aif#47:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1476 XREFS 88392 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.9999998029416595 3 0.9999998029416595} PREDS {{146 0 0-1703 {}} {259 0 0-1706 {}}} SUCCS {{259 0 0-1708 {}}} CYCLES {}}
set a(0-1708) {NAME aif#47:aif:slc TYPE READSLICE PAR 0-1476 XREFS 88393 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-1703 {}} {259 0 0-1707 {}}} SUCCS {{259 0 0-1709 {}}} CYCLES {}}
set a(0-1709) {NAME if#13:not#1 TYPE NOT PAR 0-1476 XREFS 88394 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-1703 {}} {259 0 0-1708 {}}} SUCCS {{258 0 0-1712 {}}} CYCLES {}}
set a(0-1710) {NAME aif#47:slc TYPE READSLICE PAR 0-1476 XREFS 88395 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.9999999250000037} PREDS {{258 0 0-1701 {}}} SUCCS {{259 0 0-1711 {}}} CYCLES {}}
set a(0-1711) {NAME if#13:not#3 TYPE NOT PAR 0-1476 XREFS 88396 LOC {3 0.2692406115379694 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{259 0 0-1710 {}}} SUCCS {{259 0 0-1712 {}}} CYCLES {}}
set a(0-1712) {NAME if#13:and#2 TYPE AND PAR 0-1476 XREFS 88397 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-1693 {}} {258 0 0-1709 {}} {258 0 0-1477 {}} {259 0 0-1711 {}}} SUCCS {{258 0 0-1715 {}} {258 0 0-1718 {}}} CYCLES {}}
set a(0-1713) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,8) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(volume:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-1476 XREFS 88398 LOC {3 1.0 3 1.0 3 1.0 4 0.0 3 0.9999} PREDS {{260 0 0-1713 {}} {80 0 0-1720 {}}} SUCCS {{260 0 0-1713 {}} {80 0 0-1720 {}}} CYCLES {}}
set a(0-1714) {NAME if#12:not TYPE NOT PAR 0-1476 XREFS 88399 LOC {1 0.2568973371551332 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-1674 {}}} SUCCS {{258 0 0-1716 {}}} CYCLES {}}
set a(0-1715) {NAME not#13 TYPE NOT PAR 0-1476 XREFS 88400 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-1712 {}}} SUCCS {{259 0 0-1716 {}}} CYCLES {}}
set a(0-1716) {NAME and#5 TYPE AND PAR 0-1476 XREFS 88401 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-1714 {}} {258 0 0-1682 {}} {258 0 0-1479 {}} {259 0 0-1715 {}}} SUCCS {{259 0 0-1717 {}}} CYCLES {}}
set a(0-1717) {NAME exs#4 TYPE SIGNEXTEND PAR 0-1476 XREFS 88402 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{259 0 0-1716 {}}} SUCCS {{258 0 0-1719 {}}} CYCLES {}}
set a(0-1718) {NAME exs#2 TYPE SIGNEXTEND PAR 0-1476 XREFS 88403 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-1712 {}}} SUCCS {{259 0 0-1719 {}}} CYCLES {}}
set a(0-1719) {NAME conc#9 TYPE CONCATENATE PAR 0-1476 XREFS 88404 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-1717 {}} {259 0 0-1718 {}}} SUCCS {{259 0 0-1720 {}}} CYCLES {}}
set a(0-1720) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-1476 XREFS 88405 LOC {3 1.0 3 1.0 3 1.0 4 0.0 3 0.9999} PREDS {{260 0 0-1720 {}} {80 0 0-1713 {}} {259 0 0-1719 {}}} SUCCS {{80 0 0-1713 {}} {260 0 0-1720 {}}} CYCLES {}}
set a(0-1721) {NAME vin:asn(acc#8(1).sva) TYPE ASSIGN PAR 0-1476 XREFS 88406 LOC {2 0.23041168847941557 2 0.2593463120326844 2 0.2593463120326844 3 0.2366116381694181} PREDS {{260 0 0-1721 {}} {256 0 0-1531 {}} {258 0 0-1626 {}}} SUCCS {{262 0 0-1531 {}} {260 0 0-1721 {}}} CYCLES {}}
set a(0-1722) {NAME vin:asn(blue_xy(0).sva) TYPE ASSIGN PAR 0-1476 XREFS 88407 LOC {2 0.4449273527536324 2 0.4738619763069012 2 0.4738619763069012 3 0.6123571943821403} PREDS {{260 0 0-1722 {}} {256 0 0-1585 {}} {258 0 0-1659 {}}} SUCCS {{262 0 0-1585 {}} {260 0 0-1722 {}}} CYCLES {}}
set a(0-1723) {NAME vin:asn(blue_xy(1).sva) TYPE ASSIGN PAR 0-1476 XREFS 88408 LOC {2 0.4449273527536324 2 0.9507796024610199 2 0.9507796024610199 3 0.6123571943821403} PREDS {{260 0 0-1723 {}} {256 0 0-1589 {}} {258 0 0-1661 {}}} SUCCS {{262 0 0-1589 {}} {260 0 0-1723 {}}} CYCLES {}}
set a(0-1476) {CHI {0-1477 0-1478 0-1479 0-1480 0-1481 0-1482 0-1483 0-1484 0-1485 0-1486 0-1487 0-1488 0-1489 0-1490 0-1491 0-1492 0-1493 0-1494 0-1495 0-1496 0-1497 0-1498 0-1499 0-1500 0-1501 0-1502 0-1503 0-1504 0-1505 0-1506 0-1507 0-1508 0-1509 0-1510 0-1511 0-1512 0-1513 0-1514 0-1515 0-1516 0-1517 0-1518 0-1519 0-1520 0-1521 0-1522 0-1523 0-1524 0-1525 0-1526 0-1527 0-1528 0-1529 0-1530 0-1531 0-1532 0-1533 0-1534 0-1535 0-1536 0-1537 0-1538 0-1539 0-1540 0-1541 0-1542 0-1543 0-1544 0-1545 0-1546 0-1547 0-1548 0-1549 0-1550 0-1551 0-1552 0-1553 0-1554 0-1555 0-1556 0-1557 0-1558 0-1559 0-1560 0-1561 0-1562 0-1563 0-1564 0-1565 0-1566 0-1567 0-1568 0-1569 0-1570 0-1571 0-1572 0-1573 0-1574 0-1575 0-1576 0-1577 0-1578 0-1579 0-1580 0-1581 0-1582 0-1583 0-1584 0-1585 0-1586 0-1587 0-1588 0-1589 0-1590 0-1591 0-1592 0-1593 0-1594 0-1595 0-1596 0-1597 0-1598 0-1599 0-1600 0-1601 0-1602 0-1603 0-1604 0-1605 0-1606 0-1607 0-1608 0-1609 0-1610 0-1611 0-1612 0-1613 0-1614 0-1615 0-1616 0-1617 0-1618 0-1619 0-1620 0-1621 0-1622 0-1623 0-1624 0-1625 0-1626 0-1627 0-1628 0-1629 0-1630 0-1631 0-1632 0-1633 0-1634 0-1635 0-1636 0-1637 0-1638 0-1639 0-1640 0-1641 0-1642 0-1643 0-1644 0-1645 0-1646 0-1647 0-1648 0-1649 0-1650 0-1651 0-1652 0-1653 0-1654 0-1655 0-1656 0-1657 0-1658 0-1659 0-1660 0-1661 0-1662 0-1663 0-1664 0-1665 0-1666 0-1667 0-1668 0-1669 0-1670 0-1671 0-1672 0-1673 0-1674 0-1675 0-1676 0-1677 0-1678 0-1679 0-1680 0-1681 0-1682 0-1683 0-1684 0-1685 0-1686 0-1687 0-1688 0-1689 0-1690 0-1691 0-1692 0-1693 0-1694 0-1695 0-1696 0-1697 0-1698 0-1699 0-1700 0-1701 0-1702 0-1703 0-1704 0-1705 0-1706 0-1707 0-1708 0-1709 0-1710 0-1711 0-1712 0-1713 0-1714 0-1715 0-1716 0-1717 0-1718 0-1719 0-1720 0-1721 0-1722 0-1723} ITERATIONS Infinite LATENCY 3 RESET_LATENCY 0 CSTEPS 4 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED Yes INITIATION 1 STAGES 4.0 CYCLES_IN 4 TOTAL_CYCLES_IN 4 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 4 NAME main TYPE LOOP DELAY {33.33 ns} PAR 0-1472 XREFS 88409 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0-1476 {}} {258 0 0-1474 {}} {258 0 0-1473 {}} {259 0 0-1475 {}}} SUCCS {{772 0 0-1473 {}} {772 0 0-1474 {}} {772 0 0-1475 {}} {774 0 0-1476 {}}} CYCLES {}}
set a(0-1472) {CHI {0-1473 0-1474 0-1475 0-1476} ITERATIONS Infinite LATENCY 3 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 4 TOTAL_CYCLES 4 NAME core:rlp TYPE LOOP DELAY {33.33 ns} PAR {} XREFS 88410 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-1472-TOTALCYCLES) {4}
set a(0-1472-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) {0-1497 0-1526} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-1499 0-1514 0-1522 0-1629} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) 0-1512 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,2,1,4) {0-1530 0-1625} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) 0-1538 mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) {0-1588 0-1592} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,11) {0-1597 0-1604 0-1673 0-1680 0-1688 0-1707} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,7,1,8) 0-1612 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,11) 0-1619 mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) 0-1626 mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-1659 0-1661} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,0,12) {0-1667 0-1700} mgc_ioport.mgc_out_stdreg(4,8) 0-1713 mgc_ioport.mgc_out_stdreg(2,30) 0-1720}
set a(0-1472-PROC_NAME) {core}
set a(0-1472-HIER_NAME) {/markers/core}
set a(TOP) {0-1472}

