$date
    Mon Aug 15 21:29:32 2011
$end
$version
    MyHDL 0.7
$end
$timescale
    1ns
$end

$scope module test_dff $end
$var reg 1 ! q $end
$var reg 1 " d $end
$var reg 1 # clk $end
$scope module dff_inst $end
$var reg 1 ! q $end
$var reg 1 " d $end
$var reg 1 # clk $end
$upscope $end
$upscope $end

$enddefinitions $end
$dumpvars
0!
0"
0#
$end
