$date
	Sat Oct 22 22:23:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#111264
b1000 !
1"
#111266
b1000 &
b1000 %
1$
#111267
0"
#111270
b100 &
b100 %
#111274
b10 &
b10 %
#111278
b1 &
1#
b1 %
#111282
b0 &
b0 %
0#
0$
#1130549
b1101 !
1"
#1130550
b1101 &
b1101 %
1$
#1130551
0"
#1130554
b101000 &
b101000 %
#1130558
b10100 &
b10100 %
#1130562
b1010 &
b1010 %
#1130566
b101 &
b101 %
#1130570
b10000 &
b10000 %
#1130574
b1000 &
b1000 %
#1130578
b100 &
b100 %
#1130582
b10 &
b10 %
#1130586
b1 &
b1 %
1#
#1130590
b0 &
0#
b0 %
0$
#2160668
b110 !
1"
#2160670
b110 &
b110 %
1$
#2160671
0"
#2160674
b11 &
b11 %
#2160678
b1010 &
b1010 %
#2160682
b101 &
b101 %
#2160686
b10000 &
b10000 %
#2160690
b1000 &
b1000 %
#2160694
b100 &
b100 %
#2160698
b10 &
b10 %
#2160702
b1 &
1#
b1 %
#2160706
b0 &
b0 %
0#
0$
#4500012
