{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 11 08:32:53 2007 " "Info: Processing started: Sun Mar 11 08:32:53 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off WrapTest -c WrapTest " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off WrapTest -c WrapTest" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "WrapTest.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file WrapTest.v" { { "Info" "ISGN_ENTITY_NAME" "1 WrapTest " "Info: Found entity 1: WrapTest" {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loopBackChecker.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file loopBackChecker.v" { { "Info" "ISGN_ENTITY_NAME" "1 loopBackCheck " "Info: Found entity 1: loopBackCheck" {  } { { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_xmit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rs232_xmit.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs232_xmit " "Info: Found entity 1: rs232_xmit" {  } { { "rs232_xmit.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/rs232_xmit.v" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "WrapTest " "Info: Elaborating entity \"WrapTest\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 WrapTest.v(109) " "Warning (10230): Verilog HDL assignment warning at WrapTest.v(109): truncated value with size 32 to match size of target (17)" {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 WrapTest.v(133) " "Warning (10230): Verilog HDL assignment warning at WrapTest.v(133): truncated value with size 32 to match size of target (25)" {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 WrapTest.v(159) " "Warning (10230): Verilog HDL assignment warning at WrapTest.v(159): truncated value with size 32 to match size of target (25)" {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 WrapTest.v(168) " "Warning (10230): Verilog HDL assignment warning at WrapTest.v(168): truncated value with size 32 to match size of target (8)" {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_L2_VRFC_DRIVERLESS_OUTPUT_PORT" "SLWR WrapTest.v(34) " "Warning (10034): Output port \"SLWR\" at WrapTest.v(34) has no driver" {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_L2_VRFC_DRIVERLESS_OUTPUT_PORT" "SLRD WrapTest.v(35) " "Warning (10034): Output port \"SLRD\" at WrapTest.v(35) has no driver" {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_L2_VRFC_DRIVERLESS_OUTPUT_PORT" "SLOE WrapTest.v(36) " "Warning (10034): Output port \"SLOE\" at WrapTest.v(36) has no driver" {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_L2_VRFC_DRIVERLESS_OUTPUT_PORT" "PKEND WrapTest.v(37) " "Warning (10034): Output port \"PKEND\" at WrapTest.v(37) has no driver" {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_L2_VRFC_DRIVERLESS_OUTPUT_PORT" "FIFO_ADR\[1\] WrapTest.v(38) " "Warning (10034): Output port \"FIFO_ADR\[1\]\" at WrapTest.v(38) has no driver" {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_L2_VRFC_DRIVERLESS_OUTPUT_PORT" "FIFO_ADR\[0\] WrapTest.v(38) " "Warning (10034): Output port \"FIFO_ADR\[0\]\" at WrapTest.v(38) has no driver" {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_L2_VRFC_DRIVERLESS_OUTPUT_PORT" "GPIO_nIOE WrapTest.v(56) " "Warning (10034): Output port \"GPIO_nIOE\" at WrapTest.v(56) has no driver" {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loopBackCheck loopBackCheck:loopBackA02C02 " "Info: Elaborating entity \"loopBackCheck\" for hierarchy \"loopBackCheck:loopBackA02C02\"" {  } { { "WrapTest.v" "loopBackA02C02" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232_xmit rs232_xmit:Ozy_rs232_xmit " "Info: Elaborating entity \"rs232_xmit\" for hierarchy \"rs232_xmit:Ozy_rs232_xmit\"" {  } { { "WrapTest.v" "Ozy_rs232_xmit" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 148 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rs232_xmit.v(115) " "Warning (10230): Verilog HDL assignment warning at rs232_xmit.v(115): truncated value with size 32 to match size of target (4)" {  } { { "rs232_xmit.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/rs232_xmit.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_L2_VRFC_DRIVERLESS_OUTPUT_PORT" "space_avail_o rs232_xmit.v(24) " "Warning (10034): Output port \"space_avail_o\" at rs232_xmit.v(24) has no driver" {  } { { "rs232_xmit.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/rs232_xmit.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "rs232_tx_fifo.v 1 1 " "Warning: Using design file rs232_tx_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rs232_tx_fifo " "Info: Found entity 1: rs232_tx_fifo" {  } { { "rs232_tx_fifo.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/rs232_tx_fifo.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232_tx_fifo rs232_xmit:Ozy_rs232_xmit\|rs232_tx_fifo:tx_fifo " "Info: Elaborating entity \"rs232_tx_fifo\" for hierarchy \"rs232_xmit:Ozy_rs232_xmit\|rs232_tx_fifo:tx_fifo\"" {  } { { "rs232_xmit.v" "tx_fifo" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/rs232_xmit.v" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g:/altera/quartus61/quartus/libraries/megafunctions/scfifo.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file g:/altera/quartus61/quartus/libraries/megafunctions/scfifo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo " "Info: Found entity 1: scfifo" {  } { { "scfifo.tdf" "" { Text "g:/altera/quartus61/quartus/libraries/megafunctions/scfifo.tdf" 236 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo rs232_xmit:Ozy_rs232_xmit\|rs232_tx_fifo:tx_fifo\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"rs232_xmit:Ozy_rs232_xmit\|rs232_tx_fifo:tx_fifo\|scfifo:scfifo_component\"" {  } { { "rs232_tx_fifo.v" "scfifo_component" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/rs232_tx_fifo.v" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "rs232_xmit:Ozy_rs232_xmit\|rs232_tx_fifo:tx_fifo\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"rs232_xmit:Ozy_rs232_xmit\|rs232_tx_fifo:tx_fifo\|scfifo:scfifo_component\"" {  } { { "rs232_tx_fifo.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/rs232_tx_fifo.v" 79 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_cdv.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_cdv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_cdv " "Info: Found entity 1: scfifo_cdv" {  } { { "db/scfifo_cdv.tdf" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/db/scfifo_cdv.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_cdv rs232_xmit:Ozy_rs232_xmit\|rs232_tx_fifo:tx_fifo\|scfifo:scfifo_component\|scfifo_cdv:auto_generated " "Info: Elaborating entity \"scfifo_cdv\" for hierarchy \"rs232_xmit:Ozy_rs232_xmit\|rs232_tx_fifo:tx_fifo\|scfifo:scfifo_component\|scfifo_cdv:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "g:/altera/quartus61/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_jjv.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_jjv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_jjv " "Info: Found entity 1: a_dpfifo_jjv" {  } { { "db/a_dpfifo_jjv.tdf" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/db/a_dpfifo_jjv.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_jjv rs232_xmit:Ozy_rs232_xmit\|rs232_tx_fifo:tx_fifo\|scfifo:scfifo_component\|scfifo_cdv:auto_generated\|a_dpfifo_jjv:dpfifo " "Info: Elaborating entity \"a_dpfifo_jjv\" for hierarchy \"rs232_xmit:Ozy_rs232_xmit\|rs232_tx_fifo:tx_fifo\|scfifo:scfifo_component\|scfifo_cdv:auto_generated\|a_dpfifo_jjv:dpfifo\"" {  } { { "db/scfifo_cdv.tdf" "dpfifo" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/db/scfifo_cdv.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_76e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_76e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_76e " "Info: Found entity 1: a_fefifo_76e" {  } { { "db/a_fefifo_76e.tdf" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/db/a_fefifo_76e.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_76e rs232_xmit:Ozy_rs232_xmit\|rs232_tx_fifo:tx_fifo\|scfifo:scfifo_component\|scfifo_cdv:auto_generated\|a_dpfifo_jjv:dpfifo\|a_fefifo_76e:fifo_state " "Info: Elaborating entity \"a_fefifo_76e\" for hierarchy \"rs232_xmit:Ozy_rs232_xmit\|rs232_tx_fifo:tx_fifo\|scfifo:scfifo_component\|scfifo_cdv:auto_generated\|a_dpfifo_jjv:dpfifo\|a_fefifo_76e:fifo_state\"" {  } { { "db/a_dpfifo_jjv.tdf" "fifo_state" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/db/a_dpfifo_jjv.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pj7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_pj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pj7 " "Info: Found entity 1: cntr_pj7" {  } { { "db/cntr_pj7.tdf" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/db/cntr_pj7.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pj7 rs232_xmit:Ozy_rs232_xmit\|rs232_tx_fifo:tx_fifo\|scfifo:scfifo_component\|scfifo_cdv:auto_generated\|a_dpfifo_jjv:dpfifo\|a_fefifo_76e:fifo_state\|cntr_pj7:count_usedw " "Info: Elaborating entity \"cntr_pj7\" for hierarchy \"rs232_xmit:Ozy_rs232_xmit\|rs232_tx_fifo:tx_fifo\|scfifo:scfifo_component\|scfifo_cdv:auto_generated\|a_dpfifo_jjv:dpfifo\|a_fefifo_76e:fifo_state\|cntr_pj7:count_usedw\"" {  } { { "db/a_fefifo_76e.tdf" "count_usedw" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/db/a_fefifo_76e.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_1it.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dpram_1it.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_1it " "Info: Found entity 1: dpram_1it" {  } { { "db/dpram_1it.tdf" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/db/dpram_1it.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_1it rs232_xmit:Ozy_rs232_xmit\|rs232_tx_fifo:tx_fifo\|scfifo:scfifo_component\|scfifo_cdv:auto_generated\|a_dpfifo_jjv:dpfifo\|dpram_1it:FIFOram " "Info: Elaborating entity \"dpram_1it\" for hierarchy \"rs232_xmit:Ozy_rs232_xmit\|rs232_tx_fifo:tx_fifo\|scfifo:scfifo_component\|scfifo_cdv:auto_generated\|a_dpfifo_jjv:dpfifo\|dpram_1it:FIFOram\"" {  } { { "db/a_dpfifo_jjv.tdf" "FIFOram" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/db/a_dpfifo_jjv.tdf" 41 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0sj1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0sj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0sj1 " "Info: Found entity 1: altsyncram_0sj1" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/db/altsyncram_0sj1.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0sj1 rs232_xmit:Ozy_rs232_xmit\|rs232_tx_fifo:tx_fifo\|scfifo:scfifo_component\|scfifo_cdv:auto_generated\|a_dpfifo_jjv:dpfifo\|dpram_1it:FIFOram\|altsyncram_0sj1:altsyncram2 " "Info: Elaborating entity \"altsyncram_0sj1\" for hierarchy \"rs232_xmit:Ozy_rs232_xmit\|rs232_tx_fifo:tx_fifo\|scfifo:scfifo_component\|scfifo_cdv:auto_generated\|a_dpfifo_jjv:dpfifo\|dpram_1it:FIFOram\|altsyncram_0sj1:altsyncram2\"" {  } { { "db/dpram_1it.tdf" "altsyncram2" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/db/dpram_1it.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_djb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_djb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_djb " "Info: Found entity 1: cntr_djb" {  } { { "db/cntr_djb.tdf" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/db/cntr_djb.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_djb rs232_xmit:Ozy_rs232_xmit\|rs232_tx_fifo:tx_fifo\|scfifo:scfifo_component\|scfifo_cdv:auto_generated\|a_dpfifo_jjv:dpfifo\|cntr_djb:rd_ptr_count " "Info: Elaborating entity \"cntr_djb\" for hierarchy \"rs232_xmit:Ozy_rs232_xmit\|rs232_tx_fifo:tx_fifo\|scfifo:scfifo_component\|scfifo_cdv:auto_generated\|a_dpfifo_jjv:dpfifo\|cntr_djb:rd_ptr_count\"" {  } { { "db/a_dpfifo_jjv.tdf" "rd_ptr_count" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/db/a_dpfifo_jjv.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|WrapTest\|rs232_xmit:Ozy_rs232_xmit\|input_state 3 " "Info: State machine \"\|WrapTest\|rs232_xmit:Ozy_rs232_xmit\|input_state\" contains 3 states" {  } { { "rs232_xmit.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/rs232_xmit.v" 49 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|WrapTest\|rs232_xmit:Ozy_rs232_xmit\|output_state 3 " "Info: State machine \"\|WrapTest\|rs232_xmit:Ozy_rs232_xmit\|output_state\" contains 3 states" {  } { { "rs232_xmit.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/rs232_xmit.v" 79 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|WrapTest\|rs232_xmit:Ozy_rs232_xmit\|input_state " "Info: Selected Auto state machine encoding method for state machine \"\|WrapTest\|rs232_xmit:Ozy_rs232_xmit\|input_state\"" {  } { { "rs232_xmit.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/rs232_xmit.v" 49 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|WrapTest\|rs232_xmit:Ozy_rs232_xmit\|input_state " "Info: Encoding result for state machine \"\|WrapTest\|rs232_xmit:Ozy_rs232_xmit\|input_state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rs232_xmit:Ozy_rs232_xmit\|input_state.00 " "Info: Encoded state bit \"rs232_xmit:Ozy_rs232_xmit\|input_state.00\"" {  } { { "rs232_xmit.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/rs232_xmit.v" 49 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rs232_xmit:Ozy_rs232_xmit\|input_state.10 " "Info: Encoded state bit \"rs232_xmit:Ozy_rs232_xmit\|input_state.10\"" {  } { { "rs232_xmit.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/rs232_xmit.v" 49 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rs232_xmit:Ozy_rs232_xmit\|input_state.01 " "Info: Encoded state bit \"rs232_xmit:Ozy_rs232_xmit\|input_state.01\"" {  } { { "rs232_xmit.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/rs232_xmit.v" 49 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|WrapTest\|rs232_xmit:Ozy_rs232_xmit\|input_state.00 000 " "Info: State \"\|WrapTest\|rs232_xmit:Ozy_rs232_xmit\|input_state.00\" uses code string \"000\"" {  } { { "rs232_xmit.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/rs232_xmit.v" 49 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|WrapTest\|rs232_xmit:Ozy_rs232_xmit\|input_state.10 110 " "Info: State \"\|WrapTest\|rs232_xmit:Ozy_rs232_xmit\|input_state.10\" uses code string \"110\"" {  } { { "rs232_xmit.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/rs232_xmit.v" 49 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|WrapTest\|rs232_xmit:Ozy_rs232_xmit\|input_state.01 101 " "Info: State \"\|WrapTest\|rs232_xmit:Ozy_rs232_xmit\|input_state.01\" uses code string \"101\"" {  } { { "rs232_xmit.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/rs232_xmit.v" 49 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "rs232_xmit.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/rs232_xmit.v" 49 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|WrapTest\|rs232_xmit:Ozy_rs232_xmit\|output_state " "Info: Selected Auto state machine encoding method for state machine \"\|WrapTest\|rs232_xmit:Ozy_rs232_xmit\|output_state\"" {  } { { "rs232_xmit.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/rs232_xmit.v" 79 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|WrapTest\|rs232_xmit:Ozy_rs232_xmit\|output_state " "Info: Encoding result for state machine \"\|WrapTest\|rs232_xmit:Ozy_rs232_xmit\|output_state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rs232_xmit:Ozy_rs232_xmit\|output_state.00 " "Info: Encoded state bit \"rs232_xmit:Ozy_rs232_xmit\|output_state.00\"" {  } { { "rs232_xmit.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/rs232_xmit.v" 79 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rs232_xmit:Ozy_rs232_xmit\|output_state.10 " "Info: Encoded state bit \"rs232_xmit:Ozy_rs232_xmit\|output_state.10\"" {  } { { "rs232_xmit.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/rs232_xmit.v" 79 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rs232_xmit:Ozy_rs232_xmit\|output_state.01 " "Info: Encoded state bit \"rs232_xmit:Ozy_rs232_xmit\|output_state.01\"" {  } { { "rs232_xmit.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/rs232_xmit.v" 79 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|WrapTest\|rs232_xmit:Ozy_rs232_xmit\|output_state.00 000 " "Info: State \"\|WrapTest\|rs232_xmit:Ozy_rs232_xmit\|output_state.00\" uses code string \"000\"" {  } { { "rs232_xmit.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/rs232_xmit.v" 79 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|WrapTest\|rs232_xmit:Ozy_rs232_xmit\|output_state.10 110 " "Info: State \"\|WrapTest\|rs232_xmit:Ozy_rs232_xmit\|output_state.10\" uses code string \"110\"" {  } { { "rs232_xmit.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/rs232_xmit.v" 79 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|WrapTest\|rs232_xmit:Ozy_rs232_xmit\|output_state.01 101 " "Info: State \"\|WrapTest\|rs232_xmit:Ozy_rs232_xmit\|output_state.01\" uses code string \"101\"" {  } { { "rs232_xmit.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/rs232_xmit.v" 79 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "rs232_xmit.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/rs232_xmit.v" 79 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FX2_FD\[0\] " "Warning: The bidir \"FX2_FD\[0\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 29 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FX2_FD\[1\] " "Warning: The bidir \"FX2_FD\[1\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 29 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FX2_FD\[2\] " "Warning: The bidir \"FX2_FD\[2\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 29 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FX2_FD\[3\] " "Warning: The bidir \"FX2_FD\[3\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 29 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FX2_FD\[4\] " "Warning: The bidir \"FX2_FD\[4\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 29 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FX2_FD\[5\] " "Warning: The bidir \"FX2_FD\[5\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 29 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FX2_FD\[6\] " "Warning: The bidir \"FX2_FD\[6\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 29 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FX2_FD\[7\] " "Warning: The bidir \"FX2_FD\[7\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 29 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FX2_FD\[8\] " "Warning: The bidir \"FX2_FD\[8\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 29 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FX2_FD\[9\] " "Warning: The bidir \"FX2_FD\[9\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 29 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FX2_FD\[10\] " "Warning: The bidir \"FX2_FD\[10\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 29 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FX2_FD\[11\] " "Warning: The bidir \"FX2_FD\[11\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 29 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FX2_FD\[12\] " "Warning: The bidir \"FX2_FD\[12\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 29 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FX2_FD\[13\] " "Warning: The bidir \"FX2_FD\[13\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 29 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FX2_FD\[14\] " "Warning: The bidir \"FX2_FD\[14\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 29 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FX2_FD\[15\] " "Warning: The bidir \"FX2_FD\[15\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 29 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SPI_SO " "Warning: The bidir \"SPI_SO\" has no source; inserted an always disabled tri-state buffer." {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 53 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "Warning: The bidir \"GPIO\[0\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 55 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "Warning: The bidir \"GPIO\[1\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 55 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "Warning: The bidir \"GPIO\[2\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 55 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "Warning: The bidir \"GPIO\[3\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 55 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "Warning: The bidir \"GPIO\[4\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 55 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "Warning: The bidir \"GPIO\[5\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 55 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "Warning: The bidir \"GPIO\[6\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 55 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "Warning: The bidir \"GPIO\[7\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 55 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "Warning: The bidir \"GPIO\[8\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 55 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "Warning: The bidir \"GPIO\[9\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 55 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "Warning: The bidir \"GPIO\[10\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 55 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "Warning: The bidir \"GPIO\[11\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 55 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "Warning: The bidir \"GPIO\[12\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 55 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "Warning: The bidir \"GPIO\[13\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 55 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "Warning: The bidir \"GPIO\[14\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 55 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "Warning: The bidir \"GPIO\[15\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 55 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "Warning: The bidir \"GPIO\[16\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 55 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "Warning: The bidir \"GPIO\[17\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 55 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "Warning: The bidir \"GPIO\[18\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 55 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "Warning: The bidir \"GPIO\[19\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 55 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "Warning: The bidir \"GPIO\[20\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 55 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "Warning: The bidir \"GPIO\[21\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 55 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "Warning: The bidir \"GPIO\[22\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 55 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "Warning: The bidir \"GPIO\[23\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 55 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "SLWR GND " "Warning: Pin \"SLWR\" stuck at GND" {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 34 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SLRD GND " "Warning: Pin \"SLRD\" stuck at GND" {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 35 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SLOE GND " "Warning: Pin \"SLOE\" stuck at GND" {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 36 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "PKEND GND " "Warning: Pin \"PKEND\" stuck at GND" {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 37 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FIFO_ADR\[0\] GND " "Warning: Pin \"FIFO_ADR\[0\]\" stuck at GND" {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 38 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FIFO_ADR\[1\] GND " "Warning: Pin \"FIFO_ADR\[1\]\" stuck at GND" {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 38 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_nIOE GND " "Warning: Pin \"GPIO_nIOE\" stuck at GND" {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 56 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "313 " "Info: Implemented 313 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_BIDIRS" "82 " "Info: Implemented 82 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "197 " "Info: Implemented 197 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0} { "Info" "ISCL_SCL_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "129 " "Info: Allocated 129 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 11 08:33:04 2007 " "Info: Processing ended: Sun Mar 11 08:33:04 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
