// Seed: 1689314062
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wor id_4;
  output wire id_3;
  output wire id_2;
  assign module_1.id_4 = 0;
  inout wire id_1;
  wire id_5;
  assign id_4 = -1;
  wire id_6;
  assign id_3 = id_5;
  assign module_2._id_0 = 0;
endmodule
module module_1 (
    input uwire id_0
    , id_3,
    input wor   id_1
);
  tri1 id_4 = 1;
  logic id_5, id_6;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_4
  );
  logic [-1 : (  -1  )] id_7;
  ;
  logic id_8;
  ;
endmodule
module module_2 #(
    parameter id_0 = 32'd94
) (
    input  tri0  _id_0,
    output uwire id_1
);
  wire [id_0 : id_0] id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
