##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CLK_App
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CLK_App:R vs. CLK_App:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 14
Clock: ADC_intSarClock  | N/A                    | Target: 1.00 MHz    | 
Clock: CLK_App          | Frequency: 158.88 MHz  | Target: 16.67 MHz   | 
Clock: Clock_1          | N/A                    | Target: 1.00 MHz    | 
Clock: Clock_2          | N/A                    | Target: 0.00 MHz    | 
Clock: CyClk_Fast       | N/A                    | Target: 100.00 MHz  | 
Clock: CyClk_HF0        | N/A                    | Target: 100.00 MHz  | 
Clock: CyClk_LF         | N/A                    | Target: 0.03 MHz    | 
Clock: CyClk_Peri       | N/A                    | Target: 50.00 MHz   | 
Clock: CyClk_Slow       | N/A                    | Target: 50.00 MHz   | 
Clock: CyFLL            | N/A                    | Target: 100.00 MHz  | 
Clock: CyILO            | N/A                    | Target: 0.03 MHz    | 
Clock: CyIMO            | N/A                    | Target: 8.00 MHz    | 
Clock: CyPeriClk_App    | N/A                    | Target: 50.00 MHz   | 
Clock: UART_SCBCLK      | N/A                    | Target: 1.39 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CLK_App       CLK_App        60000            53706       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name      Setup to Clk  Clock Name:Phase  
-------------  ------------  ----------------  
RST(0)_PAD     3167          CLK_App:R         
SCL(0)_PAD:in  3127          CLK_App:R         
SDA(0)_PAD:in  3117          CLK_App:R         


                       3.2::Clock to Out
                       -----------------

Port Name       Clock to Out  Clock Name:Phase  
--------------  ------------  ----------------  
SCL(0)_PAD:out  3167          CLK_App:R         
SDA(0)_PAD:out  3147          CLK_App:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CLK_App
*************************************
Clock: CLK_App
Frequency: 158.88 MHz | Target: 16.67 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:Net_643_3\/q
Path End       : \I2C:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 53706p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1540
--------------------------------------------   ----- 
End-of-path required time (ps)                 58460

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:Net_643_3\/clock_0                                   macrocell31      0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2C:Net_643_3\/q                 macrocell31    410    410  53706  FALL       1
SCL(0)/pin_input                  iocell5          0    410  53706  FALL       1
SCL(0)/pad_out                    iocell5       2757   3167  53706  FALL       1
SCL(0)/pad_in                     iocell5          0   3167  53706  FALL       1
SCL(0)/fb                         iocell5       1587   4754  53706  FALL       1
\I2C:bI2C_UDB:clk_eq_reg\/main_0  macrocell30      0   4754  53706  FALL       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/clock_0                         macrocell30      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CLK_App:R vs. CLK_App:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:Net_643_3\/q
Path End       : \I2C:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 53706p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1540
--------------------------------------------   ----- 
End-of-path required time (ps)                 58460

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:Net_643_3\/clock_0                                   macrocell31      0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2C:Net_643_3\/q                 macrocell31    410    410  53706  FALL       1
SCL(0)/pin_input                  iocell5          0    410  53706  FALL       1
SCL(0)/pad_out                    iocell5       2757   3167  53706  FALL       1
SCL(0)/pad_in                     iocell5          0   3167  53706  FALL       1
SCL(0)/fb                         iocell5       1587   4754  53706  FALL       1
\I2C:bI2C_UDB:clk_eq_reg\/main_0  macrocell30      0   4754  53706  FALL       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/clock_0                         macrocell30      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:Net_643_3\/q
Path End       : \I2C:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 53706p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1540
--------------------------------------------   ----- 
End-of-path required time (ps)                 58460

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:Net_643_3\/clock_0                                   macrocell31      0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2C:Net_643_3\/q                 macrocell31    410    410  53706  FALL       1
SCL(0)/pin_input                  iocell5          0    410  53706  FALL       1
SCL(0)/pad_out                    iocell5       2757   3167  53706  FALL       1
SCL(0)/pad_in                     iocell5          0   3167  53706  FALL       1
SCL(0)/fb                         iocell5       1587   4754  53706  FALL       1
\I2C:bI2C_UDB:clk_eq_reg\/main_0  macrocell30      0   4754  53706  FALL       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/clock_0                         macrocell30      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:sda_x_wire\/q
Path End       : \I2C:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 53736p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1530
--------------------------------------------   ----- 
End-of-path required time (ps)                 58470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                  macrocell32      0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2C:sda_x_wire\/q                macrocell32    390    390  53736  FALL       1
SDA(0)/pin_input                  iocell4          0    390  53736  FALL       1
SDA(0)/pad_out                    iocell4       2757   3147  53736  FALL       1
SDA(0)/pad_in                     iocell4          0   3147  53736  FALL       1
SDA(0)/fb                         iocell4       1587   4734  53736  FALL       1
\I2C:bI2C_UDB:sda_in_reg\/main_0  macrocell10      0   4734  53736  FALL       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                         macrocell10      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:Net_643_3\/q
Path End       : \I2C:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 53766p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1480
--------------------------------------------   ----- 
End-of-path required time (ps)                 58520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:Net_643_3\/clock_0                                   macrocell31      0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2C:Net_643_3\/q                 macrocell31    410    410  53706  FALL       1
SCL(0)/pin_input                  iocell5          0    410  53706  FALL       1
SCL(0)/pad_out                    iocell5       2757   3167  53706  FALL       1
SCL(0)/pad_in                     iocell5          0   3167  53706  FALL       1
SCL(0)/fb                         iocell5       1587   4754  53706  FALL       1
\I2C:bI2C_UDB:scl_in_reg\/main_0  macrocell20      0   4754  53766  FALL       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                         macrocell20      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 56840p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1680
--------------------------------------------   ----- 
End-of-path required time (ps)                 58320

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1480
-------------------------------------   ---- 
End-of-path arrival time (ps)           1480
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                          macrocell12      0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:m_state_3\/q               macrocell12    470    470  56840  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_2  macrocell7       0    470  56840  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell7    1010   1480  56840  RISE       1
\I2C:bI2C_UDB:status_3\/main_1           macrocell16      0   1480  56840  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                           macrocell16      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 56880p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1640
--------------------------------------------   ----- 
End-of-path required time (ps)                 58360

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1480
-------------------------------------   ---- 
End-of-path arrival time (ps)           1480
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                          macrocell12      0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:m_state_3\/q               macrocell12    470    470  56840  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_2  macrocell7       0    470  56840  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell7    1010   1480  56840  RISE       1
\I2C:bI2C_UDB:status_0\/main_1           macrocell19      0   1480  56880  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                           macrocell19      0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C:sda_x_wire\/main_1
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 57260p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1980
--------------------------------------------   ----- 
End-of-path required time (ps)                 58020

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       760
-------------------------------------   --- 
End-of-path arrival time (ps)           760
 
Launch Clock Path
pin name                                                  model name    delay     AT  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock             0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN           0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN           0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                      controlcell1      0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell1    760    760  57260  RISE       1
\I2C:sda_x_wire\/main_1                   macrocell32       0    760  57260  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                  macrocell32      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \I2C:sda_x_wire\/main_10
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 57380p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1980
--------------------------------------------   ----- 
End-of-path required time (ps)                 58020

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       640
-------------------------------------   --- 
End-of-path arrival time (ps)           640
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0                     macrocell28      0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:clkgen_tc2_reg\/q  macrocell28    640    640  57380  RISE       1
\I2C:sda_x_wire\/main_10         macrocell32      0    640  57380  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                  macrocell32      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:sda_x_wire\/main_4
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 57550p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1980
--------------------------------------------   ----- 
End-of-path required time (ps)                 58020

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       470
-------------------------------------   --- 
End-of-path arrival time (ps)           470
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                          macrocell12      0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:m_state_3\/q  macrocell12    470    470  56840  RISE       1
\I2C:sda_x_wire\/main_4     macrocell32      0    470  57550  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                  macrocell32      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:sda_x_wire\/main_3
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 57600p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1980
--------------------------------------------   ----- 
End-of-path required time (ps)                 58020

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       420
-------------------------------------   --- 
End-of-path arrival time (ps)           420
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                          macrocell11      0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:m_state_4\/q  macrocell11    420    420  56890  RISE       1
\I2C:sda_x_wire\/main_3     macrocell32      0    420  57600  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                  macrocell32      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:sda_x_wire\/main_7
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 57600p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1980
--------------------------------------------   ----- 
End-of-path required time (ps)                 58020

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       420
-------------------------------------   --- 
End-of-path arrival time (ps)           420
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                          macrocell15      0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:m_state_0\/q  macrocell15    420    420  56890  RISE       1
\I2C:sda_x_wire\/main_7     macrocell32      0    420  57600  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                  macrocell32      0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:sda_x_wire\/q
Path End       : \I2C:sda_x_wire\/main_0
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 57630p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1980
--------------------------------------------   ----- 
End-of-path required time (ps)                 58020

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       390
-------------------------------------   --- 
End-of-path arrival time (ps)           390
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                  macrocell32      0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\I2C:sda_x_wire\/q       macrocell32    390    390  53736  FALL       1
\I2C:sda_x_wire\/main_0  macrocell32      0    390  57630  FALL       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                  macrocell32      0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \I2C:sda_x_wire\/main_2
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 57670p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1980
--------------------------------------------   ----- 
End-of-path required time (ps)                 58020

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       350
-------------------------------------   --- 
End-of-path arrival time (ps)           350
 
Launch Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock              0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN            0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN            0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                           datapathcell1      0      0  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/so_comb  datapathcell1    350    350  57670  RISE       1
\I2C:sda_x_wire\/main_2            macrocell32        0    350  57670  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                  macrocell32      0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:sda_x_wire\/main_5
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 57680p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1980
--------------------------------------------   ----- 
End-of-path required time (ps)                 58020

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       340
-------------------------------------   --- 
End-of-path arrival time (ps)           340
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                          macrocell13      0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:m_state_2\/q  macrocell13    340    340  56970  RISE       1
\I2C:sda_x_wire\/main_5     macrocell32      0    340  57680  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                  macrocell32      0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C:sda_x_wire\/main_9
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 57690p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1980
--------------------------------------------   ----- 
End-of-path required time (ps)                 58020

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       330
-------------------------------------   --- 
End-of-path arrival time (ps)           330
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                       macrocell26      0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:lost_arb_reg\/q  macrocell26    330    330  57690  RISE       1
\I2C:sda_x_wire\/main_9        macrocell32      0    330  57690  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                  macrocell32      0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:sda_x_wire\/main_8
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 57690p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1980
--------------------------------------------   ----- 
End-of-path required time (ps)                 58020

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       330
-------------------------------------   --- 
End-of-path arrival time (ps)           330
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                            macrocell33      0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:m_reset\/q  macrocell33    330    330  57690  RISE       1
\I2C:sda_x_wire\/main_8   macrocell32      0    330  57690  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                  macrocell32      0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:sda_x_wire\/main_6
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 57700p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1980
--------------------------------------------   ----- 
End-of-path required time (ps)                 58020

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       320
-------------------------------------   --- 
End-of-path arrival time (ps)           320
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                          macrocell14      0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:m_state_1\/q  macrocell14    320    320  56990  RISE       1
\I2C:sda_x_wire\/main_6     macrocell32      0    320  57700  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                  macrocell32      0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_1
Path End       : \I2C:bI2C_UDB:m_reset\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_reset\/clock_0
Path slack     : 57850p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1580
--------------------------------------------   ----- 
End-of-path required time (ps)                 58420

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       570
-------------------------------------   --- 
End-of-path arrival time (ps)           570
 
Launch Clock Path
pin name                                                  model name    delay     AT  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock             0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN           0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN           0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                      controlcell1      0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_1  controlcell1    570    570  57850  RISE       1
\I2C:bI2C_UDB:m_reset\/main_0             macrocell33       0    570  57850  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                            macrocell33      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 57850p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1680
--------------------------------------------   ----- 
End-of-path required time (ps)                 58320

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       470
-------------------------------------   --- 
End-of-path arrival time (ps)           470
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                          macrocell12      0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell12    470    470  56840  RISE       1
\I2C:bI2C_UDB:status_3\/main_3  macrocell16      0    470  57850  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                           macrocell16      0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 57890p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1640
--------------------------------------------   ----- 
End-of-path required time (ps)                 58360

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       470
-------------------------------------   --- 
End-of-path arrival time (ps)           470
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                          macrocell12      0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell12    470    470  56840  RISE       1
\I2C:bI2C_UDB:status_0\/main_3  macrocell19      0    470  57890  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                           macrocell19      0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 57900p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1680
--------------------------------------------   ----- 
End-of-path required time (ps)                 58320

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       420
-------------------------------------   --- 
End-of-path arrival time (ps)           420
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                          macrocell11      0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell11    420    420  56890  RISE       1
\I2C:bI2C_UDB:status_3\/main_2  macrocell16      0    420  57900  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                           macrocell16      0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 57900p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1680
--------------------------------------------   ----- 
End-of-path required time (ps)                 58320

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       420
-------------------------------------   --- 
End-of-path arrival time (ps)           420
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                          macrocell15      0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:m_state_0\/q      macrocell15    420    420  56890  RISE       1
\I2C:bI2C_UDB:status_3\/main_6  macrocell16      0    420  57900  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                           macrocell16      0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 57910p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1620
--------------------------------------------   ----- 
End-of-path required time (ps)                 58380

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       470
-------------------------------------   --- 
End-of-path arrival time (ps)           470
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                    macrocell21      0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:scl_in_last_reg\/q        macrocell21    470    470  57910  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell22      0    470  57910  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/clock_0                   macrocell22      0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_3\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 57920p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1680
--------------------------------------------   ----- 
End-of-path required time (ps)                 58320

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       400
-------------------------------------   --- 
End-of-path arrival time (ps)           400
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                           macrocell16      0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:status_3\/q       macrocell16    400    400  57920  RISE       1
\I2C:bI2C_UDB:status_3\/main_0  macrocell16      0    400  57920  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                           macrocell16      0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 57940p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1640
--------------------------------------------   ----- 
End-of-path required time (ps)                 58360

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       420
-------------------------------------   --- 
End-of-path arrival time (ps)           420
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                          macrocell11      0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell11    420    420  56890  RISE       1
\I2C:bI2C_UDB:status_0\/main_2  macrocell19      0    420  57940  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                           macrocell19      0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_0\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 57960p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1640
--------------------------------------------   ----- 
End-of-path required time (ps)                 58360

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       400
-------------------------------------   --- 
End-of-path arrival time (ps)           400
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                           macrocell19      0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:status_0\/q       macrocell19    400    400  57960  RISE       1
\I2C:bI2C_UDB:status_0\/main_0  macrocell19      0    400  57960  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                           macrocell19      0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 57980p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1680
--------------------------------------------   ----- 
End-of-path required time (ps)                 58320

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       340
-------------------------------------   --- 
End-of-path arrival time (ps)           340
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                          macrocell13      0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell13    340    340  56970  RISE       1
\I2C:bI2C_UDB:status_3\/main_4  macrocell16      0    340  57980  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                           macrocell16      0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_7
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 57990p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1680
--------------------------------------------   ----- 
End-of-path required time (ps)                 58320

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       330
-------------------------------------   --- 
End-of-path arrival time (ps)           330
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                            macrocell33      0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell33    330    330  57690  RISE       1
\I2C:bI2C_UDB:status_3\/main_7  macrocell16      0    330  57990  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                           macrocell16      0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 58000p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1680
--------------------------------------------   ----- 
End-of-path required time (ps)                 58320

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       320
-------------------------------------   --- 
End-of-path arrival time (ps)           320
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                          macrocell14      0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell14    320    320  56990  RISE       1
\I2C:bI2C_UDB:status_3\/main_5  macrocell16      0    320  58000  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                           macrocell16      0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 58020p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1640
--------------------------------------------   ----- 
End-of-path required time (ps)                 58360

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       340
-------------------------------------   --- 
End-of-path arrival time (ps)           340
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                          macrocell13      0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell13    340    340  56970  RISE       1
\I2C:bI2C_UDB:status_0\/main_4  macrocell19      0    340  58020  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                           macrocell19      0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 58030p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1650
--------------------------------------------   ----- 
End-of-path required time (ps)                 58350

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       320
-------------------------------------   --- 
End-of-path arrival time (ps)           320
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                         macrocell10      0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:sda_in_reg\/q            macrocell10    320    320  58030  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/main_0  macrocell23      0    320  58030  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                    macrocell23      0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 58030p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1640
--------------------------------------------   ----- 
End-of-path required time (ps)                 58360

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       330
-------------------------------------   --- 
End-of-path arrival time (ps)           330
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                            macrocell33      0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell33    330    330  57690  RISE       1
\I2C:bI2C_UDB:status_0\/main_6  macrocell19      0    330  58030  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                           macrocell19      0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 58040p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1640
--------------------------------------------   ----- 
End-of-path required time (ps)                 58360

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       320
-------------------------------------   --- 
End-of-path arrival time (ps)           320
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                          macrocell14      0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell14    320    320  56990  RISE       1
\I2C:bI2C_UDB:status_0\/main_5  macrocell19      0    320  58040  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                           macrocell19      0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:Net_643_3\/q
Path End       : \I2C:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 58050p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1540
--------------------------------------------   ----- 
End-of-path required time (ps)                 58460

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       410
-------------------------------------   --- 
End-of-path arrival time (ps)           410
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:Net_643_3\/clock_0                                   macrocell31      0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2C:Net_643_3\/q                 macrocell31    410    410  53706  FALL       1
\I2C:bI2C_UDB:clk_eq_reg\/main_1  macrocell30      0    410  58050  FALL       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/clock_0                         macrocell30      0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \I2C:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 58190p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1460
--------------------------------------------   ----- 
End-of-path required time (ps)                 58540

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       350
-------------------------------------   --- 
End-of-path arrival time (ps)           350
 
Launch Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock              0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN            0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN            0      0  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/clock                     datapathcell2      0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell2    350    350  58190  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell25        0    350  58190  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                     macrocell25      0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 58190p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1410
--------------------------------------------   ----- 
End-of-path required time (ps)                 58590

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       400
-------------------------------------   --- 
End-of-path arrival time (ps)           400
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                    macrocell23      0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:sda_in_last_reg\/q        macrocell23    400    400  58190  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell24      0    400  58190  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/clock_0                   macrocell24      0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 58210p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1460
--------------------------------------------   ----- 
End-of-path required time (ps)                 58540

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       330
-------------------------------------   --- 
End-of-path arrival time (ps)           330
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                            macrocell33      0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:m_reset\/q              macrocell33    330    330  57690  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell25      0    330  58210  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                     macrocell25      0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 58500p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1030
--------------------------------------------   ----- 
End-of-path required time (ps)                 58970

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       470
-------------------------------------   --- 
End-of-path arrival time (ps)           470
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                          macrocell12      0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell12    470    470  56840  RISE       1
\I2C:bI2C_UDB:status_2\/main_2  macrocell17      0    470  58500  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                           macrocell17      0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 58550p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1030
--------------------------------------------   ----- 
End-of-path required time (ps)                 58970

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       420
-------------------------------------   --- 
End-of-path arrival time (ps)           420
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                          macrocell11      0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell11    420    420  56890  RISE       1
\I2C:bI2C_UDB:status_2\/main_1  macrocell17      0    420  58550  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                           macrocell17      0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 58550p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1030
--------------------------------------------   ----- 
End-of-path required time (ps)                 58970

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       420
-------------------------------------   --- 
End-of-path arrival time (ps)           420
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                          macrocell15      0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:m_state_0\/q      macrocell15    420    420  56890  RISE       1
\I2C:bI2C_UDB:status_2\/main_5  macrocell17      0    420  58550  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                           macrocell17      0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_2\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 58550p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1030
--------------------------------------------   ----- 
End-of-path required time (ps)                 58970

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       420
-------------------------------------   --- 
End-of-path arrival time (ps)           420
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                           macrocell17      0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:status_2\/q       macrocell17    420    420  58550  RISE       1
\I2C:bI2C_UDB:status_2\/main_0  macrocell17      0    420  58550  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                           macrocell17      0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 58630p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1030
--------------------------------------------   ----- 
End-of-path required time (ps)                 58970

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       340
-------------------------------------   --- 
End-of-path arrival time (ps)           340
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                          macrocell13      0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell13    340    340  56970  RISE       1
\I2C:bI2C_UDB:status_2\/main_3  macrocell17      0    340  58630  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                           macrocell17      0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 58640p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1030
--------------------------------------------   ----- 
End-of-path required time (ps)                 58970

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       330
-------------------------------------   --- 
End-of-path arrival time (ps)           330
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                            macrocell33      0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell33    330    330  57690  RISE       1
\I2C:bI2C_UDB:status_2\/main_6  macrocell17      0    330  58640  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                           macrocell17      0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 58650p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                   -1030
--------------------------------------------   ----- 
End-of-path required time (ps)                 58970

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       320
-------------------------------------   --- 
End-of-path arrival time (ps)           320
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                          macrocell14      0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell14    320    320  56990  RISE       1
\I2C:bI2C_UDB:status_2\/main_4  macrocell17      0    320  58650  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                           macrocell17      0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 58680p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                    -980
--------------------------------------------   ----- 
End-of-path required time (ps)                 59020

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       340
-------------------------------------   --- 
End-of-path arrival time (ps)           340
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                     macrocell25      0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q       macrocell25    340    340  56970  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell28      0    340  58680  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0                     macrocell28      0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 58690p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                    -980
--------------------------------------------   ----- 
End-of-path required time (ps)                 59020

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       330
-------------------------------------   --- 
End-of-path arrival time (ps)           330
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                            macrocell33      0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:m_reset\/q              macrocell33    330    330  57690  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell28      0    330  58690  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0                     macrocell28      0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 58890p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CLK_App:R#1 vs. CLK_App:R#2)   60000
- Setup time                                    -840
--------------------------------------------   ----- 
End-of-path required time (ps)                 59160

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       270
-------------------------------------   --- 
End-of-path arrival time (ps)           270
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                         macrocell20      0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q            macrocell20    270    270  58890  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/main_0  macrocell21      0    270  58890  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      Clock            0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                CLK_GEN          0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               CLK_GEN          0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                    macrocell21      0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

