<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width">
<meta name="theme-color" content="#222"><meta name="generator" content="Hexo 6.1.0">


  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">



<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@6.1.1/css/all.min.css" integrity="sha256-DfWjNxDkM94fVBWx1H5BMMp0Zq7luBlV8QRcSES7s+0=" crossorigin="anonymous">
  <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/animate.css@3.1.1/animate.min.css" integrity="sha256-PR7ttpcvz8qrF57fur/yAx1qXMFJeJFiA6pSzWi0OIE=" crossorigin="anonymous">
  <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/pace-js@1.2.4/themes/blue/pace-theme-minimal.css">
  <script src="https://cdn.jsdelivr.net/npm/pace-js@1.2.4/pace.min.js" integrity="sha256-gqd7YTjg/BtfqWSwsJOvndl0Bxc8gFImLEkXQT8+qj0=" crossorigin="anonymous"></script>

<script class="next-config" data-name="main" type="application/json">{"hostname":"example.com","root":"/","images":"/images","scheme":"Muse","darkmode":false,"version":"8.11.0","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12},"copycode":false,"bookmark":{"enable":false,"color":"#222","save":"auto"},"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"stickytabs":false,"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"fadeInDown","post_body":"fadeInDown","coll_header":"fadeInLeft","sidebar":"fadeInUp"}},"prism":false,"i18n":{"placeholder":"搜索...","empty":"没有找到任何搜索结果：${query}","hits_time":"找到 ${hits} 个搜索结果（用时 ${time} 毫秒）","hits":"找到 ${hits} 个搜索结果"},"path":"/search.xml","localsearch":{"enable":true,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false}}</script><script src="/js/config.js"></script>

    <meta name="description" content="VL2 使用握手信号实现跨时钟域数据传输 （有待复习）code  12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788">
<meta property="og:type" content="article">
<meta property="og:title" content="牛客网Verilog刷题笔记3——企业真题">
<meta property="og:url" content="http://example.com/2022/05/02/nowcoder/nowcoder3-verilog2/index.html">
<meta property="og:site_name" content="Clover&#39;s blog">
<meta property="og:description" content="VL2 使用握手信号实现跨时钟域数据传输 （有待复习）code  12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://example.com/2022/05/02/nowcoder/nowcoder3-verilog2/1651485529249.png">
<meta property="og:image" content="http://example.com/2022/05/02/nowcoder/nowcoder3-verilog2/7DECCD52BCEE8E159E872D9DC158B9E8.png">
<meta property="og:image" content="http://example.com/2022/05/02/nowcoder/nowcoder3-verilog2/1651637317640.png">
<meta property="og:image" content="http://example.com/2022/05/02/nowcoder/nowcoder3-verilog2/1651637432951.png">
<meta property="og:image" content="http://example.com/2022/05/02/nowcoder/nowcoder3-verilog2/1651637639832.png">
<meta property="og:image" content="http://example.com/2022/05/02/nowcoder/nowcoder3-verilog2/1651646358117.png">
<meta property="article:published_time" content="2022-05-02T04:13:54.000Z">
<meta property="article:modified_time" content="2022-05-04T15:30:07.055Z">
<meta property="article:author" content="Clover">
<meta property="article:tag" content="Verilog">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://example.com/2022/05/02/nowcoder/nowcoder3-verilog2/1651485529249.png">


<link rel="canonical" href="http://example.com/2022/05/02/nowcoder/nowcoder3-verilog2/">



<script class="next-config" data-name="page" type="application/json">{"sidebar":"","isHome":false,"isPost":true,"lang":"zh-CN","comments":true,"permalink":"http://example.com/2022/05/02/nowcoder/nowcoder3-verilog2/","path":"2022/05/02/nowcoder/nowcoder3-verilog2/","title":"牛客网Verilog刷题笔记3——企业真题"}</script>

<script class="next-config" data-name="calendar" type="application/json">""</script>
<title>牛客网Verilog刷题笔记3——企业真题 | Clover's blog</title>
  





  <noscript>
    <link rel="stylesheet" href="/css/noscript.css">
  </noscript>
</head>

<body itemscope itemtype="http://schema.org/WebPage" class="use-motion">
  <div class="headband"></div>

  <main class="main">
    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏" role="button">
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <i class="logo-line"></i>
      <p class="site-title">Clover's blog</p>
      <i class="logo-line"></i>
    </a>
      <p class="site-subtitle" itemprop="description">迷途的旅人，这里并没有你所寻找的东西</p>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
        <i class="fa fa-search fa-fw fa-lg"></i>
    </div>
  </div>
</div>



<nav class="site-nav">
  <ul class="main-menu menu"><li class="menu-item menu-item-home"><a href="/" rel="section"><i class="fa fa-home fa-fw"></i>首页</a></li><li class="menu-item menu-item-about"><a href="/about/" rel="section"><i class="fa fa-user fa-fw"></i>关于</a></li><li class="menu-item menu-item-tags"><a href="/tags/" rel="section"><i class="fa fa-tags fa-fw"></i>标签</a></li><li class="menu-item menu-item-categories"><a href="/categories/" rel="section"><i class="fa fa-th fa-fw"></i>分类</a></li><li class="menu-item menu-item-archives"><a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>归档</a></li>
      <li class="menu-item menu-item-search">
        <a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i>搜索
        </a>
      </li>
  </ul>
</nav>



  <div class="search-pop-overlay">
    <div class="popup search-popup"><div class="search-header">
  <span class="search-icon">
    <i class="fa fa-search"></i>
  </span>
  <div class="search-input-container">
    <input autocomplete="off" autocapitalize="off" maxlength="80"
           placeholder="搜索..." spellcheck="false"
           type="search" class="search-input">
  </div>
  <span class="popup-btn-close" role="button">
    <i class="fa fa-times-circle"></i>
  </span>
</div>
<div class="search-result-container no-result">
  <div class="search-result-icon">
    <i class="fa fa-spinner fa-pulse fa-5x"></i>
  </div>
</div>

    </div>
  </div>

</div>
        
  
  <div class="toggle sidebar-toggle" role="button">
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
  </div>

  <aside class="sidebar">

    <div class="sidebar-inner sidebar-nav-active sidebar-toc-active">
      <ul class="sidebar-nav">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <div class="sidebar-panel-container">
        <!--noindex-->
        <div class="post-toc-wrap sidebar-panel">
            <div class="post-toc animated"><ol class="nav"><li class="nav-item nav-level-3"><a class="nav-link" href="#VL2-%E4%BD%BF%E7%94%A8%E6%8F%A1%E6%89%8B%E4%BF%A1%E5%8F%B7%E5%AE%9E%E7%8E%B0%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E6%95%B0%E6%8D%AE%E4%BC%A0%E8%BE%93-%EF%BC%88%E6%9C%89%E5%BE%85%E5%A4%8D%E4%B9%A0%EF%BC%89"><span class="nav-number">1.</span> <span class="nav-text">VL2 使用握手信号实现跨时钟域数据传输 （有待复习）</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#VL3-%E8%87%AA%E5%8A%A8%E5%94%AE%E5%8D%96%E6%9C%BA"><span class="nav-number">2.</span> <span class="nav-text">VL3 自动售卖机</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#VL4-%E5%BA%8F%E5%88%97%E5%8F%91%E7%94%9F%E5%99%A8"><span class="nav-number">3.</span> <span class="nav-text">VL4 序列发生器</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#VL5-%E5%B9%B6%E4%B8%B2%E8%BD%AC%E6%8D%A2-%EF%BC%88%E6%9C%89%E5%BE%85%E5%A4%8D%E4%B9%A0%EF%BC%89"><span class="nav-number">4.</span> <span class="nav-text">VL5 并串转换 （有待复习）</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#VL6-%E6%97%B6%E9%92%9F%E5%88%87%E6%8D%A2-%EF%BC%88%E6%9C%89%E5%BE%85%E5%A4%8D%E4%B9%A0%EF%BC%89"><span class="nav-number">5.</span> <span class="nav-text">VL6 时钟切换 （有待复习）</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#VL7-%E7%8A%B6%E6%80%81%E6%9C%BA%E4%B8%8E%E6%97%B6%E9%92%9F%E5%88%86%E9%A2%91"><span class="nav-number">6.</span> <span class="nav-text">VL7 状态机与时钟分频</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#VL8-%E8%B6%85%E5%89%8D%E8%BF%9B%E4%BD%8D%E5%8A%A0%E6%B3%95%E5%99%A8"><span class="nav-number">7.</span> <span class="nav-text">VL8 超前进位加法器</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#VL11-%E8%84%89%E5%86%B2%E5%90%8C%E6%AD%A5%E5%99%A8%EF%BC%88%E5%BF%AB%E5%88%B0%E6%85%A2%EF%BC%89"><span class="nav-number">8.</span> <span class="nav-text">VL11 脉冲同步器（快到慢）</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#VL12-%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B%E5%99%A8%EF%BC%88Moore%E5%9E%8B%EF%BC%89"><span class="nav-number">9.</span> <span class="nav-text">VL12 序列检测器（Moore型）</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#VL13-%E4%B9%98%E6%B3%95%E4%B8%8E%E4%BD%8D%E8%BF%90%E7%AE%97"><span class="nav-number">10.</span> <span class="nav-text">VL13 乘法与位运算</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#VL16-%E5%BC%82%E6%AD%A5%E5%A4%8D%E4%BD%8D%E5%90%8C%E6%AD%A5%E9%87%8A%E6%94%BE-%EF%BC%88%E6%9C%89%E5%BE%85%E5%A4%8D%E4%B9%A0%EF%BC%89"><span class="nav-number">11.</span> <span class="nav-text">VL16 异步复位同步释放 （有待复习）</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#VL19-%E7%BC%96%E5%86%99%E4%B9%98%E6%B3%95%E5%99%A8%E6%B1%82%E8%A7%A3%E7%AE%97%E6%B3%95%E8%A1%A8%E8%BE%BE%E5%BC%8F"><span class="nav-number">12.</span> <span class="nav-text">VL19 编写乘法器求解算法表达式</span></a></li></ol></div>
        </div>
        <!--/noindex-->

        <div class="site-overview-wrap sidebar-panel">
          <div class="site-author site-overview-item animated" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image" alt="Clover"
      src="/images/avatar.jpg">
  <p class="site-author-name" itemprop="name">Clover</p>
  <div class="site-description" itemprop="description">似乎还未到境界...</div>
</div>
<div class="site-state-wrap site-overview-item animated">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
        <a href="/archives/">
          <span class="site-state-item-count">26</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
      <div class="site-state-item site-state-tags">
          <a href="/tags/">
        <span class="site-state-item-count">4</span>
        <span class="site-state-item-name">标签</span></a>
      </div>
  </nav>
</div>



        </div>
      </div>
    </div>
  </aside>
  <div class="sidebar-dimmer"></div>


    </header>

    
  <div class="back-to-top" role="button" aria-label="返回顶部">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>

<noscript>
  <div class="noscript-warning">Theme NexT works best with JavaScript enabled</div>
</noscript>


    <div class="main-inner post posts-expand">


  


<div class="post-block">
  
  

  <article itemscope itemtype="http://schema.org/Article" class="post-content" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="http://example.com/2022/05/02/nowcoder/nowcoder3-verilog2/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.jpg">
      <meta itemprop="name" content="Clover">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="Clover's blog">
      <meta itemprop="description" content="似乎还未到境界...">
    </span>

    <span hidden itemprop="post" itemscope itemtype="http://schema.org/CreativeWork">
      <meta itemprop="name" content="牛客网Verilog刷题笔记3——企业真题 | Clover's blog">
      <meta itemprop="description" content="">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          牛客网Verilog刷题笔记3——企业真题
        </h1>

        <div class="post-meta-container">
          <div class="post-meta">
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar"></i>
      </span>
      <span class="post-meta-item-text">发表于</span>

      <time title="创建时间：2022-05-02 12:13:54" itemprop="dateCreated datePublished" datetime="2022-05-02T12:13:54+08:00">2022-05-02</time>
    </span>
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar-check"></i>
      </span>
      <span class="post-meta-item-text">更新于</span>
      <time title="修改时间：2022-05-04 23:30:07" itemprop="dateModified" datetime="2022-05-04T23:30:07+08:00">2022-05-04</time>
    </span>

  
</div>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">
        <h3 id="VL2-使用握手信号实现跨时钟域数据传输-（有待复习）"><a href="#VL2-使用握手信号实现跨时钟域数据传输-（有待复习）" class="headerlink" title="VL2 使用握手信号实现跨时钟域数据传输 （有待复习）"></a>VL2 使用握手信号实现跨时钟域数据传输 （有待复习）</h3><details class="note info no-icon"><summary><p>code</p>
</summary>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"><span class="keyword">module</span> data_driver(</span><br><span class="line">	<span class="keyword">input</span> clk_a,</span><br><span class="line">	<span class="keyword">input</span> rst_n,</span><br><span class="line">	<span class="keyword">input</span> data_ack,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>]data,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> data_req</span><br><span class="line">	);</span><br><span class="line">    <span class="comment">//counter </span></span><br><span class="line">	<span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>] cnt;</span><br><span class="line">	<span class="keyword">always</span>@(<span class="keyword">posedge</span> clk_a <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(~rst_n) </span><br><span class="line">			cnt &lt;= <span class="number">0</span>;</span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">if</span>(!data_req) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(cnt == <span class="number">4</span>)</span><br><span class="line">				cnt &lt;= <span class="number">0</span>;</span><br><span class="line">			<span class="keyword">else</span> </span><br><span class="line">				cnt &lt;= cnt + <span class="number">1&#x27;b1</span>;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">else</span> </span><br><span class="line">			cnt &lt;= <span class="number">0</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">    <span class="comment">//output 0-7</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk_a <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) </span><br><span class="line">            data &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(data_ack_temp1 &amp; ~data_ack_temp2) <span class="keyword">begin</span></span><br><span class="line">			<span class="keyword">if</span>(data == <span class="number">7</span>)</span><br><span class="line">				data &lt;= <span class="number">0</span>;</span><br><span class="line">			<span class="keyword">else</span> </span><br><span class="line">				data &lt;= data + <span class="number">1&#x27;b1</span>;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//synchronize data_ack</span></span><br><span class="line">    <span class="keyword">reg</span> data_ack_temp1, data_ack_temp2;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk_a <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            data_ack_temp1 &lt;= <span class="number">0</span>;</span><br><span class="line">            data_ack_temp2 &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            data_ack_temp1 &lt;= data_ack;</span><br><span class="line">            data_ack_temp2 &lt;= data_ack_temp1;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk_a <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            data_ack_temp1 &lt;= <span class="number">0</span>;</span><br><span class="line">            data_ack_temp2 &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            data_ack_temp1 &lt;= data_ack;</span><br><span class="line">            data_ack_temp2 &lt;= data_ack_temp1;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//output data_req</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk_a <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) </span><br><span class="line">            data_req &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(cnt == <span class="number">4</span>)</span><br><span class="line">            data_req &lt;= <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(data_ack_temp1 &amp; ~data_ack_temp2)</span><br><span class="line">            data_req &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> data_receiver(clk_b, rst_n, data, data_req, data_ack);</span><br><span class="line">    <span class="keyword">input</span> clk_b;</span><br><span class="line">    <span class="keyword">input</span> rst_n;</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] data;</span><br><span class="line">    <span class="keyword">input</span> data_req;</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> data_ack;</span><br><span class="line">    <span class="comment">//synchronize data_ack</span></span><br><span class="line">    <span class="keyword">reg</span> data_req_temp1, data_req_temp2;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk_b <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            data_req_temp1 &lt;= <span class="number">0</span>;</span><br><span class="line">            data_req_temp2 &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            data_req_temp1 &lt;= data_req;</span><br><span class="line">            data_req_temp2 &lt;= data_req_temp1;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//output data_ack</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk_b <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            data_ack &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(data_req_temp1 &amp; ~data_req_temp2)</span><br><span class="line">            data_ack &lt;= <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            data_ack &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span> </span><br></pre></td></tr></table></figure>

</details>

<h3 id="VL3-自动售卖机"><a href="#VL3-自动售卖机" class="headerlink" title="VL3 自动售卖机"></a>VL3 自动售卖机</h3><details class="note info no-icon"><summary><p>code</p>
</summary>
<p>采用的是三段式Moore机</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"><span class="keyword">module</span> sale(</span><br><span class="line">   <span class="keyword">input</span>                clk   ,</span><br><span class="line">   <span class="keyword">input</span>                rst_n ,</span><br><span class="line">   <span class="keyword">input</span>                sel   ,<span class="comment">//sel=0,5$dranks,sel=1,10&amp;=$drinks</span></span><br><span class="line">   <span class="keyword">input</span>          [<span class="number">1</span>:<span class="number">0</span>] din   ,<span class="comment">//din=1,input 5$,din=2,input 10$</span></span><br><span class="line"> </span><br><span class="line">   <span class="keyword">output</span>   <span class="keyword">reg</span>  [<span class="number">1</span>:<span class="number">0</span>] drinks_out,<span class="comment">//drinks_out=1,output 5$ drinks,drinks_out=2,output 10$ drinks</span></span><br><span class="line">   <span class="keyword">output</span>	<span class="keyword">reg</span>        change_out   </span><br><span class="line">);</span><br><span class="line">    <span class="comment">//state machine</span></span><br><span class="line">    <span class="comment">//set state</span></span><br><span class="line">    <span class="keyword">localparam</span> IDLE = <span class="number">0</span>, S005 = <span class="number">1</span>, S010 = <span class="number">2</span>, S105 = <span class="number">3</span>, S110 = <span class="number">4</span>, S115 = <span class="number">5</span>;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>] state, next;</span><br><span class="line">    <span class="comment">//state transition</span></span><br><span class="line">    <span class="keyword">always</span>@(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span>(state)</span><br><span class="line">            IDLE: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(sel)</span><br><span class="line">                    <span class="keyword">case</span>(din)</span><br><span class="line">                        <span class="number">2&#x27;d1</span>: next = S105;</span><br><span class="line">                        <span class="number">2&#x27;d2</span>: next = S110;</span><br><span class="line">                        <span class="keyword">default</span>: next = IDLE;</span><br><span class="line">                    <span class="keyword">endcase</span></span><br><span class="line">                <span class="keyword">else</span></span><br><span class="line">                    <span class="keyword">case</span>(din)</span><br><span class="line">                        <span class="number">2&#x27;d1</span>: next = S005;</span><br><span class="line">                        <span class="number">2&#x27;d2</span>: next = S010;</span><br><span class="line">                        <span class="keyword">default</span>: next = IDLE;</span><br><span class="line">                    <span class="keyword">endcase</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            S105: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">case</span>(din)</span><br><span class="line">                    <span class="number">2&#x27;d1</span>: next = S110;</span><br><span class="line">                    <span class="number">2&#x27;d2</span>: next = S115;</span><br><span class="line">                    <span class="keyword">default</span>: next = S105;</span><br><span class="line">                <span class="keyword">endcase</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">default</span>: <span class="keyword">begin</span>	<span class="comment">//实现连续购买，即买完一次饮料后，不要回到IDLE态，而是继续响应下一次购买</span></span><br><span class="line">                <span class="keyword">if</span>(sel)</span><br><span class="line">                    <span class="keyword">case</span>(din)</span><br><span class="line">                        <span class="number">2&#x27;d1</span>: next = S105;</span><br><span class="line">                        <span class="number">2&#x27;d2</span>: next = S110;</span><br><span class="line">                        <span class="keyword">default</span>: next = IDLE;</span><br><span class="line">                    <span class="keyword">endcase</span></span><br><span class="line">                <span class="keyword">else</span></span><br><span class="line">                    <span class="keyword">case</span>(din)</span><br><span class="line">                        <span class="number">2&#x27;d1</span>: next = S005;</span><br><span class="line">                        <span class="number">2&#x27;d2</span>: next = S010;</span><br><span class="line">                        <span class="keyword">default</span>: next = IDLE;</span><br><span class="line">                    <span class="keyword">endcase</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//state flip-flops</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            state &lt;= IDLE;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            state &lt;= next;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//output</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            drinks_out &lt;= <span class="number">0</span>;</span><br><span class="line">            change_out &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">case</span>(next)</span><br><span class="line">            S005: <span class="keyword">begin</span></span><br><span class="line">                drinks_out &lt;= <span class="number">1</span>;</span><br><span class="line">                change_out &lt;= <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            S010: <span class="keyword">begin</span></span><br><span class="line">                drinks_out &lt;= <span class="number">1</span>;</span><br><span class="line">                change_out &lt;= <span class="number">1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            S110: <span class="keyword">begin</span></span><br><span class="line">                drinks_out &lt;= <span class="number">2</span>;</span><br><span class="line">                change_out &lt;= <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            S115: <span class="keyword">begin</span></span><br><span class="line">                drinks_out &lt;= <span class="number">2</span>;</span><br><span class="line">                change_out &lt;= <span class="number">1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">default</span>: <span class="keyword">begin</span></span><br><span class="line">                drinks_out &lt;= <span class="number">0</span>;</span><br><span class="line">                change_out &lt;= <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

</details>

<h3 id="VL4-序列发生器"><a href="#VL4-序列发生器" class="headerlink" title="VL4 序列发生器"></a>VL4 序列发生器</h3><div class="tabs" id="tab-vl4"><ul class="nav-tabs"><li class="tab"><a href="#tab-vl4-1">计数器</a></li><li class="tab"><a href="#tab-vl4-2">移位寄存器</a></li><li class="tab"><a href="#tab-vl4-3">折叠表格</a></li></ul><div class="tab-content"><div class="tab-pane" id="tab-vl4-1"><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"><span class="keyword">module</span> sequence_generator(</span><br><span class="line">	<span class="keyword">input</span> clk,</span><br><span class="line">	<span class="keyword">input</span> rst_n,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> data</span><br><span class="line">	);</span><br><span class="line">    <span class="keyword">reg</span>  [<span class="number">2</span>:<span class="number">0</span>] cnt;    <span class="comment">//输出序列为6位，故6进制计数</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            cnt &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(cnt == <span class="number">5</span>)</span><br><span class="line">            cnt &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            cnt &lt;= cnt + <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            data &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">case</span>(cnt)</span><br><span class="line">            <span class="number">3&#x27;d0</span>: data &lt;= <span class="number">0</span>;</span><br><span class="line">            <span class="number">3&#x27;d1</span>: data &lt;= <span class="number">0</span>;</span><br><span class="line">            <span class="number">3&#x27;d2</span>: data &lt;= <span class="number">1</span>;</span><br><span class="line">            <span class="number">3&#x27;d3</span>: data &lt;= <span class="number">0</span>;</span><br><span class="line">            <span class="number">3&#x27;d4</span>: data &lt;= <span class="number">1</span>;</span><br><span class="line">            <span class="number">3&#x27;d5</span>: data &lt;= <span class="number">1</span>;</span><br><span class="line">            <span class="keyword">default</span>: data &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></div><div class="tab-pane" id="tab-vl4-2"><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"><span class="keyword">module</span> sequence_generator(</span><br><span class="line">	<span class="keyword">input</span> clk,</span><br><span class="line">	<span class="keyword">input</span> rst_n,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> data</span><br><span class="line">	);</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">5</span>:<span class="number">0</span>] data_reg;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            data_reg &lt;= <span class="number">6&#x27;b001011</span>;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            data_reg &lt;= &#123;data_reg[<span class="number">4</span>:<span class="number">0</span>], data_reg[<span class="number">5</span>]&#125;;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            data &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            data &lt;= data_reg[<span class="number">5</span>];</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></div><div class="tab-pane" id="tab-vl4-3"></div></div></div>

<h3 id="VL5-并串转换-（有待复习）"><a href="#VL5-并串转换-（有待复习）" class="headerlink" title="VL5 并串转换 （有待复习）"></a>VL5 并串转换 （有待复习）</h3><div class="tabs" id="tab-vl5"><ul class="nav-tabs"><li class="tab"><a href="#tab-vl5-1">状态机</a></li><li class="tab"><a href="#tab-vl5-2">移位思想</a></li><li class="tab"><a href="#tab-vl5-3">折叠表格</a></li></ul><div class="tab-content"><div class="tab-pane" id="tab-vl5-1"><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"><span class="keyword">module</span> huawei5(</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> clk  ,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> rst  ,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>]d ,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> valid_in ,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> dout</span><br><span class="line">	);</span><br><span class="line"><span class="comment">//*************code***********//</span></span><br><span class="line">    <span class="comment">//state machine</span></span><br><span class="line">    <span class="comment">//set state</span></span><br><span class="line">    <span class="keyword">localparam</span> IDLE = <span class="number">0</span>, S1 = <span class="number">1</span>, SOut = <span class="number">2</span>;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] state, next;</span><br><span class="line">    <span class="comment">//counter</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] cnt;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst)</span><br><span class="line">            cnt &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(cnt == <span class="number">3</span>)</span><br><span class="line">            cnt &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            cnt &lt;= cnt + <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//state transition</span></span><br><span class="line">    <span class="keyword">always</span>@(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span>(state)</span><br><span class="line">            IDLE: next = (cnt == <span class="number">3</span>) ? S1: IDLE;</span><br><span class="line">            S1: next = SOut;</span><br><span class="line">            SOut: next = (cnt == <span class="number">3</span>) ? S1: SOut;</span><br><span class="line">            <span class="keyword">default</span>: next = IDLE;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//data reg</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] d_temp;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst)</span><br><span class="line">            d_temp &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(next == S1)</span><br><span class="line">            d_temp &lt;= d;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//state flip-flops</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst)</span><br><span class="line">            state &lt;= IDLE;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            state &lt;= next;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//output</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst) <span class="keyword">begin</span></span><br><span class="line">            valid_in &lt;= <span class="number">0</span>;</span><br><span class="line">            dout &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">case</span>(next)</span><br><span class="line">            S1: <span class="keyword">begin</span></span><br><span class="line">                valid_in &lt;= <span class="number">1</span>;</span><br><span class="line">                dout &lt;= d[<span class="number">3</span>];</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            SOut: <span class="keyword">begin</span></span><br><span class="line">                valid_in &lt;= <span class="number">0</span>;</span><br><span class="line">                <span class="keyword">case</span>(cnt)</span><br><span class="line">                    <span class="number">2&#x27;d0</span>: dout &lt;= d_temp[<span class="number">2</span>];</span><br><span class="line">                    <span class="number">2&#x27;d1</span>: dout &lt;= d_temp[<span class="number">1</span>];</span><br><span class="line">                    <span class="number">2&#x27;d2</span>: dout &lt;= d_temp[<span class="number">0</span>];</span><br><span class="line">                    <span class="keyword">default</span>: dout &lt;= <span class="number">0</span>;</span><br><span class="line">                <span class="keyword">endcase</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">default</span>: <span class="keyword">begin</span></span><br><span class="line">                valid_in &lt;= <span class="number">0</span>;</span><br><span class="line">                dout &lt;= <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="comment">//*************code***********//</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></div><div class="tab-pane" id="tab-vl5-2"><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"><span class="keyword">module</span> huawei5(</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> clk  ,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> rst  ,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>]d ,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">wire</span> valid_in ,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">wire</span> dout</span><br><span class="line">	);</span><br><span class="line"><span class="comment">//*************code***********//</span></span><br><span class="line">    <span class="comment">//counter</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] cnt;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst)</span><br><span class="line">            cnt &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(cnt == <span class="number">3</span>)</span><br><span class="line">            cnt &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            cnt &lt;= cnt + <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//data reg</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] d_temp;</span><br><span class="line">    <span class="keyword">reg</span> valid;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst) <span class="keyword">begin</span></span><br><span class="line">            d_temp &lt;= <span class="number">0</span>;</span><br><span class="line">            valid &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(cnt == <span class="number">3</span>) <span class="keyword">begin</span></span><br><span class="line">            d_temp &lt;= d[<span class="number">3</span>:<span class="number">0</span>];</span><br><span class="line">            valid &lt;= <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            d_temp &lt;= d_temp&lt;&lt;<span class="number">1</span>;</span><br><span class="line">            valid &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//output</span></span><br><span class="line">    <span class="keyword">assign</span> dout = d_temp[<span class="number">3</span>];</span><br><span class="line">    <span class="keyword">assign</span> valid_in = valid;</span><br><span class="line"><span class="comment">//*************code***********//</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></div><div class="tab-pane" id="tab-vl5-3"></div></div></div>

<h3 id="VL6-时钟切换-（有待复习）"><a href="#VL6-时钟切换-（有待复习）" class="headerlink" title="VL6 时钟切换 （有待复习）"></a>VL6 时钟切换 （有待复习）</h3><blockquote>
<p> 题目中说了是两个同步的倍频时钟clk0 clk1,已知clk0是clk1的二倍频，属于相关时钟，避免切换时毛刺出现，只需要在组合逻辑的基础上添加下降沿触发的DFF 。</p>
</blockquote>
<details class="note info no-icon"><summary><p>code</p>
</summary>
<p>答案貌似有问题，代码后附上仿真图像</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> test_2(</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> clk0  ,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> clk1  ,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> rst  ,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> sel ,		<span class="comment">//sel==0时，输出为clk0；sel==1时，输出为clk1</span></span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> clk_out</span><br><span class="line">);</span><br><span class="line"><span class="comment">//*************code***********//</span></span><br><span class="line">	<span class="keyword">reg</span> q0, q1;		<span class="comment">//q0表示目前输出为clk0，q1表示目前输出为clk1</span></span><br><span class="line">	<span class="comment">//为了避免毛刺，当clk0和clk1都为低电平的时候切换</span></span><br><span class="line">	<span class="comment">//由clk0下降沿触发，确保q0跳变时clk0处于低电平</span></span><br><span class="line">    <span class="comment">//如果当前输出为clk0，sel变化后，直到clk0下降沿后q0才会跳变至0</span></span><br><span class="line">	<span class="keyword">always</span>@(<span class="keyword">negedge</span> clk0 <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(~rst)</span><br><span class="line">			q0 &lt;= <span class="number">0</span>;</span><br><span class="line">		<span class="keyword">else</span> </span><br><span class="line">			q0 &lt;= ~sel &amp; ~q1;		<span class="comment">//sel为0并且输出不为clk1时，输出clk0</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="comment">//由clk1下降沿触发，确保q1跳变时clk1处于低电平</span></span><br><span class="line">    <span class="comment">//如果当前输出为clk1，sel变化后，直到clk1下降沿后q1才会跳变至0</span></span><br><span class="line">	<span class="keyword">always</span>@(<span class="keyword">negedge</span> clk1 <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(~rst)</span><br><span class="line">			q1 &lt;= <span class="number">0</span>;</span><br><span class="line">		<span class="keyword">else</span> </span><br><span class="line">			q1 &lt;= sel &amp; ~q0;		<span class="comment">//sel为1并且输出不为clk0时，输出clk1</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	</span><br><span class="line">	<span class="keyword">always</span>@(*) <span class="keyword">begin</span></span><br><span class="line">		clk_out &lt;= (q0 &amp; clk0) | (q1 &amp; clk1);</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"><span class="comment">//*************code***********//</span></span><br><span class="line"><span class="keyword">endmodule</span> </span><br></pre></td></tr></table></figure>

<p>testbench:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ps/1ps </span></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> clk0_period 20</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> clk1_period 40</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> test_2_tb();</span><br><span class="line">	<span class="keyword">reg</span> clk0, clk1;</span><br><span class="line">	<span class="keyword">reg</span> rst;</span><br><span class="line">	<span class="keyword">reg</span> sel;</span><br><span class="line">	<span class="keyword">wire</span> clk_out;</span><br><span class="line">	</span><br><span class="line">	<span class="keyword">initial</span> clk0 = <span class="number">0</span>;</span><br><span class="line">	<span class="keyword">always</span> <span class="variable">#(`clk0_period/2)</span> clk0 = ~clk0;</span><br><span class="line">	</span><br><span class="line">	<span class="keyword">initial</span> clk1 = <span class="number">0</span>;</span><br><span class="line">	<span class="keyword">always</span> <span class="variable">#(`clk1_period/2)</span> clk1 = ~clk1;</span><br><span class="line">	</span><br><span class="line">	<span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>] myRandom0, myRandom1;</span><br><span class="line">	<span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">		rst = <span class="number">0</span>;</span><br><span class="line">		sel = <span class="number">0</span>;</span><br><span class="line">		#<span class="number">5</span> rst = <span class="number">1</span>;</span><br><span class="line">		<span class="keyword">repeat</span>(<span class="number">50</span>) <span class="keyword">begin</span></span><br><span class="line">			myRandom0 = &#123;<span class="built_in">$random</span>&#125;%<span class="number">1000</span>;</span><br><span class="line">			myRandom1 = &#123;<span class="built_in">$random</span>&#125;%<span class="number">1000</span>;</span><br><span class="line">			sel = <span class="number">0</span>; #myRandom0;</span><br><span class="line">			sel = <span class="number">1</span>; #myRandom1;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		#<span class="number">200</span> <span class="built_in">$stop</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	test_2 u1(</span><br><span class="line">		<span class="variable">.clk0</span>(clk0), </span><br><span class="line">		<span class="variable">.clk1</span>(clk1), </span><br><span class="line">		<span class="variable">.rst</span>(rst), </span><br><span class="line">		<span class="variable">.sel</span>(sel), </span><br><span class="line">		<span class="variable">.clk_out</span>(clk_out)</span><br><span class="line">	);</span><br><span class="line"><span class="keyword">endmodule</span> </span><br></pre></td></tr></table></figure>

<img src="/2022/05/02/nowcoder/nowcoder3-verilog2/1651485529249.png" class="" width="1651485529249">

</details>

<h3 id="VL7-状态机与时钟分频"><a href="#VL7-状态机与时钟分频" class="headerlink" title="VL7 状态机与时钟分频"></a>VL7 状态机与时钟分频</h3><details class="note info no-icon"><summary><p>code</p>
</summary>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"><span class="keyword">module</span> huawei7(</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> clk  ,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> rst  ,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> clk_out</span><br><span class="line">);</span><br><span class="line"><span class="comment">//*************code***********//</span></span><br><span class="line">    <span class="comment">//set state</span></span><br><span class="line">    <span class="keyword">localparam</span> A = <span class="number">0</span>, B = <span class="number">1</span>, C = <span class="number">2</span>, D = <span class="number">3</span>;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] state, next;</span><br><span class="line">    <span class="comment">//state transition</span></span><br><span class="line">    <span class="keyword">always</span>@(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span>(state)</span><br><span class="line">            A: next = B;</span><br><span class="line">            B: next = C;</span><br><span class="line">            C: next = D;</span><br><span class="line">            D: next = A;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//state flip-flops</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst)</span><br><span class="line">            state &lt;= A;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            state &lt;= next;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//output</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst)</span><br><span class="line">            clk_out &lt;= A;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">case</span>(next)</span><br><span class="line">            A: clk_out &lt;= <span class="number">0</span>;</span><br><span class="line">            B: clk_out &lt;= <span class="number">1</span>;</span><br><span class="line">            C: clk_out &lt;= <span class="number">0</span>;</span><br><span class="line">            D: clk_out &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="comment">//*************code***********//</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

</details>

<h3 id="VL8-超前进位加法器"><a href="#VL8-超前进位加法器" class="headerlink" title="VL8 超前进位加法器"></a>VL8 超前进位加法器</h3> <img src="/2022/05/02/nowcoder/nowcoder3-verilog2/7DECCD52BCEE8E159E872D9DC158B9E8.png" class="" title="img"> 

<p>故可令<code>Gi = Ai &amp; Bi; Pi = Ai | Bi</code>，则<code>Ci+1 = Gi | Pi &amp; Ci</code></p>
<details class="note info no-icon"><summary><p>code</p>
</summary>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"><span class="keyword">module</span> huawei8<span class="comment">//四位超前进位加法器</span></span><br><span class="line">(</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>]A,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>]B,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">4</span>:<span class="number">0</span>]OUT</span><br><span class="line">);</span><br><span class="line"><span class="comment">//*************code***********//</span></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] P, G;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">4</span>:<span class="number">1</span>] Ci;</span><br><span class="line">    Add1 u0(<span class="variable">.a</span>(A[<span class="number">0</span>]), <span class="variable">.b</span>(B[<span class="number">0</span>]), <span class="variable">.C_in</span>(<span class="number">1&#x27;b0</span>), <span class="variable">.f</span>(OUT[<span class="number">0</span>]), <span class="variable">.p</span>(P[<span class="number">0</span>]), <span class="variable">.g</span>(G[<span class="number">0</span>]));</span><br><span class="line">    Add1 u1(<span class="variable">.a</span>(A[<span class="number">1</span>]), <span class="variable">.b</span>(B[<span class="number">1</span>]), <span class="variable">.C_in</span>(Ci[<span class="number">1</span>]), <span class="variable">.f</span>(OUT[<span class="number">1</span>]), <span class="variable">.p</span>(P[<span class="number">1</span>]), <span class="variable">.g</span>(G[<span class="number">1</span>]));</span><br><span class="line">    Add1 u2(<span class="variable">.a</span>(A[<span class="number">2</span>]), <span class="variable">.b</span>(B[<span class="number">2</span>]), <span class="variable">.C_in</span>(Ci[<span class="number">2</span>]), <span class="variable">.f</span>(OUT[<span class="number">2</span>]), <span class="variable">.p</span>(P[<span class="number">2</span>]), <span class="variable">.g</span>(G[<span class="number">2</span>]));</span><br><span class="line">    Add1 u3(<span class="variable">.a</span>(A[<span class="number">3</span>]), <span class="variable">.b</span>(B[<span class="number">3</span>]), <span class="variable">.C_in</span>(Ci[<span class="number">3</span>]), <span class="variable">.f</span>(OUT[<span class="number">3</span>]), <span class="variable">.p</span>(P[<span class="number">3</span>]), <span class="variable">.g</span>(G[<span class="number">3</span>]));</span><br><span class="line">    CLA_4 mod_0(<span class="variable">.P</span>(P), <span class="variable">.G</span>(G), <span class="variable">.C_in</span>(<span class="number">1&#x27;b0</span>), <span class="variable">.Ci</span>(Ci));</span><br><span class="line">    <span class="keyword">assign</span> OUT[<span class="number">4</span>] = Ci[<span class="number">4</span>];</span><br><span class="line"><span class="comment">//*************code***********//</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"><span class="comment">//////////////下面是两个子模块////////</span></span><br><span class="line"><span class="keyword">module</span> Add1</span><br><span class="line">(</span><br><span class="line">		<span class="keyword">input</span> a,</span><br><span class="line">		<span class="keyword">input</span> b,</span><br><span class="line">		<span class="keyword">input</span> C_in,</span><br><span class="line">		<span class="keyword">output</span> f,</span><br><span class="line">		<span class="keyword">output</span> g,</span><br><span class="line">		<span class="keyword">output</span> p</span><br><span class="line">		);</span><br><span class="line">    <span class="keyword">assign</span> g = a &amp; b;</span><br><span class="line">    <span class="keyword">assign</span> p = a | b;        </span><br><span class="line">    <span class="keyword">assign</span> f = a ^ b ^ C_in;    <span class="comment">//加法结果</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"><span class="comment">//超前进位</span></span><br><span class="line"><span class="keyword">module</span> CLA_4(</span><br><span class="line">		<span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>]P,</span><br><span class="line">		<span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>]G,</span><br><span class="line">		<span class="keyword">input</span> C_in,</span><br><span class="line">		<span class="keyword">output</span> [<span class="number">4</span>:<span class="number">1</span>]Ci</span><br><span class="line">	);</span><br><span class="line">    <span class="keyword">assign</span> Ci[<span class="number">1</span>] = G[<span class="number">0</span>] | P[<span class="number">0</span>] &amp; C_in;</span><br><span class="line">    <span class="keyword">assign</span> Ci[<span class="number">2</span>] = G[<span class="number">1</span>] | P[<span class="number">1</span>] &amp; Ci[<span class="number">1</span>];</span><br><span class="line">    <span class="keyword">assign</span> Ci[<span class="number">3</span>] = G[<span class="number">2</span>] | P[<span class="number">2</span>] &amp; Ci[<span class="number">2</span>];</span><br><span class="line">    <span class="keyword">assign</span> Ci[<span class="number">4</span>] = G[<span class="number">3</span>] | P[<span class="number">3</span>] &amp; Ci[<span class="number">3</span>];</span><br><span class="line"><span class="keyword">endmodule</span> </span><br></pre></td></tr></table></figure>

</details>

<h3 id="VL11-脉冲同步器（快到慢）"><a href="#VL11-脉冲同步器（快到慢）" class="headerlink" title="VL11 脉冲同步器（快到慢）"></a>VL11 脉冲同步器（快到慢）</h3><details class="note info no-icon"><summary><p>code</p>
</summary>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 100ps/100ps</span></span><br><span class="line"><span class="keyword">module</span> pulse_detect(</span><br><span class="line">	<span class="keyword">input</span> 				clka	,    <span class="comment">//300M T = 3.33ns</span></span><br><span class="line">	<span class="keyword">input</span> 				clkb	,    <span class="comment">//100M T = 10 ns</span></span><br><span class="line">	<span class="keyword">input</span> 				rst_n		,</span><br><span class="line">	<span class="keyword">input</span>				sig_a		,</span><br><span class="line"></span><br><span class="line">	<span class="keyword">output</span>  		 	sig_b</span><br><span class="line">);</span><br><span class="line">    <span class="comment">//利用电平翻转保存脉冲信号</span></span><br><span class="line">    <span class="keyword">reg</span> sig_level;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clka <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            sig_level &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(sig_a)</span><br><span class="line">            sig_level &lt;= ~sig_level;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//将clka同步到clkb时域</span></span><br><span class="line">    <span class="keyword">reg</span> sig_temp1, sig_temp2, sig_temp3;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clkb <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            sig_temp1 &lt;= <span class="number">0</span>;</span><br><span class="line">            sig_temp2 &lt;= <span class="number">0</span>;</span><br><span class="line">            sig_temp3 &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            sig_temp1 &lt;= sig_level;</span><br><span class="line">            sig_temp2 &lt;= sig_temp1;</span><br><span class="line">            sig_temp3 &lt;= sig_temp2;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//output</span></span><br><span class="line">    <span class="keyword">assign</span> sig_b = sig_temp3 ^ sig_temp2;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

</details>

<h3 id="VL12-序列检测器（Moore型）"><a href="#VL12-序列检测器（Moore型）" class="headerlink" title="VL12 序列检测器（Moore型）"></a>VL12 序列检测器（Moore型）</h3><details class="note info no-icon"><summary><p>code</p>
</summary>
<p>个人觉得三段式状态机输出应该由next态决定，否则输出会晚一个周期，但是答案波形要求检测state来得到输出。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> det_moore(</span><br><span class="line">   <span class="keyword">input</span>                clk   ,</span><br><span class="line">   <span class="keyword">input</span>                rst_n ,</span><br><span class="line">   <span class="keyword">input</span>                din   ,</span><br><span class="line"> </span><br><span class="line">   <span class="keyword">output</span>	<span class="keyword">reg</span>         Y   </span><br><span class="line">);</span><br><span class="line">    <span class="comment">//state machine</span></span><br><span class="line">    <span class="comment">//set state</span></span><br><span class="line">    <span class="keyword">localparam</span> IDLE = <span class="number">0</span>, S1 = <span class="number">1</span>, S11 = <span class="number">2</span>, S110 = <span class="number">3</span>, S1101 = <span class="number">4</span>;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>] state, next;</span><br><span class="line">    <span class="comment">//state transition(combinational)</span></span><br><span class="line">    <span class="keyword">always</span>@(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span>(state)</span><br><span class="line">            IDLE: next = din ? S1 : IDLE;</span><br><span class="line">            S1: next = din ? S11 : IDLE;</span><br><span class="line">            S11: next = din ? S11 : S110;</span><br><span class="line">            S110: next = din ? S1101 : IDLE;</span><br><span class="line">            S1101: next = din ? S1 : IDLE;</span><br><span class="line">            <span class="keyword">default</span>: next = IDLE;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//state flip-flops(sequential)</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) </span><br><span class="line">            state &lt;= IDLE;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            state &lt;= next;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//output</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            Y &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">case</span>(state)</span><br><span class="line">            S1101: Y &lt;= <span class="number">1</span>;</span><br><span class="line">            <span class="keyword">default</span>: Y &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

</details>

<h3 id="VL13-乘法与位运算"><a href="#VL13-乘法与位运算" class="headerlink" title="VL13 乘法与位运算"></a>VL13 乘法与位运算</h3><p>利用移位进行2的整数倍乘法，可以节省资源占用</p>
<details class="note info no-icon"><summary><p>code</p>
</summary>
<p>因为题目要求B &#x3D; A * 8’b1111_1011，而8’b1111_1011中1多0少，利用减法所耗资源会更少</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> dajiang13(</span><br><span class="line">    <span class="keyword">input</span>  [<span class="number">7</span>:<span class="number">0</span>]    A,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">15</span>:<span class="number">0</span>]   B</span><br><span class="line">	);</span><br><span class="line"><span class="comment">//*************code***********//</span></span><br><span class="line">    <span class="keyword">assign</span> B = (A &lt;&lt; <span class="number">8</span>) - (A &lt;&lt; <span class="number">2</span>) - A;	<span class="comment">//8&#x27;b1111_1011 = 9&#x27;b1_0000_0000 - 3&#x27;b100 - 1&#x27;b1</span></span><br><span class="line"><span class="comment">//*************code***********//</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>资源占用如下</p>
<img src="/2022/05/02/nowcoder/nowcoder3-verilog2/1651637317640.png" class="" width="1651637317640">

<p>对照组：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> B = A * <span class="number">8&#x27;b1111_1011</span>;</span><br></pre></td></tr></table></figure>

<img src="/2022/05/02/nowcoder/nowcoder3-verilog2/1651637432951.png" class="" width="1651637432951">

<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> B = (A &lt;&lt; <span class="number">7</span>) + (A &lt;&lt; <span class="number">6</span>) + (A &lt;&lt; <span class="number">5</span>) + (A &lt;&lt; <span class="number">4</span>) + (A &lt;&lt; <span class="number">3</span>) + (A &lt;&lt; <span class="number">1</span>) + A;</span><br></pre></td></tr></table></figure>

<img src="/2022/05/02/nowcoder/nowcoder3-verilog2/1651637639832.png" class="" width="1651637639832">

</details>

<h3 id="VL16-异步复位同步释放-（有待复习）"><a href="#VL16-异步复位同步释放-（有待复习）" class="headerlink" title="VL16 异步复位同步释放 （有待复习）"></a>VL16 异步复位同步释放 （有待复习）</h3><p>同步复位</p>
<p><code>always@(posedge clk)</code> 复位信号只有在时钟上升沿到来时才能有效</p>
<p>优点：</p>
<ol>
<li>利于仿真器仿真；</li>
<li>可以滤除高于时钟频率的复位毛刺；</li>
<li>可以使系统称为100%的同步时序电路，有利于时序分析；</li>
</ol>
<p>缺点：</p>
<ol>
<li>复位信号必须大于一个时钟周期或刚好在触发边沿才能被识别；</li>
<li>由于大多数逻辑器件的目标库内的DFF都只有异步复位端口，使用同步复位综合器会额外插入组合逻辑，从而耗费较多的逻辑资源；</li>
</ol>
<p>异步复位：<code>always@(posedge clk or negedge rst_n)</code>复位信号有效时即刻进行复位</p>
<p>优点：</p>
<ol>
<li>设计简单；</li>
<li>大多数DFF都有异步复位端口，节省资源；</li>
<li>识别方便，并且可以很方便的使用FPGA的全局复位端口GSR；</li>
</ol>
<p>缺点：</p>
<ol>
<li>复位信号容易受毛刺影响；（可以对复位信号进行消抖处理）</li>
<li>复位信号释放时，若刚好处于时钟有效边沿附近，容易出现亚稳态；（可以采用异步复位，同步释放的方式来避免）</li>
</ol>
<p>一些问题可以点击<a target="_blank" rel="noopener" href="https://blog.csdn.net/wordwarwordwar/article/details/79889725">参考</a>。</p>
<details class="note info no-icon"><summary><p>code</p>
</summary>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> ali16(</span><br><span class="line"><span class="keyword">input</span> clk,</span><br><span class="line"><span class="keyword">input</span> rst_n,</span><br><span class="line"><span class="keyword">input</span> d,</span><br><span class="line"><span class="keyword">output</span> <span class="keyword">reg</span> dout</span><br><span class="line"> );</span><br><span class="line"><span class="comment">//*************code***********//</span></span><br><span class="line">    <span class="comment">//将异步复位信号同步到该时钟域中</span></span><br><span class="line">    <span class="keyword">reg</span> rst_n_temp1, rst_n_temp2;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            rst_n_temp1 &lt;= <span class="number">0</span>;</span><br><span class="line">            rst_n_temp2 &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            rst_n_temp1 &lt;= <span class="number">1</span>;</span><br><span class="line">            rst_n_temp2 &lt;= rst_n_temp1;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//输入同步处理后的异步复位信号</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n_temp2) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n_temp2)</span><br><span class="line">            dout &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            dout &lt;= d;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="comment">//*************code***********//</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>得到的波形如图：</p>
<img src="/2022/05/02/nowcoder/nowcoder3-verilog2/1651646358117.png" class="" width="1651646358117">

<p>即异步复位信号输入时即刻生效，但当输入的异步复位信号释放后，对于系统来说要经过2个时钟周期后才会真正释放。</p>

</details>

<h3 id="VL19-编写乘法器求解算法表达式"><a href="#VL19-编写乘法器求解算法表达式" class="headerlink" title="VL19 编写乘法器求解算法表达式"></a>VL19 编写乘法器求解算法表达式</h3><details class="note info no-icon"><summary><p>code</p>
</summary>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> calculation(</span><br><span class="line">	<span class="keyword">input</span> clk,</span><br><span class="line">	<span class="keyword">input</span> rst_n,</span><br><span class="line">	<span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] a,</span><br><span class="line">	<span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] b,</span><br><span class="line">	<span class="keyword">output</span> [<span class="number">8</span>:<span class="number">0</span>] c</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] temp1, temp2;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            temp1 &lt;= <span class="number">0</span>;</span><br><span class="line">            temp2 &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            temp1 &lt;= &#123;a, <span class="number">3&#x27;b000</span>&#125; + &#123;a, <span class="number">2&#x27;b00</span>&#125;;</span><br><span class="line">            temp2 &lt;= &#123;b, <span class="number">2&#x27;b00</span>&#125; + b;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">8</span>:<span class="number">0</span>] c_temp;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            c_temp &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            c_temp &lt;= temp1 + temp2;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">assign</span> c = c_temp;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

</details>





<details class="note info no-icon"><summary><p>code</p>
</summary>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"></span><br></pre></td></tr></table></figure>

</details>
    </div>

    
    
    

    <footer class="post-footer">
          <div class="post-tags">
              <a href="/tags/Verilog/" rel="tag"># Verilog</a>
          </div>

        

          <div class="post-nav">
            <div class="post-nav-item">
                <a href="/2022/05/01/cpp/cpp-note-7/" rel="prev" title="C++笔记（七）——迭代器介绍">
                  <i class="fa fa-chevron-left"></i> C++笔记（七）——迭代器介绍
                </a>
            </div>
            <div class="post-nav-item">
                <a href="/2022/05/03/FPGA/FPGA-note/" rel="next" title="学习FPGA过程中遇到的一些问题">
                  学习FPGA过程中遇到的一些问题 <i class="fa fa-chevron-right"></i>
                </a>
            </div>
          </div>
    </footer>
  </article>
</div>






</div>
  </main>

  <footer class="footer">
    <div class="footer-inner">


<div class="copyright">
  &copy; 
  <span itemprop="copyrightYear">2022</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">Clover</span>
</div>
  <div class="powered-by">由 <a href="https://hexo.io/" rel="noopener" target="_blank">Hexo</a> & <a href="https://theme-next.js.org/muse/" rel="noopener" target="_blank">NexT.Muse</a> 强力驱动
  </div>

    </div>
  </footer>

  
  <script src="https://cdn.jsdelivr.net/npm/animejs@3.2.1/lib/anime.min.js" integrity="sha256-XL2inqUJaslATFnHdJOi9GfQ60on8Wx1C2H8DYiN1xY=" crossorigin="anonymous"></script>
<script src="/js/comments.js"></script><script src="/js/utils.js"></script><script src="/js/motion.js"></script><script src="/js/schemes/muse.js"></script><script src="/js/next-boot.js"></script>

  
<script src="https://cdn.jsdelivr.net/npm/hexo-generator-searchdb@1.4.0/dist/search.js" integrity="sha256-vXZMYLEqsROAXkEw93GGIvaB2ab+QW6w3+1ahD9nXXA=" crossorigin="anonymous"></script>
<script src="/js/third-party/search/local-search.js"></script>




  <script src="/js/third-party/pace.js"></script>

  





</body>
</html>
