<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>quantulum.co.uk</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>util_cpack2_timestamp</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>packed_fifo_wr</spirit:name>
      <spirit:busType spirit:vendor="analog.com" spirit:library="interface" spirit:name="fifo_wr" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="analog.com" spirit:library="interface" spirit:name="fifo_wr_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>EN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>packed_fifo_wr_en</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SYNC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>packed_fifo_wr_sync</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>packed_fifo_wr_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>OVERFLOW</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>packed_fifo_wr_overflow</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>adc_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>util_cpack2_timestamp</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>98ee81d3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>36ea0add</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>util_cpack2_timestamp_tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d5fa37a8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c582a3b6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>timestamp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>timestamp_every</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>enable_0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>enable_1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>enable_2</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>enable_3</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifo_wr_en</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifo_wr_overflow</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifo_wr_data_0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifo_wr_data_1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifo_wr_data_2</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifo_wr_data_3</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>packed_fifo_wr_en</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>packed_fifo_wr_overflow</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>packed_fifo_wr_sync</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>packed_fifo_wr_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>STATE_RESET</spirit:name>
        <spirit:displayName>State Reset</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.STATE_RESET">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>STATE_WAIT_FOR_DATA</spirit:name>
        <spirit:displayName>State Wait For Data</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.STATE_WAIT_FOR_DATA">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>STATE_TIMESTAMP_HEADER</spirit:name>
        <spirit:displayName>State Timestamp Header</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.STATE_TIMESTAMP_HEADER">3</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>STATE_TIMESTAMP_VALUE</spirit:name>
        <spirit:displayName>State Timestamp Value</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.STATE_TIMESTAMP_VALUE">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>STATE_STORE_DATA</spirit:name>
        <spirit:displayName>State Store Data</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.STATE_STORE_DATA">5</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>STATE_OUTPUT_DATA</spirit:name>
        <spirit:displayName>State Output Data</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.STATE_OUTPUT_DATA">6</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>STATE_MAX</spirit:name>
        <spirit:displayName>State Max</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.STATE_MAX">7</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>STATE_READ_DATA</spirit:name>
        <spirit:displayName>State Read Data</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.STATE_READ_DATA">2</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/synchronizer.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/cdc_sync_data_open.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/util_cpack2_timestamp.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/count_bits.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bits_to_indexes.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/cdc_sync_bits.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f83d924a</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/util_cpack2_timestamp_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_36ea0add</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/cdc_sync_data_open.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/util_cpack2_timestamp.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/count_bits.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bits_to_indexes.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/cdc_sync_bits.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/cdc_sync_data_open_tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/count_bits_tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/cdc_sync_bits_tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/util_cpack2_timestamp_tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bits_to_indexes_tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>util_cpack2_timestamp_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">util_cpack2_timestamp_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/Quantulum_Ltd</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>util_cpack2_timestamp_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_FIFO</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:vendorDisplayName>Quantulum Ltd</xilinx:vendorDisplayName>
      <xilinx:vendorURL>https://www.quantulum.co.uk</xilinx:vendorURL>
      <xilinx:coreRevision>1</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2023-03-18T16:59:59Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30471931_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11b5de54_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21ee0cb8_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44443b7d_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26d74674_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10c603e7_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6045c1ec_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c18bb10_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@140b5ab3_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59b3672f_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20fadbe0_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ef8d9b8_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@233d6fbb_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25a30c6b_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@208df924_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4298859f_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ccca65d_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@714f7f15_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79fb91ec_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@199f5bf2_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bcfe64a_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a6de749_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@edf5a08_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63e6f434_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@694a497a_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@485c9bc1_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64c54912_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b46b7a9_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1833883c_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2cac3b72_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@707ebe22_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bc8cb54_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6853e1ea_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75682c60_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e5382b9_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43832e18_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e037f23_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ab27917_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e881009_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3734ef50_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a6354d9_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5127029d_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a567cfa_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7533dda2_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d40d3b6_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5879968c_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c84c746_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@532545f_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49dd3901_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72c1807e_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24eb63ca_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ab1affe_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4764674a_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b269a2c_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40a90e81_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51456b61_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1021136d_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2550df0b_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4de04314_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4467799a_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7412f57f_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e22e245_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34f6fc5a_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b63bb89_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@197cd75a_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ee5f0f6_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63b0936f_ARCHIVE_LOCATION">/media/user/Data1/MyIPRepo/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c884eb8_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53af676d_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@129194c1_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22189b31_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@374c386a_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1de7adaa_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5fdccd1d_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@118e2599_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@108beeb4_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b5efbdb_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4084a6bd_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5917bb4d_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@678bade6_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4cbf5370_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c06b0a5_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e9d5991_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75629823_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@489ed55a_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4937f17f_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4197d0d4_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55bc38a5_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44528934_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4318253a_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3988c896_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37d8ab65_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2af23d3c_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@583cb8c6_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5dfac7f0_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e9433f5_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32cad043_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ffc07eb_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1dd468de_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e9cf871_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39e9bbcb_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7481f826_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ff0a759_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@303d3ac6_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ce694b1_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4cbcc457_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@265b7e82_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a8336eb_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@213d949e_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4bbf79bb_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15891dba_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f008dfd_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a730948_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@423e5354_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58754cab_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6eb4cf5_ARCHIVE_LOCATION">/media/user/Data1/plutosdr-fw/hdl_quantulum/util_cpack2_timestamp</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="1b84ad9f"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="24808f55"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="1dec5733"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="25517a6e"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="c0b7f227"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
