INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 15:01:43 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : image_resize
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 fork12/generateBlocks[2].regblock/reg_value_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mem_controller0/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 1.118ns (34.208%)  route 2.150ns (65.792%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.149ns = ( 5.149 - 4.000 ) 
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=741, unset)          1.284     1.284    fork12/generateBlocks[2].regblock/clk
    SLICE_X9Y106         FDPE                                         r  fork12/generateBlocks[2].regblock/reg_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDPE (Prop_fdpe_C_Q)         0.223     1.507 r  fork12/generateBlocks[2].regblock/reg_value_reg/Q
                         net (fo=9, routed)           0.562     2.069    oehb8/reg_value
    SLICE_X11Y106        LUT6 (Prop_lut6_I3_O)        0.043     2.112 f  oehb8/full_reg_i_2__6/O
                         net (fo=8, routed)           0.569     2.681    control_merge5/oehb1/reg_value_reg_14
    SLICE_X20Y107        LUT5 (Prop_lut5_I3_O)        0.043     2.724 f  control_merge5/oehb1/end_valid_INST_0_i_2/O
                         net (fo=17, routed)          0.150     2.874    control_merge5/oehb1/full_reg_reg_2
    SLICE_X20Y107        LUT3 (Prop_lut3_I1_O)        0.043     2.917 r  control_merge5/oehb1/minusOp__0_carry_i_6/O
                         net (fo=1, routed)           0.328     3.246    control_merge5/oehb1/minusOp__0_carry_i_6_n_0
    SLICE_X20Y107        LUT6 (Prop_lut6_I0_O)        0.043     3.289 r  control_merge5/oehb1/minusOp__0_carry_i_1/O
                         net (fo=1, routed)           0.193     3.481    mem_controller0/DI[0]
    SLICE_X21Y106        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     3.731 r  mem_controller0/minusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.731    mem_controller0/minusOp__0_carry_n_0
    SLICE_X21Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.784 r  mem_controller0/minusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.784    mem_controller0/minusOp__0_carry__0_n_0
    SLICE_X21Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.837 r  mem_controller0/minusOp__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.837    mem_controller0/minusOp__0_carry__1_n_0
    SLICE_X21Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.890 r  mem_controller0/minusOp__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.890    mem_controller0/minusOp__0_carry__2_n_0
    SLICE_X21Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.943 r  mem_controller0/minusOp__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.943    mem_controller0/minusOp__0_carry__3_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.996 r  mem_controller0/minusOp__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.996    mem_controller0/minusOp__0_carry__4_n_0
    SLICE_X21Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.049 r  mem_controller0/minusOp__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.049    mem_controller0/minusOp__0_carry__5_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.155     4.204 r  mem_controller0/minusOp__0_carry__6/O[3]
                         net (fo=2, routed)           0.348     4.552    mem_controller0/counter[31]
    SLICE_X20Y113        FDCE                                         r  mem_controller0/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=741, unset)          1.149     5.149    mem_controller0/clk
    SLICE_X20Y113        FDCE                                         r  mem_controller0/counter_reg[31]/C
                         clock pessimism              0.085     5.234    
                         clock uncertainty           -0.035     5.199    
    SLICE_X20Y113        FDCE (Setup_fdce_C_D)       -0.077     5.122    mem_controller0/counter_reg[31]
  -------------------------------------------------------------------
                         required time                          5.122    
                         arrival time                          -4.552    
  -------------------------------------------------------------------
                         slack                                  0.569    




