//===============================================================================
// array_pwrmgmt_sib_tdr.dft_spec
// Generated by TEAMAKER DFT (conveniently during the run_prepare_design step)
//
// Purpose: Create a separate IJTAG SIB and TDR for array power_management
//          override bits to allow access at security level insysbisttad of red
//          (the security level needed to access bits of the SRI TDR.
//          This is needed as a separate file due to MINT access limitations.
//===============================================================================
Sib(array_pwrmgmt) {
   Tdr(array_pwrmgmt_ctrl_hdspsr) {
      extra_bits_capture_value : self;
      DataOutPorts {
         multiplexing : on ;
         port_naming : 
            hdspsr_pwr_mgmt_ovrd_en,
            hdspsr_fastsleep_override,
            hdspsr_deepsleep_override,
            hdspsr_async_rst_override;
         connection(2) : ph0/i/d/m/g31_b31/db/gen_100_dRam/mem0_i/fastsleep ;
         connection(2) : ph0/i/d/m/g30_b30/db/gen_100_dRam/mem0_i/fastsleep ;
         connection(2) : ph0/i/d/m/g21_b21/db/gen_100_dRam/mem0_i/fastsleep ;
         connection(2) : ph0/i/d/m/g20_b20/db/gen_100_dRam/mem0_i/fastsleep ;
         connection(2) : ph0/i/d/m/g19_b19/db/gen_100_dRam/mem0_i/fastsleep ;
         connection(2) : ph0/i/d/m/g18_b18/db/gen_100_dRam/mem0_i/fastsleep ;
         connection(2) : ph0/i/d/m/g17_b17/db/gen_100_dRam/mem0_i/fastsleep ;
         connection(2) : ph0/i/d/m/g16_b16/db/gen_100_dRam/mem0_i/fastsleep ;
         connection(2) : ph0/i/d/m/g15_b15/db/gen_100_dRam/mem0_i/fastsleep ;
         connection(2) : ph0/i/d/m/g14_b14/db/gen_100_dRam/mem0_i/fastsleep ;
         connection(2) : ph0/i/d/m/g13_b13/db/gen_100_dRam/mem0_i/fastsleep ;
         connection(2) : ph0/i/d/m/g12_b12/db/gen_100_dRam/mem0_i/fastsleep ;
         connection(2) : ph0/i/d/m/g29_b29/db/gen_100_dRam/mem0_i/fastsleep ;
         connection(2) : ph0/i/d/m/g11_b11/db/gen_100_dRam/mem0_i/fastsleep ;
         connection(2) : ph0/i/d/m/g10_b10/db/gen_100_dRam/mem0_i/fastsleep ;
         connection(2) : ph0/i/d/m/g9_b9/db/gen_100_dRam/mem0_i/fastsleep ;
         connection(2) : ph0/i/d/m/g8_b8/db/gen_100_dRam/mem0_i/fastsleep ;
         connection(2) : ph0/i/d/m/g7_b7/db/gen_100_dRam/mem0_i/fastsleep ;
         connection(2) : ph0/i/d/m/g6_b6/db/gen_100_dRam/mem0_i/fastsleep ;
         connection(2) : ph0/i/d/m/g5_b5/db/gen_100_dRam/mem0_i/fastsleep ;
         connection(2) : ph0/i/d/m/g4_b4/db/gen_100_dRam/mem0_i/fastsleep ;
         connection(2) : ph0/i/d/m/g3_b3/db/gen_100_dRam/mem0_i/fastsleep ;
         connection(2) : ph0/i/d/m/g2_b2/db/gen_100_dRam/mem0_i/fastsleep ;
         connection(2) : ph0/i/d/m/g28_b28/db/gen_100_dRam/mem0_i/fastsleep ;
         connection(2) : ph0/i/d/m/g1_b1/db/gen_100_dRam/mem0_i/fastsleep ;
         connection(2) : ph0/i/d/m/g0_b0/db/gen_100_dRam/mem0_i/fastsleep ;
         connection(2) : ph0/i/d/m/g27_b27/db/gen_100_dRam/mem0_i/fastsleep ;
         connection(2) : ph0/i/d/m/g26_b26/db/gen_100_dRam/mem0_i/fastsleep ;
         connection(2) : ph0/i/d/m/g25_b25/db/gen_100_dRam/mem0_i/fastsleep ;
         connection(2) : ph0/i/d/m/g24_b24/db/gen_100_dRam/mem0_i/fastsleep ;
         connection(2) : ph0/i/d/m/g23_b23/db/gen_100_dRam/mem0_i/fastsleep ;
         connection(2) : ph0/i/d/m/g22_b22/db/gen_100_dRam/mem0_i/fastsleep ;
         connection(2) : ph0/i/p/f/m/ram3/gen_100_pRam/mem0_i/fastsleep ;
         connection(2) : ph0/i/p/f/m/ram2/gen_100_pRam/mem0_i/fastsleep ;
         connection(2) : ph0/i/p/f/m/ram1/gen_100_pRam/mem0_i/fastsleep ;
         connection(2) : ph0/i/p/f/m/ram0/gen_100_pRam/mem0_i/fastsleep ;
         connection(2) : ph0/i/p/gs1_s/m1/mem0_i/fastsleep ;
         connection(2) : ph0/i/p/gs1_s/m0/mem0_i/fastsleep ;
         connection(2) : ph0/i/p/gb1_b/m1/mem0_i/fastsleep ;
         connection(2) : ph0/i/p/gb1_b/m0/mem0_i/fastsleep ;
         connection(1) : ph0/i/d/m/g31_b31/db/gen_100_dRam/mem0_i/deepsleep ;
         connection(1) : ph0/i/d/m/g30_b30/db/gen_100_dRam/mem0_i/deepsleep ;
         connection(1) : ph0/i/d/m/g21_b21/db/gen_100_dRam/mem0_i/deepsleep ;
         connection(1) : ph0/i/d/m/g20_b20/db/gen_100_dRam/mem0_i/deepsleep ;
         connection(1) : ph0/i/d/m/g19_b19/db/gen_100_dRam/mem0_i/deepsleep ;
         connection(1) : ph0/i/d/m/g18_b18/db/gen_100_dRam/mem0_i/deepsleep ;
         connection(1) : ph0/i/d/m/g17_b17/db/gen_100_dRam/mem0_i/deepsleep ;
         connection(1) : ph0/i/d/m/g16_b16/db/gen_100_dRam/mem0_i/deepsleep ;
         connection(1) : ph0/i/d/m/g15_b15/db/gen_100_dRam/mem0_i/deepsleep ;
         connection(1) : ph0/i/d/m/g14_b14/db/gen_100_dRam/mem0_i/deepsleep ;
         connection(1) : ph0/i/d/m/g13_b13/db/gen_100_dRam/mem0_i/deepsleep ;
         connection(1) : ph0/i/d/m/g12_b12/db/gen_100_dRam/mem0_i/deepsleep ;
         connection(1) : ph0/i/d/m/g29_b29/db/gen_100_dRam/mem0_i/deepsleep ;
         connection(1) : ph0/i/d/m/g11_b11/db/gen_100_dRam/mem0_i/deepsleep ;
         connection(1) : ph0/i/d/m/g10_b10/db/gen_100_dRam/mem0_i/deepsleep ;
         connection(1) : ph0/i/d/m/g9_b9/db/gen_100_dRam/mem0_i/deepsleep ;
         connection(1) : ph0/i/d/m/g8_b8/db/gen_100_dRam/mem0_i/deepsleep ;
         connection(1) : ph0/i/d/m/g7_b7/db/gen_100_dRam/mem0_i/deepsleep ;
         connection(1) : ph0/i/d/m/g6_b6/db/gen_100_dRam/mem0_i/deepsleep ;
         connection(1) : ph0/i/d/m/g5_b5/db/gen_100_dRam/mem0_i/deepsleep ;
         connection(1) : ph0/i/d/m/g4_b4/db/gen_100_dRam/mem0_i/deepsleep ;
         connection(1) : ph0/i/d/m/g3_b3/db/gen_100_dRam/mem0_i/deepsleep ;
         connection(1) : ph0/i/d/m/g2_b2/db/gen_100_dRam/mem0_i/deepsleep ;
         connection(1) : ph0/i/d/m/g28_b28/db/gen_100_dRam/mem0_i/deepsleep ;
         connection(1) : ph0/i/d/m/g1_b1/db/gen_100_dRam/mem0_i/deepsleep ;
         connection(1) : ph0/i/d/m/g0_b0/db/gen_100_dRam/mem0_i/deepsleep ;
         connection(1) : ph0/i/d/m/g27_b27/db/gen_100_dRam/mem0_i/deepsleep ;
         connection(1) : ph0/i/d/m/g26_b26/db/gen_100_dRam/mem0_i/deepsleep ;
         connection(1) : ph0/i/d/m/g25_b25/db/gen_100_dRam/mem0_i/deepsleep ;
         connection(1) : ph0/i/d/m/g24_b24/db/gen_100_dRam/mem0_i/deepsleep ;
         connection(1) : ph0/i/d/m/g23_b23/db/gen_100_dRam/mem0_i/deepsleep ;
         connection(1) : ph0/i/d/m/g22_b22/db/gen_100_dRam/mem0_i/deepsleep ;
         connection(1) : ph0/i/p/f/m/ram3/gen_100_pRam/mem0_i/deepsleep ;
         connection(1) : ph0/i/p/f/m/ram2/gen_100_pRam/mem0_i/deepsleep ;
         connection(1) : ph0/i/p/f/m/ram1/gen_100_pRam/mem0_i/deepsleep ;
         connection(1) : ph0/i/p/f/m/ram0/gen_100_pRam/mem0_i/deepsleep ;
         connection(1) : ph0/i/p/gs1_s/m1/mem0_i/deepsleep ;
         connection(1) : ph0/i/p/gs1_s/m0/mem0_i/deepsleep ;
         connection(1) : ph0/i/p/gb1_b/m1/mem0_i/deepsleep ;
         connection(1) : ph0/i/p/gb1_b/m0/mem0_i/deepsleep ;
         connection(0) : ph0/i/d/m/g31_b31/db/gen_100_dRam/mem0_i/async_rst ;
         connection(0) : ph0/i/d/m/g30_b30/db/gen_100_dRam/mem0_i/async_rst ;
         connection(0) : ph0/i/d/m/g21_b21/db/gen_100_dRam/mem0_i/async_rst ;
         connection(0) : ph0/i/d/m/g20_b20/db/gen_100_dRam/mem0_i/async_rst ;
         connection(0) : ph0/i/d/m/g19_b19/db/gen_100_dRam/mem0_i/async_rst ;
         connection(0) : ph0/i/d/m/g18_b18/db/gen_100_dRam/mem0_i/async_rst ;
         connection(0) : ph0/i/d/m/g17_b17/db/gen_100_dRam/mem0_i/async_rst ;
         connection(0) : ph0/i/d/m/g16_b16/db/gen_100_dRam/mem0_i/async_rst ;
         connection(0) : ph0/i/d/m/g15_b15/db/gen_100_dRam/mem0_i/async_rst ;
         connection(0) : ph0/i/d/m/g14_b14/db/gen_100_dRam/mem0_i/async_rst ;
         connection(0) : ph0/i/d/m/g13_b13/db/gen_100_dRam/mem0_i/async_rst ;
         connection(0) : ph0/i/d/m/g12_b12/db/gen_100_dRam/mem0_i/async_rst ;
         connection(0) : ph0/i/d/m/g29_b29/db/gen_100_dRam/mem0_i/async_rst ;
         connection(0) : ph0/i/d/m/g11_b11/db/gen_100_dRam/mem0_i/async_rst ;
         connection(0) : ph0/i/d/m/g10_b10/db/gen_100_dRam/mem0_i/async_rst ;
         connection(0) : ph0/i/d/m/g9_b9/db/gen_100_dRam/mem0_i/async_rst ;
         connection(0) : ph0/i/d/m/g8_b8/db/gen_100_dRam/mem0_i/async_rst ;
         connection(0) : ph0/i/d/m/g7_b7/db/gen_100_dRam/mem0_i/async_rst ;
         connection(0) : ph0/i/d/m/g6_b6/db/gen_100_dRam/mem0_i/async_rst ;
         connection(0) : ph0/i/d/m/g5_b5/db/gen_100_dRam/mem0_i/async_rst ;
         connection(0) : ph0/i/d/m/g4_b4/db/gen_100_dRam/mem0_i/async_rst ;
         connection(0) : ph0/i/d/m/g3_b3/db/gen_100_dRam/mem0_i/async_rst ;
         connection(0) : ph0/i/d/m/g2_b2/db/gen_100_dRam/mem0_i/async_rst ;
         connection(0) : ph0/i/d/m/g28_b28/db/gen_100_dRam/mem0_i/async_rst ;
         connection(0) : ph0/i/d/m/g1_b1/db/gen_100_dRam/mem0_i/async_rst ;
         connection(0) : ph0/i/d/m/g0_b0/db/gen_100_dRam/mem0_i/async_rst ;
         connection(0) : ph0/i/d/m/g27_b27/db/gen_100_dRam/mem0_i/async_rst ;
         connection(0) : ph0/i/d/m/g26_b26/db/gen_100_dRam/mem0_i/async_rst ;
         connection(0) : ph0/i/d/m/g25_b25/db/gen_100_dRam/mem0_i/async_rst ;
         connection(0) : ph0/i/d/m/g24_b24/db/gen_100_dRam/mem0_i/async_rst ;
         connection(0) : ph0/i/d/m/g23_b23/db/gen_100_dRam/mem0_i/async_rst ;
         connection(0) : ph0/i/d/m/g22_b22/db/gen_100_dRam/mem0_i/async_rst ;
         connection(0) : ph0/i/p/f/m/ram3/gen_100_pRam/mem0_i/async_rst ;
         connection(0) : ph0/i/p/f/m/ram2/gen_100_pRam/mem0_i/async_rst ;
         connection(0) : ph0/i/p/f/m/ram1/gen_100_pRam/mem0_i/async_rst ;
         connection(0) : ph0/i/p/f/m/ram0/gen_100_pRam/mem0_i/async_rst ;
         connection(0) : ph0/i/p/gs1_s/m1/mem0_i/async_rst ;
         connection(0) : ph0/i/p/gs1_s/m0/mem0_i/async_rst ;
         connection(0) : ph0/i/p/gb1_b/m1/mem0_i/async_rst ;
         connection(0) : ph0/i/p/gb1_b/m0/mem0_i/async_rst ;
      }
   }
}
