
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 8.44

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: data_a[3] (input port clocked by core_clock)
Endpoint: ram[9][3]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     7    0.23    0.00    0.00    0.20 v data_a[3] (in)
                                         data_a[3] (net)
                  0.00    0.00    0.20 v _915_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.19    0.39 v _915_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _139_ (net)
                  0.06    0.00    0.39 v ram[9][3]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ ram[9][3]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: addr_b[1] (input port clocked by core_clock)
Endpoint: q_b[3]$_DFF_P_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.20    0.00    0.00    0.20 ^ addr_b[1] (in)
                                         addr_b[1] (net)
                  0.00    0.00    0.20 ^ _464_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.16    0.31    0.24    0.44 ^ _464_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _146_ (net)
                  0.31    0.00    0.44 ^ _483_/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
    10    0.18    0.46    0.39    0.83 ^ _483_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         _164_ (net)
                  0.46    0.00    0.83 ^ _500_/S1 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     1    0.02    0.19    0.30    1.13 v _500_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _179_ (net)
                  0.19    0.00    1.13 v _502_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.02    0.33    0.22    1.36 ^ _502_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _181_ (net)
                  0.33    0.00    1.36 ^ _503_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.15    0.09    1.45 v _503_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _003_ (net)
                  0.15    0.00    1.45 v q_b[3]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  1.45   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ q_b[3]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -1.45   data arrival time
-----------------------------------------------------------------------------
                                  8.44   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: addr_b[1] (input port clocked by core_clock)
Endpoint: q_b[3]$_DFF_P_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.20    0.00    0.00    0.20 ^ addr_b[1] (in)
                                         addr_b[1] (net)
                  0.00    0.00    0.20 ^ _464_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.16    0.31    0.24    0.44 ^ _464_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _146_ (net)
                  0.31    0.00    0.44 ^ _483_/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
    10    0.18    0.46    0.39    0.83 ^ _483_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         _164_ (net)
                  0.46    0.00    0.83 ^ _500_/S1 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     1    0.02    0.19    0.30    1.13 v _500_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _179_ (net)
                  0.19    0.00    1.13 v _502_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.02    0.33    0.22    1.36 ^ _502_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _181_ (net)
                  0.33    0.00    1.36 ^ _503_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.15    0.09    1.45 v _503_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _003_ (net)
                  0.15    0.00    1.45 v q_b[3]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  1.45   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ q_b[3]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -1.45   data arrival time
-----------------------------------------------------------------------------
                                  8.44   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.90e-02   4.34e-03   8.46e-08   2.33e-02  52.5%
Combinational          1.66e-02   4.52e-03   1.45e-07   2.11e-02  47.5%
Clock                  0.00e+00   0.00e+00   4.38e-07   4.38e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.56e-02   8.86e-03   6.68e-07   4.45e-02 100.0%
                          80.1%      19.9%       0.0%
