MODULE main
  VAR    
    state   : {Q1, Q2};
    time    : 0..10;
    three   : boolean;
    v-1 : boolean;
  ASSIGN
    init(state) := Q1;
    init(time) := 0;
    init(three) := FALSE;
    
    next(state) := case
      state = Q1 & three = TRUE : Q2;
      TRUE                    : state;
    esac;

    next(three) := case
      time = 3 : TRUE;
      TRUE : FALSE;
    esac;

    next(time) := case
      time < 10 : time + 1;
      TRUE : time;
    esac;

    

LTLSPEC G(state != Q2)