/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [4:0] _01_;
  wire [8:0] _02_;
  reg [2:0] _03_;
  wire [7:0] _04_;
  wire [2:0] _05_;
  reg [2:0] _06_;
  wire [9:0] _07_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [13:0] celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire [4:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [3:0] _08_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _08_ <= 4'h0;
    else _08_ <= { celloutsig_1_3z[2:0], celloutsig_1_7z };
  assign { _04_[7:5], _04_[0] } = _08_;
  assign celloutsig_0_43z = !(celloutsig_0_28z ? celloutsig_0_25z : celloutsig_0_15z);
  assign celloutsig_0_4z = !(in_data[32] ? celloutsig_0_3z[0] : celloutsig_0_2z);
  assign celloutsig_1_7z = !(celloutsig_1_0z ? celloutsig_1_1z[0] : celloutsig_1_2z[1]);
  assign celloutsig_0_61z = ~(celloutsig_0_27z[2] | celloutsig_0_38z);
  assign celloutsig_1_12z = ~celloutsig_1_5z[3];
  assign celloutsig_0_29z = ~celloutsig_0_14z[1];
  assign celloutsig_0_16z = ~((celloutsig_0_14z[1] | celloutsig_0_3z[2]) & (celloutsig_0_2z | celloutsig_0_6z[1]));
  assign celloutsig_1_18z = ~(celloutsig_1_2z[3] ^ celloutsig_1_13z);
  assign celloutsig_1_3z = { in_data[109:104], celloutsig_1_1z } + { in_data[151], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_6z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z } + { in_data[74:71], celloutsig_0_5z };
  assign celloutsig_1_8z = { celloutsig_1_2z[6], celloutsig_1_2z } + celloutsig_1_3z[9:0];
  assign celloutsig_0_14z = { _01_[4:1], celloutsig_0_10z } + { celloutsig_0_11z[8:5], celloutsig_0_10z };
  assign celloutsig_0_19z = { _02_[8:4], celloutsig_0_12z } + { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_23z = { _02_[6:4], _01_[4:1], celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_8z } + { celloutsig_0_19z[2], celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_19z };
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _06_ <= 3'h0;
    else _06_ <= { in_data[24], celloutsig_0_2z, celloutsig_0_4z };
  reg [2:0] _24_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _24_ <= 3'h0;
    else _24_ <= celloutsig_1_14z[3:1];
  assign { _05_[2], _00_, _05_[0] } = _24_;
  reg [9:0] _25_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _25_ <= 10'h000;
    else _25_ <= in_data[29:20];
  assign { _07_[9], _02_[8:4], _01_[4:1] } = _25_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 3'h0;
    else _03_ <= { in_data[87:86], celloutsig_0_17z };
  assign celloutsig_0_12z = { celloutsig_0_8z[3:1], celloutsig_0_10z } / { 1'h1, celloutsig_0_6z[3:1] };
  assign celloutsig_0_17z = celloutsig_0_8z[3:1] === { celloutsig_0_6z[0], celloutsig_0_16z, celloutsig_0_4z };
  assign celloutsig_0_21z = celloutsig_0_11z[11:6] === { celloutsig_0_15z, celloutsig_0_8z };
  assign celloutsig_0_2z = in_data[89:78] === in_data[75:64];
  assign celloutsig_1_0z = in_data[190:179] && in_data[179:168];
  assign celloutsig_0_10z = { in_data[38:34], celloutsig_0_6z } && { _07_[9], _02_[8:4], _01_[4:1] };
  assign celloutsig_0_5z = _07_[9] & ~(celloutsig_0_3z[0]);
  assign celloutsig_0_20z = 1'h1 & ~(celloutsig_0_10z);
  assign celloutsig_0_25z = _06_[1] & ~(_02_[6]);
  assign celloutsig_0_9z = { in_data[63:62], celloutsig_0_5z } % { 1'h1, celloutsig_0_8z[2:1] };
  assign celloutsig_1_14z = celloutsig_1_2z[4:1] | { celloutsig_1_2z[4:2], celloutsig_1_13z };
  assign celloutsig_0_34z = | { celloutsig_0_29z, celloutsig_0_24z, celloutsig_0_18z, celloutsig_0_13z };
  assign celloutsig_0_36z = | { celloutsig_0_23z[12:11], celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_4z };
  assign celloutsig_1_19z = | { _00_, _05_[2], _05_[0], celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_15z = ~^ { celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_38z = ^ { _06_[1], celloutsig_0_2z, celloutsig_0_36z, celloutsig_0_11z[11:5], 5'h1f, celloutsig_0_14z, _03_, celloutsig_0_34z, celloutsig_0_20z };
  assign celloutsig_0_62z = ^ { celloutsig_0_14z[4:3], celloutsig_0_44z };
  assign celloutsig_1_13z = ^ { celloutsig_1_5z[5:1], celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_12z, _04_[7:5], 4'h0, _04_[0], celloutsig_1_7z };
  assign celloutsig_0_13z = ^ { celloutsig_0_12z[3:1], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_28z = ^ celloutsig_0_23z[12:8];
  assign celloutsig_1_1z = { in_data[140:139], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } >> { in_data[145:143], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[84:82] >> in_data[54:52];
  assign celloutsig_0_8z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z } >>> { celloutsig_0_6z[1:0], _06_ };
  assign celloutsig_0_24z = celloutsig_0_14z >>> in_data[8:4];
  assign celloutsig_0_27z = celloutsig_0_23z[4:1] >>> { celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_26z, celloutsig_0_4z };
  assign celloutsig_1_5z = in_data[123:117] ~^ celloutsig_1_3z[9:3];
  assign celloutsig_0_3z = { celloutsig_0_2z, celloutsig_0_0z } ^ { celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_2z = in_data[104:96] ^ { in_data[187:184], celloutsig_1_1z };
  assign celloutsig_0_44z = ~((_06_[0] & celloutsig_0_43z) | _03_[1]);
  assign celloutsig_1_6z = ~((celloutsig_1_2z[0] & in_data[130]) | celloutsig_1_2z[3]);
  assign celloutsig_0_18z = ~((celloutsig_0_16z & celloutsig_0_3z[1]) | celloutsig_0_6z[1]);
  assign celloutsig_0_22z = ~((celloutsig_0_17z & celloutsig_0_8z[1]) | celloutsig_0_3z[3]);
  assign celloutsig_0_26z = ~((celloutsig_0_20z & celloutsig_0_4z) | celloutsig_0_25z);
  assign { celloutsig_0_11z[7:5], celloutsig_0_11z[11:8] } = { celloutsig_0_9z, _06_[0], celloutsig_0_0z } ~^ { celloutsig_0_8z[2:0], _01_[3:2], celloutsig_0_8z[4:3] };
  assign _01_[0] = celloutsig_0_10z;
  assign _02_[3:0] = celloutsig_0_12z;
  assign _04_[4:1] = 4'h0;
  assign _05_[1] = _00_;
  assign _07_[8:0] = { _02_[8:4], _01_[4:1] };
  assign celloutsig_0_11z[4:0] = 5'h1f;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z, celloutsig_0_62z };
endmodule
