# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TFT.ip_user_files/bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd" \
"../../../../TFT.ip_user_files/bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd" \
"../../../../TFT.ip_user_files/bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd" \
"../../../../TFT.ip_user_files/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd" \
"../../../../TFT.ip_user_files/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd" \
"../../../../TFT.ip_user_files/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/sim/design_1_microblaze_0_axi_intc_0.vhd" \
"../../../../TFT.ip_user_files/bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd" \
"../../../../TFT.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/sim/design_1_rst_clk_wiz_1_100M_0.vhd" \
"../../../../TFT.ip_user_files/bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd" \
"../../../../TFT.ip_user_files/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/sim/design_1_rst_mig_7series_0_81M_0.vhd" \
"../../../../TFT.ip_user_files/bd/design_1/ip/design_1_axi_tft_0_0/sim/design_1_axi_tft_0_0.vhd" \
"../../../../TFT.srcs/sources_1/bd/design_1/ipshared/e4b8/src/SyncAsync.vhd" \
"../../../../TFT.srcs/sources_1/bd/design_1/ipshared/e4b8/src/Ps2Interface.vhd" \
"../../../../TFT.srcs/sources_1/bd/design_1/ipshared/e4b8/src/axi_ps2_v1_0_S_AXI.vhd" \
"../../../../TFT.srcs/sources_1/bd/design_1/ipshared/e4b8/src/Ps2InterfaceWrapper.vhd" \
"../../../../TFT.srcs/sources_1/bd/design_1/ipshared/e4b8/src/axi_ps2_v1_0.vhd" \
"../../../../TFT.ip_user_files/bd/design_1/ip/design_1_axi_ps2_0_0/sim/design_1_axi_ps2_0_0.vhd" \
"../../../../TFT.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \
"../../../../TFT.ip_user_files/bd/design_1/ip/design_1_fft_chain_0_0/src/fft_chain_xfft_0_0/sim/fft_chain_xfft_0_0.vhd" \
"../../../../TFT.ip_user_files/bd/design_1/ip/design_1_fft_chain_0_0/src/fft_chain_xfft_1_0/sim/fft_chain_xfft_1_0.vhd" \
"../../../../TFT.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_1/sim/design_1_axi_gpio_0_1.vhd" \

# Do not sort compile order
nosort
