// Seed: 1985189707
module module_0 (
    output wand id_0,
    output tri1 id_1,
    input tri id_2,
    input supply0 id_3,
    output wire id_4,
    output tri1 id_5,
    input wor id_6
    , id_10,
    output tri0 id_7,
    input tri id_8
);
  assign id_4 = 1 > 1;
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    input tri id_2,
    input tri1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    output supply1 id_6,
    input tri1 id_7,
    output tri0 id_8,
    input wand id_9
);
  assign id_6 = 1'b0;
  module_0(
      id_1, id_6, id_5, id_9, id_6, id_6, id_7, id_1, id_2
  );
endmodule
