
---------- Begin Simulation Statistics ----------
simSeconds                                   1.608297                       # Number of seconds simulated (Second)
simTicks                                 1608296959250                       # Number of ticks simulated (Tick)
finalTick                                1875607802750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   3259.62                       # Real time elapsed on the host (Second)
hostTickRate                                493400765                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  408001888                       # Number of bytes of host memory used (Byte)
simInsts                                    453329052                       # Number of instructions simulated (Count)
simOps                                      517882599                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   139074                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     158878                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus.numCycles          6433187810                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus.cpi                 14.183369                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu_cluster.cpus.ipc                  0.070505                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus.instsAdded          520467945                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu_cluster.cpus.nonSpecInstsAdded      6503197                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu_cluster.cpus.instsIssued         553506875                       # Number of instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsIssued       886849                       # Number of squashed instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsExamined      9088540                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu_cluster.cpus.squashedOperandsExamined      5233438                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu_cluster.cpus.squashedNonSpecRemoved        49570                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu_cluster.cpus.numIssuedDist::samples   6427363406                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::mean     0.086117                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::stdev     0.416522                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::0   6104757065     94.98%     94.98% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::1    155963778      2.43%     97.41% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::2    109395700      1.70%     99.11% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::3     52688668      0.82%     99.93% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::4      2105282      0.03%     99.96% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::5      2452913      0.04%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::6            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::7            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::8            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::max_value            5                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::total   6427363406                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntAlu     45162352     41.94%     41.94% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntMult          894      0.00%     41.94% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntDiv        13611      0.01%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatAdd            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCmp            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCvt            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMult            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMultAcc            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatDiv            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMisc            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatSqrt            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAdd            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAddAcc            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAlu            1      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCmp            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCvt            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMisc            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMult            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMultAcc            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMatMultAcc            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShift            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShiftAcc            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdDiv            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSqrt            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAdd            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAlu            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCmp            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCvt            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatDiv            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMisc            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMult            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatSqrt            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAdd            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAlu            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceCmp            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAes            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAesMix            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash2            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash2            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma2            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma3            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdPredAlu            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::Matrix            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixMov            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixOP            0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemRead     38111956     35.40%     77.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemWrite     24386125     22.65%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::No_OpClass         1163      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntAlu    336928110     60.87%     60.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntMult      2793454      0.50%     61.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntDiv      2623728      0.47%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatAdd            0      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCmp            9      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCvt           15      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMult            6      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatDiv            5      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMisc            8      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAdd           43      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAlu           77      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCmp           56      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCvt            0      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMisc           73      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMult            0      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShift            0      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdDiv            0      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAes            0      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::Matrix            0      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixMov            0      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixOP            0      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemRead    137045553     24.76%     86.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemWrite     74114575     13.39%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::total    553506875                       # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.issueRate            0.086039                       # Inst issue rate ((Count/Cycle))
system.cpu_cluster.cpus.fuBusy              107674939                       # FU busy when requested (Count)
system.cpu_cluster.cpus.fuBusyRate           0.194532                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu_cluster.cpus.intInstQueueReads   7642932851                       # Number of integer instruction queue reads (Count)
system.cpu_cluster.cpus.intInstQueueWrites    536060269                       # Number of integer instruction queue writes (Count)
system.cpu_cluster.cpus.intInstQueueWakeupAccesses    523292592                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
system.cpu_cluster.cpus.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
system.cpu_cluster.cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.vecInstQueueReads         6092                       # Number of vector instruction queue reads (Count)
system.cpu_cluster.cpus.vecInstQueueWrites         2666                       # Number of vector instruction queue writes (Count)
system.cpu_cluster.cpus.vecInstQueueWakeupAccesses         2288                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.intAluAccesses      661177040                       # Number of integer alu accesses (Count)
system.cpu_cluster.cpus.fpAluAccesses               0                       # Number of floating point alu accesses (Count)
system.cpu_cluster.cpus.vecAluAccesses           3611                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.numSquashedInsts       681191                       # Number of squashed instructions skipped in execute (Count)
system.cpu_cluster.cpus.numSwp                      0                       # Number of swp insts executed (Count)
system.cpu_cluster.cpus.timesIdled              69833                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu_cluster.cpus.idleCycles            5824404                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu_cluster.cpus.quiesceCycles              27                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu_cluster.cpus.MemDepUnit__0.insertedLoads    110679847                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.insertedStores     72335796                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingLoads      1215027                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingStores       393569                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::NoBranch        42669      0.04%      0.04% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::Return     10697990     10.85%     10.89% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallDirect      9965481     10.11%     21.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallIndirect       286144      0.29%     21.29% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectCond     71179607     72.19%     93.49% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectUncond      3630119      3.68%     97.17% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectCond            0      0.00%     97.17% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectUncond      2791953      2.83%    100.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::total     98593963                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::NoBranch           39      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::Return       894876     17.47%     17.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallDirect       397946      7.77%     25.24% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallIndirect        50552      0.99%     26.22% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectCond      3226543     62.98%     89.21% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectUncond       382619      7.47%     96.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectCond            0      0.00%     96.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectUncond       170236      3.32%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::total      5122811                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::NoBranch        42630      7.03%      7.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::Return          451      0.07%      7.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallDirect        62825     10.36%     17.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallIndirect         1035      0.17%     17.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectCond       493517     81.38%     99.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectUncond         5789      0.95%     99.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectCond            0      0.00%     99.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectUncond          219      0.04%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::total       606466                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.committed_0::NoBranch        42630      0.05%      0.05% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::Return      9803113     10.49%     10.53% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallDirect      9567535     10.24%     20.77% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallIndirect       235592      0.25%     21.02% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectCond     67953063     72.70%     93.72% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectUncond      3247499      3.47%     97.20% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectCond            0      0.00%     97.20% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectUncond      2621717      2.80%    100.00% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::total     93471149                       # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::NoBranch        42630      7.14%      7.14% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::Return          368      0.06%      7.20% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallDirect        58499      9.80%     17.00% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallIndirect         1010      0.17%     17.17% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectCond       490032     82.08%     99.26% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectUncond         4255      0.71%     99.97% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.97% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectUncond          188      0.03%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::total       596982                       # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::NoTarget     31489298     31.94%     31.94% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::BTB     53380559     54.14%     86.08% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::RAS     10697990     10.85%     96.93% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::Indirect      3026116      3.07%    100.00% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::total     98593963                       # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::NoBranch       325982     53.75%     53.75% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::Return       279903     46.15%     99.90% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallDirect          451      0.07%     99.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallIndirect          130      0.02%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::total       606466                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.condPredicted     71222276                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condPredictedTaken     40140311                       # Number of conditional branches predicted as taken (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect       606466                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.predTakenBTBMiss       127822                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu_cluster.cpus.branchPred.NotTakenMispredicted       326563                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu_cluster.cpus.branchPred.TakenMispredicted       279903                       # Number branches predicted taken but are actually not taken (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups     98593963                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBUpdates       282228                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.BTBHits     59515507                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.603643                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.BTBMispredicted       133740                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu_cluster.cpus.branchPred.indirectLookups      3078097                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus.branchPred.indirectHits      3026116                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus.branchPred.indirectMisses        51981                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::NoBranch        42669      0.04%      0.04% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::Return     10697990     10.85%     10.89% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallDirect      9965481     10.11%     21.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallIndirect       286144      0.29%     21.29% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectCond     71179607     72.19%     93.49% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectUncond      3630119      3.68%     97.17% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectCond            0      0.00%     97.17% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectUncond      2791953      2.83%    100.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::total     98593963                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::NoBranch        42669      0.11%      0.11% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::Return     10697990     27.38%     27.48% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallDirect        82993      0.21%     27.70% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallIndirect       286144      0.73%     28.43% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectCond     25155838     64.37%     92.80% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectUncond        20869      0.05%     92.86% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectCond            0      0.00%     92.86% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectUncond      2791953      7.14%    100.00% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::total     39078456                       # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallDirect        62825     22.26%     22.26% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallIndirect            0      0.00%     22.26% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectCond       213614     75.69%     97.95% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectUncond         5789      2.05%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::total       282228                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallDirect        62825     22.26%     22.26% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%     22.26% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectCond       213614     75.69%     97.95% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectUncond         5789      2.05%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::total       282228                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.lookups      3078097                       # Number of lookups (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.hits      3026116                       # Number of hits of a tag (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.misses        51981                       # Number of misses (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.targetRecords         1254                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.indirectRecords      3079351                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu_cluster.cpus.branchPred.ras.pushes     11146501                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.pops     11146488                       # Number of times a PC was poped from the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.squashes      1343374                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu_cluster.cpus.branchPred.ras.used      9803113                       # Number of times the RAS is the provider (Count)
system.cpu_cluster.cpus.branchPred.ras.correct      9802745                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu_cluster.cpus.branchPred.ras.incorrect          368                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu_cluster.cpus.commit.commitSquashedInsts      8072630                       # The number of squashed insts skipped by commit (Count)
system.cpu_cluster.cpus.commit.commitNonSpecStalls      6453627                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu_cluster.cpus.commit.branchMispredicts       538132                       # The number of times a branch was mispredicted (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::samples   6426076233                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::mean     0.080629                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::stdev     0.569600                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::0   6213547753     96.69%     96.69% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::1    101413317      1.58%     98.27% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::2     43762164      0.68%     98.95% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::3     18954715      0.29%     99.25% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::4     20264838      0.32%     99.56% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::5      9818161      0.15%     99.71% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::6      1488921      0.02%     99.74% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::7      1370209      0.02%     99.76% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::8     15456155      0.24%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::total   6426076233                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.amos                 0                       # Number of atomic instructions committed (Count)
system.cpu_cluster.cpus.commit.membars        5753936                       # Number of memory barriers committed (Count)
system.cpu_cluster.cpus.commit.functionCalls      9803127                       # Number of function calls committed. (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::No_OpClass           14      0.00%      0.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntAlu    332143523     64.10%     64.10% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntMult      2781365      0.54%     64.64% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntDiv      2623624      0.51%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatAdd            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCmp            9      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCvt           15      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMult            6      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatDiv            5      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMisc            8      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAdd           43      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAlu           77      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCmp           56      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCvt            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMisc           66      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMult            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShift            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdDiv            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAes            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::Matrix            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixMov            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixOP            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemRead    109540929     21.14%     86.29% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemWrite     71036436     13.71%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::total    518126176                       # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.commitEligibleSamples     15456155                       # number cycles where commit BW limit reached (Cycle)
system.cpu_cluster.cpus.commitStats0.numInsts    453572629                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numOps    518126176                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numInstsNotNOP    453329052                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus.commitStats0.numOpsNotNOP    517882599                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus.commitStats0.cpi    14.183369                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus.commitStats0.ipc     0.070505                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus.commitStats0.numMemRefs    180577365                       # Number of memory references committed (Count)
system.cpu_cluster.cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu_cluster.cpus.commitStats0.numIntInsts    482304964                       # Number of integer instructions (Count)
system.cpu_cluster.cpus.commitStats0.numLoadInsts    109540929                       # Number of load instructions (Count)
system.cpu_cluster.cpus.commitStats0.numStoreInsts     71036436                       # Number of store instructions (Count)
system.cpu_cluster.cpus.commitStats0.numVecInsts         2264                       # Number of vector instructions (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::No_OpClass           14      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntAlu    332143523     64.10%     64.10% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntMult      2781365      0.54%     64.64% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntDiv      2623624      0.51%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatAdd            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCmp            9      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCvt           15      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMult            6      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatDiv            5      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMisc            8      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAdd           43      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAlu           77      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCmp           56      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCvt            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMisc           66      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMult            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShift            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAes            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::Matrix            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     65.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemRead    109540929     21.14%     86.29% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemWrite     71036436     13.71%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::total    518126176                       # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsControl     93471149                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsDirectControl     80768097                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsIndirectControl     12660422                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCondControl     67953063                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsUncondControl     25475456                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCall      9803127                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsReturn      9803113                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data    141949844                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total    141949844                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data    142430225                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total    142430225                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data     26443686                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total     26443686                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data     26472485                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total     26472485                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data 1772065555602                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total 1772065555602                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data 1772065555602                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total 1772065555602                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data    168393530                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total    168393530                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data    168902710                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total    168902710                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.157035                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.157035                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.156732                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.156732                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data 67012.804327                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total 67012.804327                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data 66939.902151                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total 66939.902151                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs    189163784                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets     36382029                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs      4360960                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets       169065                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs    43.376638                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets   215.195511                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks     24596813                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total     24596813                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data      1845855                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total      1845855                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data      1845855                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total      1845855                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data     24597831                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total     24597831                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data     24621237                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total     24621237                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::cpu_cluster.cpus.data         1774                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::total         1774                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data 1667634710734                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total 1667634710734                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data 1667904392984                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total 1667904392984                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus.data    130355500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::total    130355500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.146073                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.146073                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.145772                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.145772                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data 67796.006515                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total 67796.006515                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data 67742.509972                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total 67742.509972                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 73481.116122                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::total 73481.116122                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.replacements     24596813                       # number of replacements (Count)
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMisses::cpu_cluster.cpus.data          576                       # number of CleanSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMisses::total          576                       # number of CleanSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMissLatency::cpu_cluster.cpus.data       433000                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMissLatency::total       433000                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMissRate::cpu_cluster.cpus.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.CleanSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data   751.736111                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.CleanSharedReq.avgMshrMissLatency::total   751.736111                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::cpu_cluster.cpus.data      5757342                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::total      5757342                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::cpu_cluster.cpus.data        37312                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::total        37312                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus.data    512230750                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::total    512230750                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::cpu_cluster.cpus.data      5794654                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::total      5794654                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::cpu_cluster.cpus.data     0.006439                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::total     0.006439                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus.data 13728.311267                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::total 13728.311267                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus.data        25187                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::total        25187                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus.data        12125                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::total        12125                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus.data     90778500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::total     90778500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus.data     0.002092                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::total     0.002092                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus.data  7486.886598                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::total  7486.886598                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data     83588029                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total     83588029                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data     19552484                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total     19552484                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data 1336851636750                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total 1336851636750                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data    103140513                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total    103140513                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.189571                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.189571                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data 68372.470564                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total 68372.470564                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data       752601                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total       752601                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data     18799883                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total     18799883                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus.data         1314                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::total         1314                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data 1295976131750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total 1295976131750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data    130355500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::total    130355500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.182274                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.182274                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data 68935.329637                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total 68935.329637                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 99205.098935                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::total 99205.098935                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::cpu_cluster.cpus.data       480222                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::total       480222                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::cpu_cluster.cpus.data        28575                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::total        28575                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::cpu_cluster.cpus.data       508797                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::total       508797                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::cpu_cluster.cpus.data     0.056162                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::total     0.056162                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus.data        23182                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::total        23182                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus.data    260482500                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::total    260482500                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus.data     0.045562                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::total     0.045562                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus.data 11236.411871                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::total 11236.411871                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::cpu_cluster.cpus.data          159                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::total          159                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::cpu_cluster.cpus.data          224                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::total          224                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::cpu_cluster.cpus.data          383                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::total          383                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::cpu_cluster.cpus.data     0.584856                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::total     0.584856                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus.data          224                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::total          224                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus.data      9199750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::total      9199750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus.data     0.584856                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::total     0.584856                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus.data 41070.312500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::total 41070.312500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::cpu_cluster.cpus.data      5782334                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::total      5782334                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::cpu_cluster.cpus.data           99                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::total           99                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::cpu_cluster.cpus.data       586250                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::total       586250                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::cpu_cluster.cpus.data      5782433                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::total      5782433                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::cpu_cluster.cpus.data     0.000017                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::total     0.000017                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus.data  5921.717172                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::total  5921.717172                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus.data           35                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::total           35                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus.data       568750                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::total       568750                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus.data     0.000006                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::total     0.000006                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus.data        16250                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::total        16250                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::cpu_cluster.cpus.data        34546                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::total        34546                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::cpu_cluster.cpus.data      2794445                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::total      2794445                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::cpu_cluster.cpus.data  86688546379                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::total  86688546379                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::cpu_cluster.cpus.data      2828991                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::total      2828991                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::cpu_cluster.cpus.data     0.987789                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::total     0.987789                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus.data 31021.740052                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::total 31021.740052                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus.data           12                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::total           12                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus.data      2794433                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::total      2794433                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus.data  85291219629                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::total  85291219629                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus.data     0.987784                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::total     0.987784                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data 30521.833814                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total 30521.833814                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data     58327269                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total     58327269                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data      4096757                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total      4096757                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data 348525372473                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total 348525372473                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data     62424026                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total     62424026                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.065628                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.065628                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data 85073.479455                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total 85073.479455                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data      1093242                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total      1093242                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data      3003515                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total      3003515                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          460                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::total          460                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data 286367359355                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total 286367359355                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.048115                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.048115                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data 95344.074977                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total 95344.074977                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs    178581826                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs     24596813                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs     7.260364                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::0          105                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::1          333                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::2           74                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.tagAccesses    385557559                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.dcache.tags.dataAccesses    385557559                       # Number of data accesses (Count)
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.decode.idleCycles     49093012                       # Number of cycles decode is idle (Cycle)
system.cpu_cluster.cpus.decode.blockedCycles   6195004510                       # Number of cycles decode is blocked (Cycle)
system.cpu_cluster.cpus.decode.runCycles    117314415                       # Number of cycles decode is running (Cycle)
system.cpu_cluster.cpus.decode.unblockCycles     65323652                       # Number of cycles decode is unblocking (Cycle)
system.cpu_cluster.cpus.decode.squashCycles       627817                       # Number of cycles decode is squashing (Cycle)
system.cpu_cluster.cpus.decode.branchResolved     51967529                       # Number of times decode resolved a branch (Count)
system.cpu_cluster.cpus.decode.branchMispred        69250                       # Number of times decode detected a branch misprediction (Count)
system.cpu_cluster.cpus.decode.decodedInsts    531172120                       # Number of instructions handled by decode (Count)
system.cpu_cluster.cpus.decode.squashedInsts      2812873                       # Number of squashed instructions handled by decode (Count)
system.cpu_cluster.cpus.executeStats0.numInsts    536979113                       # Number of executed instructions (Count)
system.cpu_cluster.cpus.executeStats0.numNop       247096                       # Number of nop insts executed (Count)
system.cpu_cluster.cpus.executeStats0.numBranches     94498281                       # Number of branches executed (Count)
system.cpu_cluster.cpus.executeStats0.numLoadInsts    123662668                       # Number of load instructions executed (Count)
system.cpu_cluster.cpus.executeStats0.numStoreInsts     71381948                       # Number of stores executed (Count)
system.cpu_cluster.cpus.executeStats0.instRate     0.083470                       # Inst execution rate ((Count/Cycle))
system.cpu_cluster.cpus.executeStats0.numCCRegReads    110446653                       # Number of times the CC registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numCCRegWrites    110669898                       # Number of times the CC registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegReads    667225688                       # Number of times the integer registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegWrites    353284231                       # Number of times the integer registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numMemRefs    195044616                       # Number of memory refs (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegReads   6967691433                       # Number of times the Misc registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegWrites     23910051                       # Number of times the Misc registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegReads         1975                       # Number of times the vector registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegWrites          786                       # Number of times the vector registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus.fetch.predictedBranches     67104665                       # Number of branches that fetch has predicted taken (Count)
system.cpu_cluster.cpus.fetch.cycles       6413140435                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu_cluster.cpus.fetch.squashCycles      1392862                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu_cluster.cpus.fetch.tlbCycles         32554                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu_cluster.cpus.fetch.miscStallCycles      2412932                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu_cluster.cpus.fetch.pendingTrapStallCycles        15607                       # Number of stall cycles due to pending traps (Cycle)
system.cpu_cluster.cpus.fetch.pendingQuiesceStallCycles        10032                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu_cluster.cpus.fetch.icacheWaitRetryStallCycles        20534                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu_cluster.cpus.fetch.cacheLines    171223526                       # Number of cache lines fetched (Count)
system.cpu_cluster.cpus.fetch.icacheSquashes        20779                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.tlbSquashes          199                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.nisnDist::samples   6427363406                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::mean     0.085228                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::stdev     0.448598                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::0   6162794664     95.88%     95.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::1     94293869      1.47%     97.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::2     57327545      0.89%     98.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::3    112947328      1.76%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::total   6427363406                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetchStats0.numInsts    479935125                       # Number of instructions fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.fetchRate     0.074603                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu_cluster.cpus.fetchStats0.numBranches     98593963                       # Number of branches fetched (Count)
system.cpu_cluster.cpus.fetchStats0.branchRate     0.015326                       # Number of branch fetches per cycle (Ratio)
system.cpu_cluster.cpus.fetchStats0.icacheStallCycles     11034881                       # ICache total stall cycles (Cycle)
system.cpu_cluster.cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst    170625295                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total    170625295                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst    170625295                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total    170625295                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.demandMisses::cpu_cluster.cpus.inst       598091                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.demandMisses::total       598091                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::cpu_cluster.cpus.inst       598091                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::total       598091                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst   4810684731                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total   4810684731                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst   4810684731                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total   4810684731                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst    171223386                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total    171223386                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst    171223386                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total    171223386                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.003493                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.003493                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.003493                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.003493                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst  8043.399300                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total  8043.399300                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst  8043.399300                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total  8043.399300                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs       925621                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets           86                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCauses::no_mshrs         9240                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.avgBlocked::no_mshrs   100.175433                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.avgBlocked::no_targets           86                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.writebacks::writebacks       592552                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.writebacks::total       592552                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::cpu_cluster.cpus.inst         5540                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::total         5540                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::cpu_cluster.cpus.inst         5540                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::total         5540                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::cpu_cluster.cpus.inst       592551                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::total       592551                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::cpu_cluster.cpus.inst       592551                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::total       592551                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::cpu_cluster.cpus.inst   4420372306                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::total   4420372306                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::cpu_cluster.cpus.inst   4420372306                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::total   4420372306                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissRate::cpu_cluster.cpus.inst     0.003461                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMshrMissRate::total     0.003461                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::cpu_cluster.cpus.inst     0.003461                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::total     0.003461                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst  7459.901858                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::total  7459.901858                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst  7459.901858                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::total  7459.901858                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.replacements       592552                       # number of replacements (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::cpu_cluster.cpus.inst    170625295                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::total    170625295                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::cpu_cluster.cpus.inst       598091                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::total       598091                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::cpu_cluster.cpus.inst   4810684731                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::total   4810684731                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.accesses::cpu_cluster.cpus.inst    171223386                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.accesses::total    171223386                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.missRate::cpu_cluster.cpus.inst     0.003493                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.missRate::total     0.003493                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::cpu_cluster.cpus.inst  8043.399300                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::total  8043.399300                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::cpu_cluster.cpus.inst         5540                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::total         5540                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::cpu_cluster.cpus.inst       592551                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::total       592551                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus.inst   4420372306                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::total   4420372306                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::cpu_cluster.cpus.inst     0.003461                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::total     0.003461                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.inst  7459.901858                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::total  7459.901858                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.icache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.icache.tags.totalRefs    171217555                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.sampledRefs       592552                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.avgRefs   288.949417                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.icache.tags.occupancies::cpu_cluster.cpus.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::cpu_cluster.cpus.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::0          160                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::1          304                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::2           48                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.icache.tags.tagAccesses    343039324                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.icache.tags.dataAccesses    343039324                       # Number of data accesses (Count)
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.iew.idleCycles              0                       # Number of cycles IEW is idle (Cycle)
system.cpu_cluster.cpus.iew.squashCycles       627817                       # Number of cycles IEW is squashing (Cycle)
system.cpu_cluster.cpus.iew.blockCycles     867460293                       # Number of cycles IEW is blocking (Cycle)
system.cpu_cluster.cpus.iew.unblockCycles   1561140916                       # Number of cycles IEW is unblocking (Cycle)
system.cpu_cluster.cpus.iew.dispatchedInsts    527218238                       # Number of instructions dispatched to IQ (Count)
system.cpu_cluster.cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu_cluster.cpus.iew.dispLoadInsts    110679847                       # Number of dispatched load instructions (Count)
system.cpu_cluster.cpus.iew.dispStoreInsts     72335796                       # Number of dispatched store instructions (Count)
system.cpu_cluster.cpus.iew.dispNonSpecInsts      6312802                       # Number of dispatched non-speculative instructions (Count)
system.cpu_cluster.cpus.iew.iqFullEvents         4323                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.lsqFullEvents   1560260894                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.memOrderViolationEvents         3261                       # Number of memory order violations (Count)
system.cpu_cluster.cpus.iew.predictedTakenIncorrect       281843                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu_cluster.cpus.iew.predictedNotTakenIncorrect       286379                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu_cluster.cpus.iew.branchMispredicts       568222                       # Number of branch mispredicts detected at execute (Count)
system.cpu_cluster.cpus.iew.instsToCommit    523444599                       # Cumulative count of insts sent to commit (Count)
system.cpu_cluster.cpus.iew.writebackCount    523294880                       # Cumulative count of insts written-back (Count)
system.cpu_cluster.cpus.iew.producerInst    261207265                       # Number of instructions producing a value (Count)
system.cpu_cluster.cpus.iew.consumerInst    424237013                       # Number of instructions consuming a value (Count)
system.cpu_cluster.cpus.iew.wbRate           0.081343                       # Insts written-back per cycle ((Count/Cycle))
system.cpu_cluster.cpus.iew.wbFanout         0.615711                       # Average fanout of values written-back ((Count/Count))
system.cpu_cluster.cpus.lsq0.forwLoads         862598                       # Number of loads that had data forwarded from stores (Count)
system.cpu_cluster.cpus.lsq0.squashedLoads      1138918                       # Number of loads squashed (Count)
system.cpu_cluster.cpus.lsq0.ignoredResponses          234                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu_cluster.cpus.lsq0.memOrderViolation         3261                       # Number of memory ordering violations (Count)
system.cpu_cluster.cpus.lsq0.squashedStores      1299360                       # Number of stores squashed (Count)
system.cpu_cluster.cpus.lsq0.rescheduledLoads        89477                       # Number of loads that were rescheduled (Count)
system.cpu_cluster.cpus.lsq0.blockedByCache      4350576                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu_cluster.cpus.lsq0.loadToUse::samples    109043631                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::mean    66.534747                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::stdev   154.600885                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::0-9     86871961     79.67%     79.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::10-19       362906      0.33%     80.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::20-29      1798883      1.65%     81.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::30-39        12579      0.01%     81.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::40-49         6763      0.01%     81.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::50-59         7797      0.01%     81.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::60-69         8825      0.01%     81.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::70-79         8143      0.01%     81.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::80-89         9689      0.01%     81.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::90-99        12473      0.01%     81.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::100-109        10451      0.01%     81.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::110-119        17707      0.02%     81.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::120-129        14762      0.01%     81.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::130-139        13617      0.01%     81.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::140-149        14580      0.01%     81.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::150-159        18667      0.02%     81.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::160-169        46198      0.04%     81.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::170-179        26662      0.02%     81.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::180-189        32598      0.03%     81.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::190-199        44944      0.04%     81.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::200-209        50149      0.05%     81.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::210-219        87140      0.08%     82.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::220-229        94922      0.09%     82.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::230-239       144474      0.13%     82.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::240-249       158258      0.15%     82.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::250-259       160995      0.15%     82.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::260-269       206510      0.19%     82.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::270-279       214638      0.20%     82.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::280-289      3738901      3.43%     86.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::290-299        75245      0.07%     86.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::overflows     14772194     13.55%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::max_value         3846                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::total    109043631                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.mmu.alignFaults            10                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus.mmu.prefetchFaults          781                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus.mmu.permsFaults          1530                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus.mmu.dtb.readHits    108399626                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.dtb.readMisses     15187729                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeHits     69682061                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.dtb.writeMisses      4243567                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.dtb.inserts      19018352                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlb          695                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.dtb.flushedEntries         1162                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.readAccesses    123587355                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeAccesses     73925628                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.hits        178081687                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.dtb.misses       19431296                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.dtb.accesses    197512983                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walks     15846606                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongDescriptor     15846606                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level1          368                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2           56                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3     15434019                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.squashedBefore       248314                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::samples     15598292                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::mean  3414.913360                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::stdev 20050.130070                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::0-65535     15271800     97.91%     97.91% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::65536-131071       226038      1.45%     99.36% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::131072-196607        77628      0.50%     99.85% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::196608-262143        10753      0.07%     99.92% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::262144-327679          932      0.01%     99.93% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::327680-393215         5457      0.03%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::393216-458751         2875      0.02%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::458752-524287         2268      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::524288-589823          481      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::589824-655359           49      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::655360-720895            8      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::720896-786431            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::786432-851967            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::total     15598292                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::samples     15546430                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::mean 12873.591542                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::gmean  5765.404394                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::stdev 31036.645400                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::0-65535     14132280     90.90%     90.90% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::65536-131071      1223573      7.87%     98.77% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::131072-196607       122746      0.79%     99.56% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::196608-262143        28641      0.18%     99.75% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::262144-327679         3390      0.02%     99.77% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::327680-393215        25928      0.17%     99.94% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::393216-458751         4542      0.03%     99.97% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::458752-524287         3940      0.03%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::524288-589823         1138      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::589824-655359          197      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::655360-720895           33      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::720896-786431            8      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::786432-851967            9      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::851968-917503            1      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::917504-983039            4      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::total     15546430                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::samples  44924763256                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::mean     0.664113                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::stdev     1.827201                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::0-1  21514642756     47.89%     47.89% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::2-3  22457518250     49.99%     97.88% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::4-5    258268000      0.57%     98.45% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::6-7    582873250      1.30%     99.75% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::8-9     32859750      0.07%     99.83% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::10-11      1590250      0.00%     99.83% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::12-13       545000      0.00%     99.83% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::14-15     76122500      0.17%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::16-17         1250      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::18-19         1250      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::20-21       341000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::total  44924763256                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::4KiB     15434019    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::2MiB           56      0.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::1GiB          368      0.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::total     15434443                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Data     15846606                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::total     15846606                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Data     15434443                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::total     15434443                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin::total     31281049                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.itb.instHits    171224701                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.itb.instMisses          939                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.itb.inserts           708                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlb          695                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.itb.flushedEntries          284                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.itb.instAccesses    171225640                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.itb.hits        171224701                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.itb.misses            939                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.itb.accesses    171225640                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walks          784                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongDescriptor          784                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level3          553                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.itb_walker.squashedBefore           68                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::samples          716                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::mean   435.754190                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::stdev  5172.282867                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::0-8191          712     99.44%     99.44% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::65536-73727            4      0.56%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::total          716                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::samples          621                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::mean 33109.098229                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::gmean  9472.639012                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::stdev 50623.392784                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::0-32767          399     64.25%     64.25% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::32768-65535            2      0.32%     64.57% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::65536-98303          190     30.60%     95.17% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::98304-131071           10      1.61%     96.78% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::131072-163839            8      1.29%     98.07% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::163840-196607            3      0.48%     98.55% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::196608-229375            5      0.81%     99.36% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::294912-327679            1      0.16%     99.52% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::393216-425983            2      0.32%     99.84% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::458752-491519            1      0.16%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::total          621                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::samples  10563123888                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::mean     0.990581                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::stdev     0.096592                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::0     99490500      0.94%      0.94% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::1  10463633388     99.06%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::total  10563123888                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::4KiB          553    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::total          553                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Inst          784                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::total          784                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Inst          553                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::total          553                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin::total         1337                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.l2_shared.partialHits     15831055                       # partial translation hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instHits          870                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instMisses           69                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readHits     15180682                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readMisses         7047                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeHits      4233567                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeMisses        10000                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.inserts     15437564                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlb          695                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushedEntries         5409                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readAccesses     15187729                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeAccesses      4243567                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instAccesses          939                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.hits     19415119                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.misses        17116                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.accesses     19432235                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.numTransitions           54                       # Number of power state transitions (Count)
system.cpu_cluster.cpus.power_state.ticksClkGated::samples           27                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::mean          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::underflows           27    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::max_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::total           27                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON 1608483501722                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::CLK_GATED         6777                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.rename.squashCycles       627817                       # Number of cycles rename is squashing (Cycle)
system.cpu_cluster.cpus.rename.idleCycles     79735054                       # Number of cycles rename is idle (Cycle)
system.cpu_cluster.cpus.rename.blockCycles   2655456750                       # Number of cycles rename is blocking (Cycle)
system.cpu_cluster.cpus.rename.serializeStallCycles    652610393                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu_cluster.cpus.rename.runCycles    148329206                       # Number of cycles rename is running (Cycle)
system.cpu_cluster.cpus.rename.unblockCycles   2890604186                       # Number of cycles rename is unblocking (Cycle)
system.cpu_cluster.cpus.rename.renamedInsts    528201767                       # Number of instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.squashedInsts      1018141                       # Number of squashed instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.ROBFullEvents      3537043                       # Number of times rename has blocked due to ROB full (Count)
system.cpu_cluster.cpus.rename.IQFullEvents      5519784                       # Number of times rename has blocked due to IQ full (Count)
system.cpu_cluster.cpus.rename.LQFullEvents   2762976613                       # Number of times rename has blocked due to LQ full (Count)
system.cpu_cluster.cpus.rename.SQFullEvents     80385583                       # Number of times rename has blocked due to SQ full (Count)
system.cpu_cluster.cpus.rename.fullRegistersEvents         2993                       # Number of times there has been no free registers (Count)
system.cpu_cluster.cpus.rename.renamedOperands    513561765                       # Number of destination operands rename has renamed (Count)
system.cpu_cluster.cpus.rename.lookups      769154688                       # Number of register rename lookups that rename has made (Count)
system.cpu_cluster.cpus.rename.intLookups    618688679                       # Number of integer rename lookups (Count)
system.cpu_cluster.cpus.rename.vecLookups         2208                       # Number of vector rename lookups (Count)
system.cpu_cluster.cpus.rename.committedMaps    503353448                       # Number of HB maps that are committed (Count)
system.cpu_cluster.cpus.rename.undoneMaps     10208312                       # Number of HB maps that are undone due to squashing (Count)
system.cpu_cluster.cpus.rename.serializing     11087858                       # count of serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.tempSerializing      6315213                       # count of temporary serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.skidInsts    126166317                       # count of insts added to the skid buffer (Count)
system.cpu_cluster.cpus.rob.reads          6936220167                       # The number of ROB reads (Count)
system.cpu_cluster.cpus.rob.writes         1053641824                       # The number of ROB writes (Count)
system.cpu_cluster.cpus.thread_0.numInsts    453329052                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps     517882599                       # Number of Ops committed (Count)
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.dtb_walker     14307621                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.itb_walker          457                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.inst       565649                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.data      1999495                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::total      16873222                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.dtb_walker     14307621                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.itb_walker          457                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.inst       565649                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.data      1999495                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::total     16873222                       # number of overall hits (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.dtb_walker      1108437                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.itb_walker          219                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.inst        26902                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.data     19801318                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::total     20936876                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.dtb_walker      1108437                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.itb_walker          219                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.inst        26902                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.data     19801318                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::total     20936876                       # number of overall misses (Count)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.dtb_walker  88374720501                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.itb_walker     17468554                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.inst   2257142735                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.data 1558599211749                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::total 1649248543539                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.dtb_walker  88374720501                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.itb_walker     17468554                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.inst   2257142735                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.data 1558599211749                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::total 1649248543539                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.dtb_walker     15416058                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.itb_walker          676                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.inst       592551                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.data     21800813                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::total     37810098                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.dtb_walker     15416058                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.itb_walker          676                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.inst       592551                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.data     21800813                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::total     37810098                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.071901                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.itb_walker     0.323964                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.inst     0.045400                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.data     0.908283                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::total     0.553738                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.071901                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.itb_walker     0.323964                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.inst     0.045400                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.data     0.908283                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::total     0.553738                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 79729.132554                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 79765.086758                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.inst 83902.413761                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.data 78711.892398                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::total 78772.427345                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 79729.132554                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 79765.086758                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.inst 83902.413761                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.data 78711.892398                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::total 78772.427345                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.writebacks::writebacks      7048505                       # number of writebacks (Count)
system.cpu_cluster.l2.writebacks::total       7048505                       # number of writebacks (Count)
system.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus.mmu.dtb_walker            3                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus.data          947                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.demandMshrHits::total          950                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus.mmu.dtb_walker            3                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus.data          947                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::total          950                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.dtb_walker      1108434                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.itb_walker          219                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.inst        26902                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.data     19800371                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::total     20935926                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.dtb_walker      1108434                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.itb_walker          219                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.inst        26902                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.data     19800371                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.l2.prefetcher       205344                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::total     21141270                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus.data         1774                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::total         1774                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker  85049264510                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker     16811554                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.inst   2176433237                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.data 1499175511768                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::total 1586418021069                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker  85049264510                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker     16811554                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.inst   2176433237                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.data 1499175511768                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.l2.prefetcher  30343174839                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::total 1616761195908                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus.data    124110000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::total    124110000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.071901                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.323964                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.inst     0.045400                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.data     0.908240                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::total     0.553713                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.071901                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.323964                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.inst     0.045400                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.data     0.908240                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::total     0.559143                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 76729.209416                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 76765.086758                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 80902.283734                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.data 75714.516247                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::total 75774.915381                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 76729.209416                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 76765.086758                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 80902.283734                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.data 75714.516247                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.l2.prefetcher 147767.525903                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::total 76474.175672                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 69960.541150                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::total 69960.541150                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.replacements           23932247                       # number of replacements (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::cpu_cluster.l2.prefetcher       205344                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::total       205344                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::cpu_cluster.l2.prefetcher  30343174839                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::total  30343174839                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::cpu_cluster.l2.prefetcher 147767.525903                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::total 147767.525903                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus.data         4057                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.hits::total         4057                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus.data      2791943                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.misses::total      2791943                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus.data        14250                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.missLatency::total        14250                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus.data      2796000                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::total      2796000                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus.data     0.998549                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.missRate::total     0.998549                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus.data     0.005104                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::total     0.005104                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus.data      2791943                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::total      2791943                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data  71949931566                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total  71949931566                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data     0.998549                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::total     0.998549                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 25770.558914                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 25770.558914                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus.inst       565649                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.hits::total       565649                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus.inst        26902                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::total        26902                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus.inst   2257142735                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.missLatency::total   2257142735                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus.inst       592551                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.accesses::total       592551                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus.inst     0.045400                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.missRate::total     0.045400                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus.inst 83902.413761                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::total 83902.413761                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus.inst        26902                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::total        26902                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus.inst   2176433237                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::total   2176433237                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus.inst     0.045400                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::total     0.045400                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus.inst 80902.283734                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::total 80902.283734                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus.data       242170                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.hits::total       242170                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus.data      2746419                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.misses::total      2746419                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus.data 282353934999                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.missLatency::total 282353934999                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus.data      2988589                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.accesses::total      2988589                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus.data     0.918968                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.missRate::total     0.918968                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 102808.032933                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMissLatency::total 102808.032933                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus.data          923                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrHits::total          923                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus.data      2745496                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::total      2745496                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data 274096447268                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::total 274096447268                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus.data     0.918660                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::total     0.918660                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 99834.946861                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 99834.946861                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.dtb_walker     14307621                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.itb_walker          457                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::total     14308078                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.dtb_walker      1108437                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.itb_walker          219                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::total      1108656                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.dtb_walker  88374720501                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.itb_walker     17468554                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::total  88392189055                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.dtb_walker     15416058                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.itb_walker          676                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::total     15416734                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.dtb_walker     0.071901                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.itb_walker     0.323964                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::total     0.071913                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 79729.132554                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.itb_walker 79765.086758                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::total 79729.139656                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.mshrHits::cpu_cluster.cpus.mmu.dtb_walker            3                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.l2.ReadReq.mshrHits::total            3                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.dtb_walker      1108434                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.itb_walker          219                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::total      1108653                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus.data         1314                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::total         1314                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker  85049264510                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.itb_walker     16811554                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::total  85066076064                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data    124110000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::total    124110000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.071901                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.323964                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::total     0.071912                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 76729.209416                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 76765.086758                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::total 76729.216503                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 94452.054795                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::total 94452.054795                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.data      1757325                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::total      1757325                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.data     17054899                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::total     17054899                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.data 1276245276750                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::total 1276245276750                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.data     18812224                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::total     18812224                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.906586                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::total     0.906586                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 74831.593946                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 74831.593946                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus.data           24                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrHits::total           24                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data     17054875                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::total     17054875                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data 1225079064500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total 1225079064500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.906585                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.906585                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 71831.606183                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 71831.606183                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.misses::cpu_cluster.cpus.data           35                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.misses::total           35                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::cpu_cluster.cpus.data       542500                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::total       542500                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.accesses::cpu_cluster.cpus.data           35                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.accesses::total           35                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::cpu_cluster.cpus.data        15500                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::total        15500                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::cpu_cluster.cpus.data           35                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::total           35                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus.data       437500                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::total       437500                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data        12500                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::total        12500                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus.data        36549                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.misses::total        36549                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus.data     42535250                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.missLatency::total     42535250                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus.data        36549                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.accesses::total        36549                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus.data  1163.786971                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::total  1163.786971                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus.data        36549                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMisses::total        36549                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus.data    453873843                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::total    453873843                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 12418.228761                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::total 12418.228761                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          460                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WriteReq.mshrUncacheable::total          460                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WritebackClean.hits::writebacks     16393122                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.hits::total     16393122                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.accesses::writebacks     16393122                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackClean.accesses::total     16393122                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.hits::writebacks      8796238                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.hits::total      8796238                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::writebacks      8796238                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::total      8796238                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.prefetcher.demandMshrMisses     20935926                       # demands not covered by prefetchs (Count)
system.cpu_cluster.l2.prefetcher.pfIssued       224446                       # number of hwpf issued (Count)
system.cpu_cluster.l2.prefetcher.pfUnused       203842                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.l2.prefetcher.pfUseful           71                       # number of useful prefetch (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.l2.prefetcher.accuracy     0.000316                       # accuracy of the prefetcher (Count)
system.cpu_cluster.l2.prefetcher.coverage     0.000003                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.l2.prefetcher.pfHitInCache        19053                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.l2.prefetcher.pfHitInMSHR           49                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.l2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.l2.prefetcher.pfLate         19102                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.l2.prefetcher.pfIdentified       224478                       # number of prefetch candidates identified (Count)
system.cpu_cluster.l2.prefetcher.pfBufferHit           29                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedDemand            2                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.l2.prefetcher.pfSpanPage        26682                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.tags.tagsInUse     16356.425466                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.l2.tags.totalRefs         43383816                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.sampledRefs       26502451                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.avgRefs           1.636974                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.l2.tags.warmupTick               0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.l2.tags.occupancies::writebacks 15534.982355                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.dtb_walker   819.832204                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.itb_walker     0.098554                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.l2.prefetcher     1.512353                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.avgOccs::writebacks     0.948180                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.dtb_walker     0.050039                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.itb_walker     0.000006                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.l2.prefetcher     0.000092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::total     0.998317                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.occupanciesTaskId::1022           77                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1023           60                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1024        16055                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::0            7                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::1           17                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::2           44                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::3            9                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::2           47                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::3           11                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::0          280                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::1         1383                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::2         6407                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::3         7960                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::4           25                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.004700                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1023     0.003662                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.979919                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.tagAccesses     1079815241                       # Number of tag accesses (Count)
system.cpu_cluster.l2.tags.dataAccesses    1079815241                       # Number of data accesses (Count)
system.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.transDist::ReadReq     15605811                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadResp     35010587                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteReq          460                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteResp          460                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackDirty     15844743                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackClean     16393127                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanEvict     16883742                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::HardPFReq       389757                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeReq        36549                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::SCUpgradeReq           35                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeResp        36584                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExReq      2988589                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExResp      2988589                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadCleanReq       592551                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadSharedReq     18812224                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanSharedReq          576                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateReq      2796000                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateResp      2796000                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port      1777655                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port     73867731                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port         1480                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port     31019751                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount::total    106666617                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port     75846656                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port   2969454975                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port         5408                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port    123328464                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize::total   3168635503                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.snoops            24509767                       # Total snoops (Count)
system.cpu_cluster.toL2Bus.snoopTraffic     452606424                       # Total snoop traffic (Byte)
system.cpu_cluster.toL2Bus.snoopFanout::samples     65585872                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::mean     0.002878                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::stdev     0.053568                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::0     65397126     99.71%     99.71% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::1       188746      0.29%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::total     65585872                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.occupancy  27168873722                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer0.occupancy    296334764                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer1.occupancy  11622272002                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer2.occupancy       402374                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer3.occupancy   7802214030                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.snoop_filter.totRequests     51618507                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests     25997782                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.totSnoops          562                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops          562                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.transDist::ReadReq                   482                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  482                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                   44                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                  44                       # Transaction distribution (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.pci_devices.pio           60                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.realview_io.pio          882                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.uart0.pio          110                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::total         1052                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                     1052                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.iobridge.mem_side_port::system.pci_devices.pio           45                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.realview_io.pio         1764                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.uart0.pio          110                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::total         1919                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                      1919                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer0.occupancy                57250                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer14.occupancy              110750                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer4.occupancy               476002                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy             1008000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   7046207.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.dtb_walker::samples   1108433.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.itb_walker::samples       219.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.inst::samples     26902.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.data::samples  19790627.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.l2.prefetcher::samples    204538.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000016871                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.012000782622                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       292701                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       292701                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            45298104                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            6880743                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                    21140458                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    7048505                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                  21140458                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  7048505                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   9739                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                  2298                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.51                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                      9884                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6              21140458                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              7048505                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                18312001                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  580147                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  605469                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  612122                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                  521045                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                  319090                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                   68856                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                   30170                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                   26656                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                   18595                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                  15497                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                  11336                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                   6071                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                   3596                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                     68                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                  94032                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                 121606                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                 174856                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                 214159                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                 256046                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                 295584                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 323644                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 336795                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 349654                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                 375335                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 407020                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 369968                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 360675                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 375421                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 394312                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                 410014                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                 416871                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                 415721                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                 136290                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                 122619                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                 115781                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                 110473                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                 102630                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                  92826                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                  82603                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                  72743                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                  62801                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                  53117                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                  43984                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                  36506                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                  30371                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                  25565                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                  21927                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                  18734                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                  16175                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  13737                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  11793                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  10337                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                   9749                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                   9953                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  10472                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  11045                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  11575                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  11994                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  14728                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  18638                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  22124                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  25009                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  28195                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       292701                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      72.192316                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   1039.674669                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023       291544     99.60%     99.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-2047           49      0.02%     99.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-3071           21      0.01%     99.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-4095           20      0.01%     99.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-5119           32      0.01%     99.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5120-6143           66      0.02%     99.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-7167           98      0.03%     99.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7168-8191          113      0.04%     99.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-9215           71      0.02%     99.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9216-10239           69      0.02%     99.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10240-11263           55      0.02%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11264-12287           31      0.01%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12288-13311           44      0.02%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13312-14335           39      0.01%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14336-15359           29      0.01%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15360-16383           36      0.01%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16384-17407           16      0.01%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::17408-18431           28      0.01%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18432-19455           29      0.01%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::19456-20479           14      0.00%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20480-21503           26      0.01%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::21504-22527           22      0.01%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22528-23551           24      0.01%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::23552-24575           24      0.01%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24576-25599           25      0.01%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::25600-26623           22      0.01%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26624-27647           28      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::27648-28671           33      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28672-29695           15      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::29696-30719           15      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::30720-31743           18      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::31744-32767           17      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32768-33791           10      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::33792-34815            4      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::34816-35839           11      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::35840-36863            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        292701                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       292701                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      24.073054                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     20.079914                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev     23.874356                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-31        256435     87.61%     87.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-47          1999      0.68%     88.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-63         14524      4.96%     93.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-79         13333      4.56%     97.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::80-95           528      0.18%     97.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::96-111          357      0.12%     98.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::112-127         2758      0.94%     99.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-143         2257      0.77%     99.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::144-159           99      0.03%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::160-175           15      0.01%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::176-191           86      0.03%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::192-207          110      0.04%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::208-223            4      0.00%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::224-239            1      0.00%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::256-271            2      0.00%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::272-287            1      0.00%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::304-319            1      0.00%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::320-335            1      0.00%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::384-399            1      0.00%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::400-415            4      0.00%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::416-431            1      0.00%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::432-447            1      0.00%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::448-463            1      0.00%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::464-479            3      0.00%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::496-511          136      0.05%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::512-527           42      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::528-543            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        292701                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  623296                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys              1352989312                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            451104320                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              841255903.77969873                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              280485713.41598773                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  1608296902500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      57054.14                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.dtb_walker     70939712                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.itb_walker        14016                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.inst      1721728                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.data   1266600128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.l2.prefetcher     13090432                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    450957248                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.dtb_walker 44108590.513708017766                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.itb_walker 8714.808493162920                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.inst 1070528.667045976734                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.data 787541206.687759876251                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.l2.prefetcher 8139312.783445468172                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 280394267.617278635502                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.dtb_walker      1108434                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.itb_walker          219                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.inst        26902                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.data     19800027                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.l2.prefetcher       204876                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      7048505                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.dtb_walker  46122879244                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.itb_walker      8991086                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.inst   1232843320                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.data 810176062883                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.l2.prefetcher  23239844073                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 39555924867177                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.dtb_walker     41610.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.itb_walker     41055.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.inst     45827.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.data     40917.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.l2.prefetcher    113433.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   5611959.54                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.dtb_walker     70939776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.itb_walker        14016                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.inst      1721792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.data   1267201728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.l2.prefetcher     13112064                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total     1352989376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus.inst      1721792                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      1721792                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    451104320                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    451104320                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.dtb_walker      1108434                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.itb_walker          219                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.inst        26903                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.data     19800027                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.l2.prefetcher       204876                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total        21140459                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      7048505                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        7048505                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.dtb_walker     44108630                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.itb_walker         8715                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.inst      1070568                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.data    787915267                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.l2.prefetcher      8152763                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         841255944                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus.inst      1070568                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1070568                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    280485713                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        280485713                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    280485713                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.dtb_walker     44108630                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.itb_walker         8715                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.inst      1070568                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.data    787915267                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.l2.prefetcher      8152763                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1121741657                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts             21130719                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             7046207                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       653678                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       653017                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       653798                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       657364                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       666944                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       669209                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       666164                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       649887                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       659438                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       662405                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       659936                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       659408                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       663353                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       664858                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       663271                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       669243                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16       658400                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17       655562                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18       656743                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19       662257                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20       662555                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21       660015                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22       658117                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23       660292                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24       667040                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25       667235                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26       667681                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27       671934                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28       653083                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29       651636                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30       651146                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31       655050                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       219318                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1       219961                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       219480                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       219310                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       219902                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       221800                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       220601                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       221553                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       218837                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9       218860                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       219872                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11       219297                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       219274                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13       219463                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14       220383                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15       225639                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16       222595                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17       219329                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18       219707                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19       221539                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20       220629                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21       219710                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22       219822                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23       220072                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24       219807                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25       220225                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26       220615                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27       221628                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28       219352                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29       219308                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30       218962                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31       219357                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            524284260357                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           52742274624                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       880780620606                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                24811.47                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               2496.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           41682.47                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              148871                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             404557                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate             0.70                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate            5.74                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples     27623498                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    65.282220                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    64.741025                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    13.945873                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127     27239570     98.61%     98.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191       306459      1.11%     99.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255        44823      0.16%     99.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319         9357      0.03%     99.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383         5791      0.02%     99.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447         5330      0.02%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511         8320      0.03%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575         1275      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::576-639         2570      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::704-767            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-959            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total     27623498                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead        1352366016                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten      450957248                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              840.868353                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              280.394268                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 25641.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    4.37                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.28                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.09                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                1.96                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    -78118495650.834229                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    52331807765.962914                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   90041802990.593506                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  26078496886.032619                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 72566820406.184830                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 487145919421.418213                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 335424095805.420227                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  985470447624.958496                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   612.741597                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 557935694529                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF 122103450000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 928257824221                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                 1314                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            18396622                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                 460                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                460                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       7048505                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          16883735                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq             36894                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq              35                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            2745151                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           2745151                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq        18395307                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq        2791943                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port     69042029                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port         1052                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         2496                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::total     69045577                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                69045577                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port   1804093696                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port         1919                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         4992                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::total   1804100607                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               1804100607                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           23971104                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 23971104    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             23971104                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         83505245676                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy              645998                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer13.occupancy            2192748                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       120156082516                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       47911454                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     23979173                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_devices.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1875607802750                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                       27                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   1.205243                       # Number of seconds simulated (Second)
simTicks                                 1205242734250                       # Number of ticks simulated (Tick)
finalTick                                3081237078750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2268.53                       # Real time elapsed on the host (Second)
hostTickRate                                531287404                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  408526176                       # Number of bytes of host memory used (Byte)
simInsts                                    250308672                       # Number of instructions simulated (Count)
simOps                                      282752935                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   110339                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     124641                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus.numCycles          4820970919                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus.cpi                 19.250526                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu_cluster.cpus.ipc                  0.051947                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus.instsAdded          284071005                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu_cluster.cpus.nonSpecInstsAdded      3266811                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu_cluster.cpus.instsIssued         304084358                       # Number of instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsIssued       437922                       # Number of squashed instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsExamined      4584878                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu_cluster.cpus.squashedOperandsExamined      2629892                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu_cluster.cpus.squashedNonSpecRemoved        26319                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu_cluster.cpus.numIssuedDist::samples   4816481549                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::mean     0.063134                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::stdev     0.350651                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::0   4629150498     96.11%     96.11% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::1    102744711      2.13%     98.24% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::2     55938038      1.16%     99.41% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::3     26356037      0.55%     99.95% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::4      1065865      0.02%     99.97% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::5      1226400      0.03%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::6            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::7            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::8            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::max_value            5                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::total   4816481549                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntAlu     22420259     41.06%     41.06% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntMult          701      0.00%     41.06% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntDiv        10261      0.02%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatAdd            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCmp            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCvt            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMult            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMultAcc            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatDiv            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMisc            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatSqrt            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAdd            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAddAcc            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAlu            2      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCmp            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCvt            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMisc            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMult            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMultAcc            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMatMultAcc            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShift            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShiftAcc            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdDiv            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSqrt            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAdd            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAlu            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCmp            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCvt            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatDiv            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMisc            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMult            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatSqrt            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAdd            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAlu            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceCmp            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAes            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAesMix            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash2            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash2            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma2            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma3            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdPredAlu            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::Matrix            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixMov            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixOP            0      0.00%     41.08% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemRead     19977822     36.59%     77.67% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemWrite     12194499     22.33%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::No_OpClass          865      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntAlu    180553437     59.38%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntMult      1401022      0.46%     59.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntDiv      1312436      0.43%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatAdd            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCmp            9      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCvt           15      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMult            6      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatDiv            5      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMisc            8      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAdd           43      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAlu           77      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCmp           56      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCvt            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMisc           73      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMult            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShift            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdDiv            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAes            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::Matrix            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixMov            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixOP            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemRead     83823247     27.57%     87.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemWrite     36993059     12.17%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::total    304084358                       # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.issueRate            0.063075                       # Inst issue rate ((Count/Cycle))
system.cpu_cluster.cpus.fuBusy               54603544                       # FU busy when requested (Count)
system.cpu_cluster.cpus.fuBusyRate           0.179567                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu_cluster.cpus.intInstQueueReads   5479685892                       # Number of integer instruction queue reads (Count)
system.cpu_cluster.cpus.intInstQueueWrites    291922178                       # Number of integer instruction queue writes (Count)
system.cpu_cluster.cpus.intInstQueueWakeupAccesses    285483102                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
system.cpu_cluster.cpus.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
system.cpu_cluster.cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.vecInstQueueReads         5838                       # Number of vector instruction queue reads (Count)
system.cpu_cluster.cpus.vecInstQueueWrites         2516                       # Number of vector instruction queue writes (Count)
system.cpu_cluster.cpus.vecInstQueueWakeupAccesses         2220                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.intAluAccesses      358683572                       # Number of integer alu accesses (Count)
system.cpu_cluster.cpus.fpAluAccesses               0                       # Number of floating point alu accesses (Count)
system.cpu_cluster.cpus.vecAluAccesses           3465                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.numSquashedInsts       369799                       # Number of squashed instructions skipped in execute (Count)
system.cpu_cluster.cpus.numSwp                      0                       # Number of swp insts executed (Count)
system.cpu_cluster.cpus.timesIdled              42354                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu_cluster.cpus.idleCycles            4489370                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu_cluster.cpus.quiesceCycles              18                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu_cluster.cpus.MemDepUnit__0.insertedLoads     66964004                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.insertedStores     36300934                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingLoads       636514                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingStores       222900                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::NoBranch        21551      0.04%      0.04% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::Return      5394679      9.76%      9.80% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallDirect      5007934      9.06%     18.86% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallIndirect       144948      0.26%     19.12% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectCond     41488433     75.05%     94.17% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectUncond      1828787      3.31%     97.47% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectCond            0      0.00%     97.47% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectUncond      1396442      2.53%    100.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::total     55282774                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::NoBranch           30      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::Return       464958     17.56%     17.56% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallDirect       198478      7.49%     25.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallIndirect        24669      0.93%     25.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectCond      1675988     63.29%     89.27% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectUncond       198649      7.50%     96.77% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectCond            0      0.00%     96.77% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectUncond        85445      3.23%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::total      2648217                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::NoBranch        21521      6.76%      6.76% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::Return          227      0.07%      6.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallDirect        35721     11.22%     18.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallIndirect          711      0.22%     18.28% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectCond       255631     80.31%     98.59% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectUncond         4303      1.35%     99.94% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectCond            0      0.00%     99.94% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectUncond          189      0.06%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::total       318303                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.committed_0::NoBranch        21521      0.04%      0.04% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::Return      4929720      9.37%      9.41% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallDirect      4809456      9.14%     18.54% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallIndirect       120279      0.23%     18.77% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectCond     39812444     75.64%     94.41% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectUncond      1630137      3.10%     97.51% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectCond            0      0.00%     97.51% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectUncond      1310997      2.49%    100.00% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::total     52634554                       # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::NoBranch        21521      6.90%      6.90% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::Return          166      0.05%      6.95% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallDirect        32961     10.57%     17.52% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallIndirect          689      0.22%     17.74% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectCond       253246     81.20%     98.94% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectUncond         3125      1.00%     99.95% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.95% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectUncond          169      0.05%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::total       311877                       # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::NoTarget     15857412     28.68%     28.68% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::BTB     32514848     58.82%     87.50% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::RAS      5394679      9.76%     97.26% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::Indirect      1515835      2.74%    100.00% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::total     55282774                       # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::NoBranch       175289     55.07%     55.07% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::Return       142692     44.83%     99.90% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallDirect          227      0.07%     99.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallIndirect           95      0.03%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::total       318303                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.condPredicted     41509984                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condPredictedTaken     25861044                       # Number of conditional branches predicted as taken (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect       318303                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.predTakenBTBMiss        73833                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu_cluster.cpus.branchPred.NotTakenMispredicted       175611                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu_cluster.cpus.branchPred.TakenMispredicted       142692                       # Number branches predicted taken but are actually not taken (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups     55282774                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBUpdates       152963                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.BTBHits     35586752                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.643722                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.BTBMispredicted        77461                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu_cluster.cpus.branchPred.indirectLookups      1541390                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus.branchPred.indirectHits      1515835                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus.branchPred.indirectMisses        25555                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::NoBranch        21551      0.04%      0.04% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::Return      5394679      9.76%      9.80% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallDirect      5007934      9.06%     18.86% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallIndirect       144948      0.26%     19.12% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectCond     41488433     75.05%     94.17% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectUncond      1828787      3.31%     97.47% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectCond            0      0.00%     97.47% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectUncond      1396442      2.53%    100.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::total     55282774                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::NoBranch        21551      0.11%      0.11% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::Return      5394679     27.39%     27.50% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallDirect        45511      0.23%     27.73% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallIndirect       144948      0.74%     28.47% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectCond     12682697     64.39%     92.86% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectUncond        10194      0.05%     92.91% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectCond            0      0.00%     92.91% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectUncond      1396442      7.09%    100.00% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::total     19696022                       # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallDirect        35721     23.35%     23.35% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallIndirect            0      0.00%     23.35% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectCond       112939     73.83%     97.19% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectUncond         4303      2.81%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::total       152963                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallDirect        35721     23.35%     23.35% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%     23.35% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectCond       112939     73.83%     97.19% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectUncond         4303      2.81%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::total       152963                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.lookups      1541390                       # Number of lookups (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.hits      1515835                       # Number of hits of a tag (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.misses        25555                       # Number of misses (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.targetRecords          900                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.indirectRecords      1542290                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu_cluster.cpus.branchPred.ras.pushes      5617840                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.pops      5617826                       # Number of times a PC was poped from the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.squashes       688105                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu_cluster.cpus.branchPred.ras.used      4929720                       # Number of times the RAS is the provider (Count)
system.cpu_cluster.cpus.branchPred.ras.correct      4929554                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu_cluster.cpus.branchPred.ras.incorrect          166                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu_cluster.cpus.commit.commitSquashedInsts      4058692                       # The number of squashed insts skipped by commit (Count)
system.cpu_cluster.cpus.commit.commitNonSpecStalls      3240492                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu_cluster.cpus.commit.branchMispredicts       278577                       # The number of times a branch was mispredicted (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::samples   4815830309                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::mean     0.058739                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::stdev     0.487979                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::0   4703722823     97.67%     97.67% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::1     50935976      1.06%     98.73% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::2     21618962      0.45%     99.18% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::3      9483479      0.20%     99.38% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::4     15767390      0.33%     99.70% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::5      4984274      0.10%     99.81% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::6       785469      0.02%     99.82% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::7       706097      0.01%     99.84% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::8      7825839      0.16%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::total   4815830309                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.amos                 0                       # Number of atomic instructions committed (Count)
system.cpu_cluster.cpus.commit.membars        2887863                       # Number of memory barriers committed (Count)
system.cpu_cluster.cpus.commit.functionCalls      4929735                       # Number of function calls committed. (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::No_OpClass           14      0.00%      0.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntAlu    178129305     62.97%     62.97% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntMult      1394205      0.49%     63.46% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntDiv      1312392      0.46%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatAdd            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCmp            9      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCvt           15      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMult            6      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatDiv            5      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMisc            8      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAdd           43      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAlu           77      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCmp           56      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCvt            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMisc           66      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMult            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShift            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdDiv            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAes            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::Matrix            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixMov            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixOP            0      0.00%     63.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemRead     66395688     23.47%     87.40% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemWrite     35645583     12.60%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::total    282877472                       # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.commitEligibleSamples      7825839                       # number cycles where commit BW limit reached (Cycle)
system.cpu_cluster.cpus.commitStats0.numInsts    250433209                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numOps    282877472                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numInstsNotNOP    250308672                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus.commitStats0.numOpsNotNOP    282752935                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus.commitStats0.cpi    19.250526                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus.commitStats0.ipc     0.051947                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus.commitStats0.numMemRefs    102041271                       # Number of memory references committed (Count)
system.cpu_cluster.cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu_cluster.cpus.commitStats0.numIntInsts    264905185                       # Number of integer instructions (Count)
system.cpu_cluster.cpus.commitStats0.numLoadInsts     66395688                       # Number of load instructions (Count)
system.cpu_cluster.cpus.commitStats0.numStoreInsts     35645583                       # Number of store instructions (Count)
system.cpu_cluster.cpus.commitStats0.numVecInsts         2200                       # Number of vector instructions (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::No_OpClass           14      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntAlu    178129305     62.97%     62.97% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntMult      1394205      0.49%     63.46% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntDiv      1312392      0.46%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatAdd            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCmp            9      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCvt           15      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMult            6      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatDiv            5      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMisc            8      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAdd           43      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAlu           77      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCmp           56      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCvt            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMisc           66      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMult            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShift            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAes            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::Matrix            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     63.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemRead     66395688     23.47%     87.40% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemWrite     35645583     12.60%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::total    282877472                       # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsControl     52634554                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsDirectControl     46252037                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsIndirectControl      6360996                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCondControl     39812444                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsUncondControl     12800589                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCall      4929735                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsReturn      4929720                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data     76768393                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total     76768393                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data     77012169                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total     77012169                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data     19160327                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total     19160327                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data     19175750                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total     19175750                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data 1274731224703                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total 1274731224703                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data 1274731224703                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total 1274731224703                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data     95928720                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total     95928720                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data     96187919                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total     96187919                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.199735                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.199735                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.199357                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.199357                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data 66529.721789                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total 66529.721789                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data 66476.212127                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total 66476.212127                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs    101250075                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets     17624234                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs      2314031                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets        83284                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs    43.754848                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets   211.616085                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks     18145126                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total     18145126                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data      1010068                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total      1010068                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data      1010068                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total      1010068                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data     18150259                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total     18150259                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data     18162720                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total     18162720                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::cpu_cluster.cpus.data         1285                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::total         1285                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data 1220790300090                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total 1220790300090                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data 1220946114340                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total 1220946114340                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus.data     96936500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::total     96936500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.189206                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.189206                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.188825                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.188825                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data 67260.213757                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total 67260.213757                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data 67222.646957                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total 67222.646957                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 75436.964981                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::total 75436.964981                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.replacements     18145126                       # number of replacements (Count)
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMisses::cpu_cluster.cpus.data          384                       # number of CleanSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMisses::total          384                       # number of CleanSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMissLatency::cpu_cluster.cpus.data       288000                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMissLatency::total       288000                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMissRate::cpu_cluster.cpus.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.CleanSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data          750                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.CleanSharedReq.avgMshrMissLatency::total          750                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::cpu_cluster.cpus.data      2888254                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::total      2888254                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::cpu_cluster.cpus.data        13866                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::total        13866                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus.data    240753750                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::total    240753750                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::cpu_cluster.cpus.data      2902120                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::total      2902120                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::cpu_cluster.cpus.data     0.004778                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::total     0.004778                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus.data 17362.884033                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::total 17362.884033                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus.data        13013                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::total        13013                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus.data          853                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::total          853                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus.data     42705500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::total     42705500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus.data     0.000294                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::total     0.000294                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus.data 50065.064478                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::total 50065.064478                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data     47505659                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total     47505659                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data     15673833                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total     15673833                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data 1060072055000                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total 1060072055000                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data     63179492                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total     63179492                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.248084                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.248084                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data 67633.236554                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total 67633.236554                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data       429274                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total       429274                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data     15244559                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total     15244559                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus.data          956                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::total          956                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data 1035040782750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total 1035040782750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data     96936500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::total     96936500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.241290                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.241290                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data 67895.751051                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total 67895.751051                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 101398.012552                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::total 101398.012552                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::cpu_cluster.cpus.data       243623                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::total       243623                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::cpu_cluster.cpus.data        15221                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::total        15221                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::cpu_cluster.cpus.data       258844                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::total       258844                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::cpu_cluster.cpus.data     0.058804                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::total     0.058804                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus.data        12259                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::total        12259                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus.data    148516750                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::total    148516750                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus.data     0.047361                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::total     0.047361                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus.data 12114.915572                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::total 12114.915572                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::cpu_cluster.cpus.data          153                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::total          153                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::cpu_cluster.cpus.data          202                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::total          202                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::cpu_cluster.cpus.data          355                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::total          355                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::cpu_cluster.cpus.data     0.569014                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::total     0.569014                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus.data          202                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::total          202                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus.data      7297500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::total      7297500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus.data     0.569014                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::total     0.569014                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus.data 36126.237624                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::total 36126.237624                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::cpu_cluster.cpus.data      2895614                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::total      2895614                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::cpu_cluster.cpus.data           68                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::total           68                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::cpu_cluster.cpus.data       736750                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::total       736750                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::cpu_cluster.cpus.data      2895682                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::total      2895682                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::cpu_cluster.cpus.data     0.000023                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::total     0.000023                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus.data 10834.558824                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::total 10834.558824                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus.data           45                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::total           45                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus.data       714250                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::total       714250                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus.data     0.000016                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::total     0.000016                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus.data 15872.222222                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::total 15872.222222                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::cpu_cluster.cpus.data        18420                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::total        18420                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::cpu_cluster.cpus.data      1398909                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::total      1398909                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::cpu_cluster.cpus.data  42569461680                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::total  42569461680                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::cpu_cluster.cpus.data      1417329                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::total      1417329                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::cpu_cluster.cpus.data     0.987004                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::total     0.987004                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus.data 30430.472375                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::total 30430.472375                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus.data           12                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::total           12                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus.data      1398897                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::total      1398897                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus.data  41869838930                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::total  41869838930                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus.data     0.986995                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::total     0.986995                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data 29930.608851                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total 29930.608851                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data     29244314                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total     29244314                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data      2087585                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total      2087585                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data 172089708023                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total 172089708023                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data     31331899                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total     31331899                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.066628                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.066628                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data 82434.826856                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total 82434.826856                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data       580782                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total       580782                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data      1506803                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total      1506803                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          329                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::total          329                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data 143879678410                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total 143879678410                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.048092                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.048092                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data 95486.721496                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total 95486.721496                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs    100986207                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs     18145126                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs     5.565473                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::0          121                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::1          349                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::2           42                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.tagAccesses    222117336                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.dcache.tags.dataAccesses    222117336                       # Number of data accesses (Count)
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.decode.idleCycles     28590129                       # Number of cycles decode is idle (Cycle)
system.cpu_cluster.cpus.decode.blockedCycles   4688266380                       # Number of cycles decode is blocked (Cycle)
system.cpu_cluster.cpus.decode.runCycles     59450901                       # Number of cycles decode is running (Cycle)
system.cpu_cluster.cpus.decode.unblockCycles     39849612                       # Number of cycles decode is unblocking (Cycle)
system.cpu_cluster.cpus.decode.squashCycles       324527                       # Number of cycles decode is squashing (Cycle)
system.cpu_cluster.cpus.decode.branchResolved     31790991                       # Number of times decode resolved a branch (Count)
system.cpu_cluster.cpus.decode.branchMispred        40532                       # Number of times decode detected a branch misprediction (Count)
system.cpu_cluster.cpus.decode.decodedInsts    289464211                       # Number of instructions handled by decode (Count)
system.cpu_cluster.cpus.decode.squashedInsts      1443133                       # Number of squashed instructions handled by decode (Count)
system.cpu_cluster.cpus.executeStats0.numInsts    293260444                       # Number of executed instructions (Count)
system.cpu_cluster.cpus.executeStats0.numNop       126604                       # Number of nop insts executed (Count)
system.cpu_cluster.cpus.executeStats0.numBranches     53153325                       # Number of branches executed (Count)
system.cpu_cluster.cpus.executeStats0.numLoadInsts     74397230                       # Number of load instructions executed (Count)
system.cpu_cluster.cpus.executeStats0.numStoreInsts     35819591                       # Number of stores executed (Count)
system.cpu_cluster.cpus.executeStats0.instRate     0.060830                       # Inst execution rate ((Count/Cycle))
system.cpu_cluster.cpus.executeStats0.numCCRegReads     55397292                       # Number of times the CC registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numCCRegWrites     55511385                       # Number of times the CC registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegReads    369473648                       # Number of times the integer registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegWrites    194462069                       # Number of times the integer registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numMemRefs    110216821                       # Number of memory refs (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegReads   5154587613                       # Number of times the Misc registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegWrites     11977100                       # Number of times the Misc registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegReads         1909                       # Number of times the vector registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegWrites          782                       # Number of times the vector registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus.fetch.predictedBranches     39425362                       # Number of branches that fetch has predicted taken (Count)
system.cpu_cluster.cpus.fetch.cycles       4807937227                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu_cluster.cpus.fetch.squashCycles       729102                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu_cluster.cpus.fetch.tlbCycles         38742                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu_cluster.cpus.fetch.miscStallCycles      1802856                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu_cluster.cpus.fetch.pendingTrapStallCycles        10556                       # Number of stall cycles due to pending traps (Cycle)
system.cpu_cluster.cpus.fetch.pendingQuiesceStallCycles         9547                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu_cluster.cpus.fetch.icacheWaitRetryStallCycles        16109                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu_cluster.cpus.fetch.cacheLines     97469145                       # Number of cache lines fetched (Count)
system.cpu_cluster.cpus.fetch.icacheSquashes        15183                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.tlbSquashes          214                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.nisnDist::samples   4816481549                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::mean     0.061905                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::stdev     0.379932                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::0   4669215161     96.94%     96.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::1     53237331      1.11%     98.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::2     37157910      0.77%     98.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::3     56871147      1.18%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::total   4816481549                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetchStats0.numInsts    264011440                       # Number of instructions fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.fetchRate     0.054763                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu_cluster.cpus.fetchStats0.numBranches     55282774                       # Number of branches fetched (Count)
system.cpu_cluster.cpus.fetchStats0.branchRate     0.011467                       # Number of branch fetches per cycle (Ratio)
system.cpu_cluster.cpus.fetchStats0.icacheStallCycles      6301961                       # ICache total stall cycles (Cycle)
system.cpu_cluster.cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst     97151381                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total     97151381                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst     97151381                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total     97151381                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.demandMisses::cpu_cluster.cpus.inst       317648                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.demandMisses::total       317648                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::cpu_cluster.cpus.inst       317648                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::total       317648                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst   3196087839                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total   3196087839                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst   3196087839                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total   3196087839                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst     97469029                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total     97469029                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst     97469029                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total     97469029                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.003259                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.003259                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.003259                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.003259                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst 10061.728199                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total 10061.728199                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst 10061.728199                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total 10061.728199                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs       812116                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets           77                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCauses::no_mshrs         7539                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.blockedCauses::no_targets            3                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.avgBlocked::no_mshrs   107.721979                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.avgBlocked::no_targets    25.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.writebacks::writebacks       313443                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.writebacks::total       313443                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::cpu_cluster.cpus.inst         4206                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::total         4206                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::cpu_cluster.cpus.inst         4206                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::total         4206                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::cpu_cluster.cpus.inst       313442                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::total       313442                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::cpu_cluster.cpus.inst       313442                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::total       313442                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::cpu_cluster.cpus.inst   2917814649                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::total   2917814649                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::cpu_cluster.cpus.inst   2917814649                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::total   2917814649                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissRate::cpu_cluster.cpus.inst     0.003216                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMshrMissRate::total     0.003216                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::cpu_cluster.cpus.inst     0.003216                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::total     0.003216                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst  9308.945990                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::total  9308.945990                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst  9308.945990                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::total  9308.945990                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.replacements       313443                       # number of replacements (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::cpu_cluster.cpus.inst     97151381                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::total     97151381                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::cpu_cluster.cpus.inst       317648                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::total       317648                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::cpu_cluster.cpus.inst   3196087839                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::total   3196087839                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.accesses::cpu_cluster.cpus.inst     97469029                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.accesses::total     97469029                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.missRate::cpu_cluster.cpus.inst     0.003259                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.missRate::total     0.003259                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::cpu_cluster.cpus.inst 10061.728199                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::total 10061.728199                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::cpu_cluster.cpus.inst         4206                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::total         4206                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::cpu_cluster.cpus.inst       313442                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::total       313442                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus.inst   2917814649                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::total   2917814649                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::cpu_cluster.cpus.inst     0.003216                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::total     0.003216                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.inst  9308.945990                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::total  9308.945990                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.icache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.icache.tags.totalRefs     97464270                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.sampledRefs       313443                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.avgRefs   310.947349                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.icache.tags.occupancies::cpu_cluster.cpus.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::cpu_cluster.cpus.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::0          163                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::1          302                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::2           47                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.icache.tags.tagAccesses    195251501                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.icache.tags.dataAccesses    195251501                       # Number of data accesses (Count)
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.iew.idleCycles              0                       # Number of cycles IEW is idle (Cycle)
system.cpu_cluster.cpus.iew.squashCycles       324527                       # Number of cycles IEW is squashing (Cycle)
system.cpu_cluster.cpus.iew.blockCycles     419496133                       # Number of cycles IEW is blocking (Cycle)
system.cpu_cluster.cpus.iew.unblockCycles   1335636589                       # Number of cycles IEW is unblocking (Cycle)
system.cpu_cluster.cpus.iew.dispatchedInsts    287464420                       # Number of instructions dispatched to IQ (Count)
system.cpu_cluster.cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu_cluster.cpus.iew.dispLoadInsts     66964004                       # Number of dispatched load instructions (Count)
system.cpu_cluster.cpus.iew.dispStoreInsts     36300934                       # Number of dispatched store instructions (Count)
system.cpu_cluster.cpus.iew.dispNonSpecInsts      3164799                       # Number of dispatched non-speculative instructions (Count)
system.cpu_cluster.cpus.iew.iqFullEvents         2588                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.lsqFullEvents   1335195584                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.memOrderViolationEvents         2011                       # Number of memory order violations (Count)
system.cpu_cluster.cpus.iew.predictedTakenIncorrect       143922                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu_cluster.cpus.iew.predictedNotTakenIncorrect       149966                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu_cluster.cpus.iew.branchMispredicts       293888                       # Number of branch mispredicts detected at execute (Count)
system.cpu_cluster.cpus.iew.instsToCommit    285561322                       # Cumulative count of insts sent to commit (Count)
system.cpu_cluster.cpus.iew.writebackCount    285485322                       # Cumulative count of insts written-back (Count)
system.cpu_cluster.cpus.iew.producerInst    142500914                       # Number of instructions producing a value (Count)
system.cpu_cluster.cpus.iew.consumerInst    224379323                       # Number of instructions consuming a value (Count)
system.cpu_cluster.cpus.iew.wbRate           0.059217                       # Insts written-back per cycle ((Count/Cycle))
system.cpu_cluster.cpus.iew.wbFanout         0.635089                       # Average fanout of values written-back ((Count/Count))
system.cpu_cluster.cpus.lsq0.forwLoads         436696                       # Number of loads that had data forwarded from stores (Count)
system.cpu_cluster.cpus.lsq0.squashedLoads       568316                       # Number of loads squashed (Count)
system.cpu_cluster.cpus.lsq0.ignoredResponses          121                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu_cluster.cpus.lsq0.memOrderViolation         2011                       # Number of memory ordering violations (Count)
system.cpu_cluster.cpus.lsq0.squashedStores       655351                       # Number of stores squashed (Count)
system.cpu_cluster.cpus.lsq0.rescheduledLoads        46458                       # Number of loads that were rescheduled (Count)
system.cpu_cluster.cpus.lsq0.blockedByCache      2316637                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu_cluster.cpus.lsq0.loadToUse::samples     66142631                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::mean    80.709853                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::stdev   163.330856                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::0-9     48934522     73.98%     73.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::10-19       230049      0.35%     74.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::20-29      1575237      2.38%     76.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::30-39         7857      0.01%     76.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::40-49         4286      0.01%     76.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::50-59         5183      0.01%     76.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::60-69         7925      0.01%     76.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::70-79         6874      0.01%     76.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::80-89         7403      0.01%     76.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::90-99         6656      0.01%     76.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::100-109         7346      0.01%     76.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::110-119        12672      0.02%     76.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::120-129         8526      0.01%     76.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::130-139         9038      0.01%     76.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::140-149         9623      0.01%     76.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::150-159         9528      0.01%     76.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::160-169        24378      0.04%     76.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::170-179        15128      0.02%     76.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::180-189        19248      0.03%     76.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::190-199        26657      0.04%     77.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::200-209        33358      0.05%     77.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::210-219        47097      0.07%     77.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::220-229        62326      0.09%     77.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::230-239        83181      0.13%     77.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::240-249        80465      0.12%     77.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::250-259       102132      0.15%     77.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::260-269       113277      0.17%     77.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::270-279       107626      0.16%     77.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::280-289      4311709      6.52%     84.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::290-299        44742      0.07%     84.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::overflows     10228582     15.46%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::max_value         3784                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::total     66142631                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.mmu.alignFaults             5                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus.mmu.prefetchFaults          639                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus.mmu.permsFaults          1208                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus.mmu.dtb.readHits     63474039                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.dtb.readMisses     12678257                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeHits     35405220                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.dtb.writeMisses      1484448                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.dtb.inserts      13952613                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlb          397                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.dtb.flushedEntries         1171                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.readAccesses     76152296                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeAccesses     36889668                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.hits         98879259                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.dtb.misses       14162705                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.dtb.accesses    113041964                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walks     10454145                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongDescriptor     10454145                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level1          308                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2           59                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3     10244325                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.squashedBefore       126424                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::samples     10327721                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::mean  1269.528994                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::stdev 11534.270868                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::0-65535     10254121     99.29%     99.29% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::65536-131071        52372      0.51%     99.79% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::131072-196607        16824      0.16%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::196608-262143         1749      0.02%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::262144-327679          200      0.00%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::327680-393215         1258      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::393216-458751          678      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::458752-524287          424      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::524288-589823           84      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::589824-655359            8      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::720896-786431            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::917504-983039            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::total     10327721                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::samples     10303428                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::mean  8734.207295                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::gmean  4899.070660                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::stdev 22051.575513                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::0-65535      9756788     94.69%     94.69% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::65536-131071       495853      4.81%     99.51% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::131072-196607        29508      0.29%     99.79% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::196608-262143         7962      0.08%     99.87% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::262144-327679          753      0.01%     99.88% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::327680-393215        10027      0.10%     99.98% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::393216-458751         1235      0.01%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::458752-524287         1000      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::524288-589823          232      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::589824-655359           54      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::655360-720895            3      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::720896-786431            3      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::786432-851967            2      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::917504-983039            8      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::total     10303428                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::samples  -5955078222                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::mean     3.614331                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::0-1 -12200876722    204.88%    204.88% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::2-3   5731662000    -96.25%    108.63% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::4-5    130535750     -2.19%    106.44% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::6-7    298988250     -5.02%    101.42% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::8-9     17663500     -0.30%    101.12% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::10-11      1973000     -0.03%    101.09% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::12-13       355500     -0.01%    101.09% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::14-15     64514000     -1.08%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::16-17         1250     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::18-19         1250     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::20-21       104000     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::total  -5955078222                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::4KiB     10244325    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::2MiB           59      0.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::1GiB          308      0.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::total     10244692                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Data     10454145                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::total     10454145                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Data     10244692                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::total     10244692                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin::total     20698837                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.itb.instHits     97470086                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.itb.instMisses          931                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.itb.inserts           698                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlb          397                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.itb.flushedEntries          322                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.itb.instAccesses     97471017                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.itb.hits         97470086                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.itb.misses            931                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.itb.accesses     97471017                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walks          839                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongDescriptor          839                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level3          606                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.itb_walker.squashedBefore           69                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::samples          770                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::mean   149.350649                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::stdev  2425.937990                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::0-8191          769     99.87%     99.87% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::65536-73727            1      0.13%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::total          770                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::samples          675                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::mean 31448.148148                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::gmean  8971.036755                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::stdev 49279.723896                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::0-32767          450     66.67%     66.67% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::32768-65535            2      0.30%     66.96% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::65536-98303          194     28.74%     95.70% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::98304-131071            4      0.59%     96.30% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::131072-163839           10      1.48%     97.78% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::163840-196607            5      0.74%     98.52% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::196608-229375            4      0.59%     99.11% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::327680-360447            6      0.89%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::total          675                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::samples   2627551120                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::mean     0.942107                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::stdev     0.233541                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::0    152116250      5.79%      5.79% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::1   2475434870     94.21%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::total   2627551120                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::4KiB          606    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::total          606                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Inst          839                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::total          839                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Inst          606                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::total          606                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin::total         1445                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.l2_shared.partialHits     10443767                       # partial translation hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instHits          866                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instMisses           65                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readHits     12674362                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readMisses         3895                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeHits      1476552                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeMisses         7896                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.inserts     10247035                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlb          397                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushedEntries         5443                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readAccesses     12678257                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeAccesses      1484448                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instAccesses          931                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.hits     14151780                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.misses        11856                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.accesses     14163636                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.numTransitions           36                       # Number of power state transitions (Count)
system.cpu_cluster.cpus.power_state.ticksClkGated::samples           18                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::mean          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::underflows           18    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::max_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::total           18                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON 1205356688481                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::CLK_GATED         4518                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.rename.squashCycles       324527                       # Number of cycles rename is squashing (Cycle)
system.cpu_cluster.cpus.rename.idleCycles     47010829                       # Number of cycles rename is idle (Cycle)
system.cpu_cluster.cpus.rename.blockCycles   1864245341                       # Number of cycles rename is blocking (Cycle)
system.cpu_cluster.cpus.rename.serializeStallCycles    164557016                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu_cluster.cpus.rename.runCycles     78047809                       # Number of cycles rename is running (Cycle)
system.cpu_cluster.cpus.rename.unblockCycles   2662296027                       # Number of cycles rename is unblocking (Cycle)
system.cpu_cluster.cpus.rename.renamedInsts    287970773                       # Number of instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.squashedInsts       509598                       # Number of squashed instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.ROBFullEvents      1991139                       # Number of times rename has blocked due to ROB full (Count)
system.cpu_cluster.cpus.rename.IQFullEvents      2760047                       # Number of times rename has blocked due to IQ full (Count)
system.cpu_cluster.cpus.rename.LQFullEvents   2597742410                       # Number of times rename has blocked due to LQ full (Count)
system.cpu_cluster.cpus.rename.SQFullEvents     36824027                       # Number of times rename has blocked due to SQ full (Count)
system.cpu_cluster.cpus.rename.fullRegistersEvents         3077                       # Number of times there has been no free registers (Count)
system.cpu_cluster.cpus.rename.renamedOperands    274866853                       # Number of destination operands rename has renamed (Count)
system.cpu_cluster.cpus.rename.lookups      414519882                       # Number of register rename lookups that rename has made (Count)
system.cpu_cluster.cpus.rename.intLookups    338974475                       # Number of integer rename lookups (Count)
system.cpu_cluster.cpus.rename.vecLookups         2091                       # Number of vector rename lookups (Count)
system.cpu_cluster.cpus.rename.committedMaps    269713147                       # Number of HB maps that are committed (Count)
system.cpu_cluster.cpus.rename.undoneMaps      5153701                       # Number of HB maps that are undone due to squashing (Count)
system.cpu_cluster.cpus.rename.serializing      5572071                       # count of serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.tempSerializing      3166236                       # count of temporary serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.skidInsts     81874356                       # count of insts added to the skid buffer (Count)
system.cpu_cluster.cpus.rob.reads          5094637972                       # The number of ROB reads (Count)
system.cpu_cluster.cpus.rob.writes          574501835                       # The number of ROB writes (Count)
system.cpu_cluster.cpus.thread_0.numInsts    250308672                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps     282752935                       # Number of Ops committed (Count)
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.dtb_walker      9763182                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.itb_walker          520                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.inst       291507                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.data      1667788                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::total      11722997                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.dtb_walker      9763182                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.itb_walker          520                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.inst       291507                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.data      1667788                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::total     11722997                       # number of overall hits (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.dtb_walker       473319                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.itb_walker          225                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.inst        21935                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.data     15077211                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::total     15572690                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.dtb_walker       473319                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.itb_walker          225                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.inst        21935                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.data     15077211                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::total     15572690                       # number of overall misses (Count)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.dtb_walker  36793708052                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.itb_walker     18533558                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.inst   1798788248                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.data 1160447238363                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::total 1199058268221                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.dtb_walker  36793708052                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.itb_walker     18533558                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.inst   1798788248                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.data 1160447238363                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::total 1199058268221                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.dtb_walker     10236501                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.itb_walker          745                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.inst       313442                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.data     16744999                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::total     27295687                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.dtb_walker     10236501                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.itb_walker          745                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.inst       313442                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.data     16744999                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::total     27295687                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.046238                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.itb_walker     0.302013                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.inst     0.069981                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.data     0.900401                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::total     0.570518                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.046238                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.itb_walker     0.302013                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.inst     0.069981                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.data     0.900401                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::total     0.570518                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 77735.539989                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 82371.368889                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.inst 82005.390837                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.data 76966.969446                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::total 76997.504492                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 77735.539989                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 82371.368889                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.inst 82005.390837                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.data 76966.969446                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::total 76997.504492                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.writebacks::writebacks      2947499                       # number of writebacks (Count)
system.cpu_cluster.l2.writebacks::total       2947499                       # number of writebacks (Count)
system.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus.mmu.itb_walker            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus.data           86                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.demandMshrHits::total           87                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus.mmu.itb_walker            1                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus.data           86                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::total           87                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.dtb_walker       473319                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.itb_walker          224                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.inst        21935                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.data     15077125                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::total     15572603                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.dtb_walker       473319                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.itb_walker          224                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.inst        21935                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.data     15077125                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.l2.prefetcher        72480                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::total     15645083                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus.data         1285                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::total         1285                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker  35373750554                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker     17821809                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.inst   1732979999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.data 1115213128864                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::total 1152337681226                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker  35373750554                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker     17821809                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.inst   1732979999                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.data 1115213128864                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.l2.prefetcher  10639517827                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::total 1162977199053                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus.data     92394500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::total     92394500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.046238                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.300671                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.inst     0.069981                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.data     0.900396                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::total     0.570515                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.046238                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.300671                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.inst     0.069981                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.data     0.900396                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::total     0.573171                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 74735.538937                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 79561.647321                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 79005.242717                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.data 73967.227098                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::total 73997.756266                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 74735.538937                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 79561.647321                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 79005.242717                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.data 73967.227098                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.l2.prefetcher 146792.464501                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::total 74334.997076                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 71902.334630                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::total 71902.334630                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.replacements           17038984                       # number of replacements (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::cpu_cluster.l2.prefetcher        72480                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::total        72480                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::cpu_cluster.l2.prefetcher  10639517827                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::total  10639517827                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::cpu_cluster.l2.prefetcher 146792.464501                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::total 146792.464501                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus.data         5490                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.hits::total         5490                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus.data      1394637                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.misses::total      1394637                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus.data        19500                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.missLatency::total        19500                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus.data      1400127                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::total      1400127                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus.data     0.996079                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.missRate::total     0.996079                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus.data     0.013982                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::total     0.013982                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.mshrHits::cpu_cluster.cpus.data            1                       # number of InvalidateReq MSHR hits (Count)
system.cpu_cluster.l2.InvalidateReq.mshrHits::total            1                       # number of InvalidateReq MSHR hits (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus.data      1394636                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::total      1394636                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data  35209098681                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total  35209098681                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data     0.996078                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::total     0.996078                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 25246.084771                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 25246.084771                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus.inst       291507                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.hits::total       291507                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus.inst        21935                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::total        21935                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus.inst   1798788248                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.missLatency::total   1798788248                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus.inst       313442                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.accesses::total       313442                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus.inst     0.069981                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.missRate::total     0.069981                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus.inst 82005.390837                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::total 82005.390837                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus.inst        21935                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::total        21935                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus.inst   1732979999                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::total   1732979999                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus.inst     0.069981                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::total     0.069981                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus.inst 79005.242717                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::total 79005.242717                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus.data       125615                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.hits::total       125615                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus.data      1373777                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.misses::total      1373777                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus.data 141816344363                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.missLatency::total 141816344363                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus.data      1499392                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.accesses::total      1499392                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus.data     0.916223                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.missRate::total     0.916223                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 103230.978800                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMissLatency::total 103230.978800                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus.data           46                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrHits::total           46                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus.data      1373731                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::total      1373731                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data 137694370113                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::total 137694370113                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus.data     0.916192                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::total     0.916192                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 100233.866829                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 100233.866829                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.dtb_walker      9763182                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.itb_walker          520                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::total      9763702                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.dtb_walker       473319                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.itb_walker          225                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::total       473544                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.dtb_walker  36793708052                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.itb_walker     18533558                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::total  36812241610                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.dtb_walker     10236501                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.itb_walker          745                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::total     10237246                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.dtb_walker     0.046238                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.itb_walker     0.302013                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::total     0.046257                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 77735.539989                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.itb_walker 82371.368889                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::total 77737.742660                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.mshrHits::cpu_cluster.cpus.mmu.itb_walker            1                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.l2.ReadReq.mshrHits::total            1                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.dtb_walker       473319                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.itb_walker          224                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::total       473543                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus.data          956                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::total          956                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker  35373750554                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.itb_walker     17821809                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::total  35391572363                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data     92394500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::total     92394500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.046238                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.300671                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::total     0.046257                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 74735.538937                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 79561.647321                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::total 74737.821830                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 96646.966527                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::total 96646.966527                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.data      1542173                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::total      1542173                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.data     13703434                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::total     13703434                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.data 1018630894000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::total 1018630894000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.data     15245607                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::total     15245607                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.898845                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::total     0.898845                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 74333.987671                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 74333.987671                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus.data           40                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrHits::total           40                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data     13703394                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::total     13703394                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data 977518758751                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total 977518758751                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.898842                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.898842                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 71334.062113                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 71334.062113                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.misses::cpu_cluster.cpus.data           45                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.misses::total           45                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::cpu_cluster.cpus.data       680500                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::total       680500                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.accesses::cpu_cluster.cpus.data           45                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.accesses::total           45                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::cpu_cluster.cpus.data 15122.222222                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::total 15122.222222                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::cpu_cluster.cpus.data           45                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::total           45                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus.data       545500                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::total       545500                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 12122.222222                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::total 12122.222222                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus.data        18447                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.misses::total        18447                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus.data     20143500                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.missLatency::total     20143500                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus.data        18447                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.accesses::total        18447                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus.data  1091.966173                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::total  1091.966173                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus.data        18447                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMisses::total        18447                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus.data    228404301                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::total    228404301                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 12381.650187                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::total 12381.650187                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          329                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WriteReq.mshrUncacheable::total          329                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WritebackClean.hits::writebacks     13997416                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.hits::total     13997416                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.accesses::writebacks     13997416                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackClean.accesses::total     13997416                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.hits::writebacks      4461149                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.hits::total      4461149                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::writebacks      4461149                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::total      4461149                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.prefetcher.demandMshrMisses     15572603                       # demands not covered by prefetchs (Count)
system.cpu_cluster.l2.prefetcher.pfIssued        77088                       # number of hwpf issued (Count)
system.cpu_cluster.l2.prefetcher.pfUnused        72222                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.l2.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.l2.prefetcher.accuracy            0                       # accuracy of the prefetcher (Count)
system.cpu_cluster.l2.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.l2.prefetcher.pfHitInCache         4493                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.l2.prefetcher.pfHitInMSHR          115                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.l2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.l2.prefetcher.pfLate          4608                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.l2.prefetcher.pfIdentified        77124                       # number of prefetch candidates identified (Count)
system.cpu_cluster.l2.prefetcher.pfBufferHit           32                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedDemand            2                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.l2.prefetcher.pfSpanPage        11804                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.tags.tagsInUse     16363.432676                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.l2.tags.totalRefs         30733952                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.sampledRefs       19003619                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.avgRefs           1.617268                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.l2.tags.warmupTick               0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.l2.tags.occupancies::writebacks 15896.689593                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.dtb_walker   465.137249                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.itb_walker     0.172487                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.l2.prefetcher     1.433346                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.avgOccs::writebacks     0.970257                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.dtb_walker     0.028390                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.itb_walker     0.000011                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.l2.prefetcher     0.000087                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::total     0.998745                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.occupanciesTaskId::1022           80                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1023           65                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1024        16030                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::0            7                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::1           15                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::2           38                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::3           20                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::2           49                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::3           16                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::0          284                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::1         1361                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::2         6563                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::3         7817                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::4            5                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.004883                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1023     0.003967                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.978394                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.tagAccesses      773770066                       # Number of tag accesses (Count)
system.cpu_cluster.l2.tags.dataAccesses     773770066                       # Number of data accesses (Count)
system.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.transDist::ReadReq     10333150                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadResp     25892200                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteReq          329                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteResp          329                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackDirty      7408648                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackClean     13997420                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanEvict     14091485                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::HardPFReq       138733                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeReq        18447                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::SCUpgradeReq           45                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeResp        18492                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExReq      1499392                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExResp      1499392                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadCleanReq       313442                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadSharedReq     15245607                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanSharedReq          384                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateReq      1400127                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateResp      1400127                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port       940328                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port     54475316                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port         1610                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port     20567830                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount::total     75985084                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port     40120704                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port   2232973030                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port         5960                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port     81892008                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize::total   2354991702                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.snoops            17272665                       # Total snoops (Count)
system.cpu_cluster.toL2Bus.snoopTraffic     189399520                       # Total snoop traffic (Byte)
system.cpu_cluster.toL2Bus.snoopFanout::samples     46202928                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::mean     0.002066                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::stdev     0.045404                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::0     46107482     99.79%     99.79% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::1        95446      0.21%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::total     46202928                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.occupancy  19230838464                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer0.occupancy    156794208                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer1.occupancy   8735015180                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer2.occupancy       433115                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer3.occupancy   5165949517                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.snoop_filter.totRequests     37519248                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests     18846139                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.totSnoops          219                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops          219                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.transDist::ReadReq                   356                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  356                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                   29                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                  29                       # Transaction distribution (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.realview_io.pio          660                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.uart0.pio          110                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::total          770                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                      770                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.realview_io.pio         1320                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.uart0.pio          110                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::total         1430                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                      1430                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer14.occupancy              109750                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer4.occupancy               341001                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy              741000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   2945218.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.dtb_walker::samples    473318.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.itb_walker::samples       224.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.inst::samples     21935.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.data::samples  15069490.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.l2.prefetcher::samples     72059.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000031246                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.015564386622                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       115293                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       115293                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            32366874                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            2894310                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                    15644879                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    2947499                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                  15644879                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  2947499                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   7853                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                  2281                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.32                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                      5074                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6              15644879                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              2947499                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                14283147                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  260771                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  297260                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  309654                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                  260566                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                  155936                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                   21487                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                   11997                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                   11874                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                    8970                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                   7026                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                   4641                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                   2316                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                   1374                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                  33186                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                  40095                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  54064                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  72818                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  95411                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                 117832                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 133429                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 140084                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 145986                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                 158937                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 171046                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 155939                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 148629                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 153749                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 161544                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                 169448                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                 173427                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                 172982                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                  64621                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                  57132                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                  53286                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                  50330                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                  46414                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                  41443                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                  37106                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                  33937                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                  30585                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                  26924                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                  23363                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                  19623                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                  15983                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                  12962                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                  10636                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   9048                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                   7813                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                   6730                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                   5947                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                   5345                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                   5037                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                   5171                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                   5352                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                   5552                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                   5737                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                   5821                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                   7187                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                   9345                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  11287                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  12508                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  14387                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       115293                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     135.628468                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   1530.029257                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023       114349     99.18%     99.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-2047           37      0.03%     99.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-3071           29      0.03%     99.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-4095           19      0.02%     99.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-5119           27      0.02%     99.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5120-6143           44      0.04%     99.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-7167           55      0.05%     99.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7168-8191           56      0.05%     99.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-9215           60      0.05%     99.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9216-10239           52      0.05%     99.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10240-11263           52      0.05%     99.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11264-12287           58      0.05%     99.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12288-13311           39      0.03%     99.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13312-14335           35      0.03%     99.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14336-15359           38      0.03%     99.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15360-16383           16      0.01%     99.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16384-17407           24      0.02%     99.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::17408-18431           17      0.01%     99.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18432-19455           16      0.01%     99.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::19456-20479           20      0.02%     99.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20480-21503           22      0.02%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::21504-22527           18      0.02%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22528-23551           15      0.01%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::23552-24575           19      0.02%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24576-25599           27      0.02%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::25600-26623           20      0.02%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26624-27647           14      0.01%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::27648-28671           19      0.02%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28672-29695           21      0.02%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::29696-30719           25      0.02%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::30720-31743           13      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::31744-32767           15      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32768-33791            9      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::33792-34815            4      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::34816-35839            4      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::35840-36863            4      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::37888-38911            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        115293                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       115293                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      25.545471                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     20.755094                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev     26.282917                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-31         97560     84.62%     84.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-47          1591      1.38%     86.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-63          6616      5.74%     91.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-79          6136      5.32%     97.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::80-95           491      0.43%     97.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::96-111          267      0.23%     97.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::112-127         1531      1.33%     99.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-143          822      0.71%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::144-159           61      0.05%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::160-175           14      0.01%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::176-191           64      0.06%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::192-207           32      0.03%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::208-223            9      0.01%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::256-271            2      0.00%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::272-287            1      0.00%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::416-431            2      0.00%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::432-447            1      0.00%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::496-511           51      0.04%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::512-527           40      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::528-543            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        115293                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  502592                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys              1001272256                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            188639936                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              830763984.33803701                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              156516136.24320009                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  1205242675250                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      64824.56                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.dtb_walker     30292352                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.itb_walker        14336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.inst      1403840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.data    964447360                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.l2.prefetcher      4611776                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    188493696                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.dtb_walker 25133818.391239140183                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.itb_walker 11894.699376819744                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.inst 1164777.816207772586                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.data 800210059.428532838821                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.l2.prefetcher 3826429.207117205020                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 156394799.689289212227                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.dtb_walker       473319                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.itb_walker          224                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.inst        21935                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.data     15077077                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.l2.prefetcher        72324                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      2947499                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.dtb_walker  18856669784                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.itb_walker      9884666                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.inst    965564242                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.data 593277305811                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.l2.prefetcher   8079967918                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 29334641524417                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.dtb_walker     39839.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.itb_walker     44127.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.inst     44019.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.data     39349.62                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.l2.prefetcher    111719.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   9952383.88                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.dtb_walker     30292416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.itb_walker        14336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.inst      1403904                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.data    964932928                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.l2.prefetcher      4628736                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total     1001272320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus.inst      1403904                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      1403904                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    188639936                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    188639936                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.dtb_walker       473319                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.itb_walker          224                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.inst        21936                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.data     15077077                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.l2.prefetcher        72324                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total        15644880                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      2947499                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        2947499                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.dtb_walker     25133871                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.itb_walker        11895                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.inst      1164831                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.data    800612939                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.l2.prefetcher      3840501                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         830764037                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus.inst      1164831                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1164831                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    156516136                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        156516136                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    156516136                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.dtb_walker     25133871                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.itb_walker        11895                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.inst      1164831                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.data    800612939                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.l2.prefetcher      3840501                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        987280174                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts             15637026                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             2945214                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       480059                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       478909                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       480411                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       478003                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       492461                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       494442                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       494543                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       494033                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       491752                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       493208                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       491687                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       494152                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       483599                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       484270                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       483466                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       487327                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16       493566                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17       492058                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18       492409                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19       492703                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20       497608                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21       494789                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22       494548                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23       482614                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24       480710                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25       480303                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26       480372                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27       486445                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28       490824                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29       489424                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30       490011                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31       496320                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        91419                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        91384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        91244                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        91053                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        91460                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        92998                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        92953                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        93654                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        91646                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        91493                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        92409                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        91932                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        90914                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        90884                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        91392                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        95366                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        93642                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        91578                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        92066                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        92264                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        92329                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        91556                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        92251                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        93646                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        92019                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        92335                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        92130                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        91690                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        91277                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        91410                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        91242                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        91578                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            357377126775                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           39030016896                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       621189392421                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                22854.55                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               2496.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           39725.55                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               54660                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             199526                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate             0.35                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate            6.77                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples     18328054                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    64.887596                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    64.522561                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    11.255614                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127     18144902     99.00%     99.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191       148431      0.81%     99.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255        21949      0.12%     99.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319         4097      0.02%     99.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383         1857      0.01%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447         1742      0.01%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511         3343      0.02%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575          530      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::576-639         1194      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-703            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::704-767            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::832-895            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-959            5      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total     18328054                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead        1000769664                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten      188493696                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              830.346980                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              156.394800                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 25641.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    3.85                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.24                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.61                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                1.37                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    -51831266160.939819                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    34721916166.142181                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   66632138590.734795                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  10900509965.030239                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 54380846931.903320                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 361955890134.099609                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 253376681555.661957                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  730136717182.425781                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   605.800555                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 415544694373                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  91503100000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 698194949377                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                  956                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            14272154                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                 329                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                329                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       2947499                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          14091463                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq             18496                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq              45                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            1373682                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           1373682                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq        14271197                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq        1394636                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port     49741898                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port          770                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         1800                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::total     49744468                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                49744468                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port   1189912256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port         1430                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         3600                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::total   1189917286                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               1189917286                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           17059341                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 17059341    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             17059341                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         50889831981                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy              453249                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer13.occupancy            1591749                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        89326698518                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       34102092                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     17062661                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_devices.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1205629276000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                       18                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   1.085827                       # Number of seconds simulated (Second)
simTicks                                 1085826885250                       # Number of ticks simulated (Tick)
finalTick                                4167397712750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1882.07                       # Real time elapsed on the host (Second)
hostTickRate                                576932980                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  409050464                       # Number of bytes of host memory used (Byte)
simInsts                                    152064638                       # Number of instructions simulated (Count)
simOps                                      168553949                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    80797                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      89558                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus.numCycles          4343307523                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus.cpi                 28.549952                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu_cluster.cpus.ipc                  0.035026                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus.instsAdded          169334457                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu_cluster.cpus.nonSpecInstsAdded      1651833                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu_cluster.cpus.instsIssued         179869925                       # Number of instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsIssued       224477                       # Number of squashed instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsExamined      2432338                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu_cluster.cpus.squashedOperandsExamined      1417243                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu_cluster.cpus.squashedNonSpecRemoved        14990                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu_cluster.cpus.numIssuedDist::samples   4339330381                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::mean     0.041451                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::stdev     0.276150                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::0   4219911790     97.25%     97.25% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::1     75389068      1.74%     98.99% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::2     29370311      0.68%     99.66% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::3     13510010      0.31%     99.97% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::4       535805      0.01%     99.99% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::5       613397      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::6            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::7            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::8            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::max_value            5                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::total   4339330381                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntAlu     11561576     40.89%     40.89% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntMult          637      0.00%     40.90% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntDiv         9284      0.03%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatAdd            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCmp            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCvt            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMult            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMultAcc            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatDiv            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMisc            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatSqrt            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAdd            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAddAcc            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAlu            2      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCmp            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCvt            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMisc            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMult            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMultAcc            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMatMultAcc            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShift            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShiftAcc            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdDiv            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSqrt            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAdd            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAlu            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCmp            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCvt            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatDiv            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMisc            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMult            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatSqrt            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAdd            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAlu            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceCmp            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAes            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAesMix            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash2            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash2            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma2            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma3            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdPredAlu            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::Matrix            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixMov            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixOP            0      0.00%     40.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemRead     10483225     37.08%     78.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemWrite      6217889     21.99%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::No_OpClass          751      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntAlu    104143429     57.90%     57.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntMult       705747      0.39%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntDiv       656931      0.37%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatAdd            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCmp            9      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCvt           15      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMult            6      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatDiv            5      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMisc            8      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAdd           43      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAlu           77      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCmp           56      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCvt            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMisc           73      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMult            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShift            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdDiv            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAes            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::Matrix            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixMov            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixOP            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemRead     55855578     31.05%     89.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemWrite     18507197     10.29%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::total    179869925                       # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.issueRate            0.041413                       # Inst issue rate ((Count/Cycle))
system.cpu_cluster.cpus.fuBusy               28272613                       # FU busy when requested (Count)
system.cpu_cluster.cpus.fuBusyRate           0.157184                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu_cluster.cpus.intInstQueueReads   4727561276                       # Number of integer instruction queue reads (Count)
system.cpu_cluster.cpus.intInstQueueWrites    173417609                       # Number of integer instruction queue writes (Count)
system.cpu_cluster.cpus.intInstQueueWakeupAccesses    169975179                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
system.cpu_cluster.cpus.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
system.cpu_cluster.cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.vecInstQueueReads         6044                       # Number of vector instruction queue reads (Count)
system.cpu_cluster.cpus.vecInstQueueWrites         2608                       # Number of vector instruction queue writes (Count)
system.cpu_cluster.cpus.vecInstQueueWakeupAccesses         2286                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.intAluAccesses      208138189                       # Number of integer alu accesses (Count)
system.cpu_cluster.cpus.fpAluAccesses               0                       # Number of floating point alu accesses (Count)
system.cpu_cluster.cpus.vecAluAccesses           3598                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.numSquashedInsts       200307                       # Number of squashed instructions skipped in execute (Count)
system.cpu_cluster.cpus.numSwp                      0                       # Number of swp insts executed (Count)
system.cpu_cluster.cpus.timesIdled              30015                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu_cluster.cpus.idleCycles            3977142                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu_cluster.cpus.quiesceCycles              18                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu_cluster.cpus.MemDepUnit__0.insertedLoads     46675571                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.insertedStores     18367278                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingLoads       349437                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingStores       136249                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::NoBranch        11030      0.03%      0.03% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::Return      2742697      7.97%      8.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallDirect      2559596      7.44%     15.44% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallIndirect        77472      0.23%     15.67% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectCond     27394502     79.61%     95.28% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectUncond       925897      2.69%     97.97% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectCond            0      0.00%     97.97% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectUncond       698764      2.03%    100.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::total     34409958                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::NoBranch           34      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::Return       234848     16.72%     16.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallDirect       115018      8.19%     24.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallIndirect        14186      1.01%     25.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectCond       894744     63.72%     89.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectUncond       102255      7.28%     96.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectCond            0      0.00%     96.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectUncond        43127      3.07%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::total      1404212                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::NoBranch        10996      6.17%      6.17% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::Return          220      0.12%      6.30% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallDirect        23606     13.25%     19.55% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallIndirect          684      0.38%     19.93% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectCond       138553     77.78%     97.71% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectUncond         3892      2.18%     99.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectCond            0      0.00%     99.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectUncond          182      0.10%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::total       178133                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.committed_0::NoBranch        10996      0.03%      0.03% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::Return      2507848      7.60%      7.63% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallDirect      2444578      7.41%     15.04% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallIndirect        63286      0.19%     15.23% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectCond     26499757     80.29%     95.52% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectUncond       823641      2.50%     98.01% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectCond            0      0.00%     98.01% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectUncond       655637      1.99%    100.00% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::total     33005743                       # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::NoBranch        10996      6.38%      6.38% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::Return          163      0.09%      6.47% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallDirect        21038     12.20%     18.67% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallIndirect          664      0.38%     19.05% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectCond       136681     79.25%     98.30% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectUncond         2769      1.61%     99.91% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.91% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectUncond          157      0.09%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::total       172468                       # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::NoTarget      8078630     23.48%     23.48% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::BTB     22827275     66.34%     89.82% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::RAS      2742697      7.97%     97.79% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::Indirect       761356      2.21%    100.00% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::total     34409958                       # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::NoBranch       104681     58.77%     58.77% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::Return        73140     41.06%     99.82% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallDirect          220      0.12%     99.95% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallIndirect           92      0.05%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::total       178133                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.condPredicted     27405532                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condPredictedTaken     19472336                       # Number of conditional branches predicted as taken (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect       178133                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.predTakenBTBMiss        49685                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu_cluster.cpus.branchPred.NotTakenMispredicted       104993                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu_cluster.cpus.branchPred.TakenMispredicted        73140                       # Number branches predicted taken but are actually not taken (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups     34409958                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBUpdates        92911                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.BTBHits     24256852                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.704937                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.BTBMispredicted        52452                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu_cluster.cpus.branchPred.indirectLookups       776236                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus.branchPred.indirectHits       761356                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus.branchPred.indirectMisses        14880                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::NoBranch        11030      0.03%      0.03% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::Return      2742697      7.97%      8.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallDirect      2559596      7.44%     15.44% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallIndirect        77472      0.23%     15.67% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectCond     27394502     79.61%     95.28% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectUncond       925897      2.69%     97.97% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectCond            0      0.00%     97.97% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectUncond       698764      2.03%    100.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::total     34409958                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::NoBranch        11030      0.11%      0.11% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::Return      2742697     27.01%     27.12% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallDirect        33308      0.33%     27.45% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallIndirect        77472      0.76%     28.21% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectCond      6580093     64.81%     93.02% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectUncond         9742      0.10%     93.12% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectCond            0      0.00%     93.12% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectUncond       698764      6.88%    100.00% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::total     10153106                       # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallDirect        23606     25.41%     25.41% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallIndirect            0      0.00%     25.41% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectCond        65413     70.40%     95.81% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectUncond         3892      4.19%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::total        92911                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallDirect        23606     25.41%     25.41% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%     25.41% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectCond        65413     70.40%     95.81% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectUncond         3892      4.19%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::total        92911                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.lookups       776236                       # Number of lookups (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.hits       761356                       # Number of hits of a tag (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.misses        14880                       # Number of misses (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.targetRecords          866                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.indirectRecords       777102                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu_cluster.cpus.branchPred.ras.pushes      2871916                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.pops      2871901                       # Number of times a PC was poped from the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.squashes       364052                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu_cluster.cpus.branchPred.ras.used      2507848                       # Number of times the RAS is the provider (Count)
system.cpu_cluster.cpus.branchPred.ras.correct      2507685                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu_cluster.cpus.branchPred.ras.incorrect          163                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu_cluster.cpus.commit.commitSquashedInsts      2157709                       # The number of squashed insts skipped by commit (Count)
system.cpu_cluster.cpus.commit.commitNonSpecStalls      1636843                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu_cluster.cpus.commit.branchMispredicts       150946                       # The number of times a branch was mispredicted (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::samples   4338980398                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::mean     0.038862                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::stdev     0.396727                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::0   4275784644     98.54%     98.54% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::1     25868736      0.60%     99.14% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::2     10914442      0.25%     99.39% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::3      4831272      0.11%     99.50% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::4     14406664      0.33%     99.83% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::5      2491548      0.06%     99.89% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::6       385324      0.01%     99.90% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::7       350493      0.01%     99.91% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::8      3947275      0.09%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::total   4338980398                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.amos                 0                       # Number of atomic instructions committed (Count)
system.cpu_cluster.cpus.commit.membars        1456763                       # Number of memory barriers committed (Count)
system.cpu_cluster.cpus.commit.functionCalls      2507864                       # Number of function calls committed. (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::No_OpClass           14      0.00%      0.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntAlu    102884385     61.02%     61.02% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntMult       701572      0.42%     61.43% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntDiv       656889      0.39%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatAdd            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCmp            9      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCvt           15      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMult            6      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatDiv            5      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMisc            8      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAdd           43      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAlu           77      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCmp           56      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCvt            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMisc           66      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMult            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShift            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdDiv            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAes            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::Matrix            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixMov            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixOP            0      0.00%     61.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemRead     46350659     27.49%     89.31% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemWrite     18025623     10.69%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::total    168619427                       # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.commitEligibleSamples      3947275                       # number cycles where commit BW limit reached (Cycle)
system.cpu_cluster.cpus.commitStats0.numInsts    152130116                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numOps    168619427                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numInstsNotNOP    152064638                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus.commitStats0.numOpsNotNOP    168553949                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus.commitStats0.cpi    28.549952                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus.commitStats0.ipc     0.035026                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus.commitStats0.numMemRefs     64376282                       # Number of memory references committed (Count)
system.cpu_cluster.cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu_cluster.cpus.commitStats0.numIntInsts    159549462                       # Number of integer instructions (Count)
system.cpu_cluster.cpus.commitStats0.numLoadInsts     46350659                       # Number of load instructions (Count)
system.cpu_cluster.cpus.commitStats0.numStoreInsts     18025623                       # Number of store instructions (Count)
system.cpu_cluster.cpus.commitStats0.numVecInsts         2264                       # Number of vector instructions (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::No_OpClass           14      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntAlu    102884385     61.02%     61.02% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntMult       701572      0.42%     61.43% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntDiv       656889      0.39%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatAdd            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCmp            9      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCvt           15      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMult            6      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatDiv            5      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMisc            8      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAdd           43      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAlu           77      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCmp           56      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCvt            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMisc           66      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMult            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShift            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAes            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::Matrix            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     61.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemRead     46350659     27.49%     89.31% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemWrite     18025623     10.69%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::total    168619427                       # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsControl     33005743                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsDirectControl     29767976                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsIndirectControl      3226771                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCondControl     26499757                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsUncondControl      6494990                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCall      2507864                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsReturn      2507848                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data     45326542                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total     45326542                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data     45451870                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total     45451870                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data     15989000                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total     15989000                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data     15996672                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total     15996672                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data 1112077911101                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total 1112077911101                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data 1112077911101                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total 1112077911101                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data     61315542                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total     61315542                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data     61448542                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total     61448542                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.260766                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.260766                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.260326                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.260326                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data 69552.686916                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total 69552.686916                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data 69519.329464                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total 69519.329464                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs     52162342                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets      6963493                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs      1215939                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets        46859                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs    42.898815                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets   148.605241                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks     15470825                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total     15470825                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data       518728                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total       518728                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data       518728                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total       518728                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data     15470272                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total     15470272                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data     15476477                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total     15476477                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::cpu_cluster.cpus.data         1169                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::total         1169                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data 1084816619712                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total 1084816619712                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data 1084917218212                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total 1084917218212                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus.data     88782750                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::total     88782750                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.252306                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.252306                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.251861                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.251861                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data 70122.659751                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total 70122.659751                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data 70101.045491                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total 70101.045491                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 75947.604790                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::total 75947.604790                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.replacements     15470825                       # number of replacements (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::cpu_cluster.cpus.data      1444795                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::total      1444795                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::cpu_cluster.cpus.data         9836                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::total         9836                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus.data    162485500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::total    162485500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::cpu_cluster.cpus.data      1454631                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::total      1454631                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::cpu_cluster.cpus.data     0.006762                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::total     0.006762                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus.data 16519.469296                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::total 16519.469296                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus.data         6355                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::total         6355                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus.data         3481                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::total         3481                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus.data     45748250                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::total     45748250                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus.data     0.002393                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::total     0.002393                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus.data 13142.272336                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::total 13142.272336                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data     30524758                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total     30524758                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data     14219113                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total     14219113                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data 1010175390000                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total 1010175390000                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data     44743871                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total     44743871                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.317789                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.317789                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data 71043.488437                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total 71043.488437                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data       212836                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total       212836                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data     14006277                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total     14006277                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus.data          869                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::total          869                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data 993379105250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total 993379105250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data     88782750                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::total     88782750                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.313032                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.313032                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data 70923.851160                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total 70923.851160                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 102166.570771                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::total 102166.570771                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::cpu_cluster.cpus.data       125181                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::total       125181                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::cpu_cluster.cpus.data         7464                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::total         7464                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::cpu_cluster.cpus.data       132645                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::total       132645                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::cpu_cluster.cpus.data     0.056270                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::total     0.056270                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus.data         5998                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::total         5998                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus.data     93177750                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::total     93177750                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus.data     0.045218                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::total     0.045218                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus.data 15534.803268                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::total 15534.803268                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::cpu_cluster.cpus.data          147                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::total          147                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::cpu_cluster.cpus.data          208                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::total          208                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::cpu_cluster.cpus.data          355                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::total          355                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::cpu_cluster.cpus.data     0.585915                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::total     0.585915                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus.data          207                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::total          207                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus.data      7420750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::total      7420750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus.data     0.583099                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::total     0.583099                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus.data 35849.033816                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::total 35849.033816                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::cpu_cluster.cpus.data      1453640                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::total      1453640                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::cpu_cluster.cpus.data           47                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::total           47                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::cpu_cluster.cpus.data       648250                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::total       648250                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::cpu_cluster.cpus.data      1453687                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::total      1453687                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::cpu_cluster.cpus.data     0.000032                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::total     0.000032                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus.data 13792.553191                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::total 13792.553191                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus.data           39                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::total           39                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus.data       628750                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::total       628750                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus.data     0.000027                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::total     0.000027                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus.data 16121.794872                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::total 16121.794872                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::cpu_cluster.cpus.data        10226                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::total        10226                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::cpu_cluster.cpus.data       701247                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::total       701247                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::cpu_cluster.cpus.data  20532281139                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::total  20532281139                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::cpu_cluster.cpus.data       711473                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::total       711473                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::cpu_cluster.cpus.data     0.985627                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::total     0.985627                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus.data 29279.670557                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::total 29279.670557                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus.data            9                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::total            9                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus.data       701238                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::total       701238                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus.data  20181567639                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::total  20181567639                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus.data     0.985614                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::total     0.985614                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data 28779.911584                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total 28779.911584                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data     14791558                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total     14791558                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data      1068640                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total      1068640                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data  81370239962                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total  81370239962                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data     15860198                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total     15860198                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.067379                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.067379                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data 76143.734056                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total 76143.734056                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data       305883                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total       305883                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data       762757                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total       762757                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          300                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::total          300                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data  71255946823                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total  71255946823                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.048093                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.048093                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data 93418.935287                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total 93418.935287                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs     63873725                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs     15470825                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs     4.128657                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::0          121                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::1          346                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::2           45                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.tagAccesses    144184545                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.dcache.tags.dataAccesses    144184545                       # Number of data accesses (Count)
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.decode.idleCycles     19016356                       # Number of cycles decode is idle (Cycle)
system.cpu_cluster.cpus.decode.blockedCycles   4261235517                       # Number of cycles decode is blocked (Cycle)
system.cpu_cluster.cpus.decode.runCycles     30673724                       # Number of cycles decode is running (Cycle)
system.cpu_cluster.cpus.decode.unblockCycles     28229437                       # Number of cycles decode is unblocking (Cycle)
system.cpu_cluster.cpus.decode.squashCycles       175347                       # Number of cycles decode is squashing (Cycle)
system.cpu_cluster.cpus.decode.branchResolved     22468099                       # Number of times decode resolved a branch (Count)
system.cpu_cluster.cpus.decode.branchMispred        27972                       # Number of times decode detected a branch misprediction (Count)
system.cpu_cluster.cpus.decode.decodedInsts    172134434                       # Number of instructions handled by decode (Count)
system.cpu_cluster.cpus.decode.squashedInsts       804377                       # Number of squashed instructions handled by decode (Count)
system.cpu_cluster.cpus.executeStats0.numInsts    174292740                       # Number of executed instructions (Count)
system.cpu_cluster.cpus.executeStats0.numNop        66971                       # Number of nop insts executed (Count)
system.cpu_cluster.cpus.executeStats0.numBranches     33278228                       # Number of branches executed (Count)
system.cpu_cluster.cpus.executeStats0.numLoadInsts     50780650                       # Number of load instructions executed (Count)
system.cpu_cluster.cpus.executeStats0.numStoreInsts     18120225                       # Number of stores executed (Count)
system.cpu_cluster.cpus.executeStats0.instRate     0.040129                       # Inst execution rate ((Count/Cycle))
system.cpu_cluster.cpus.executeStats0.numCCRegReads     27946290                       # Number of times the CC registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numCCRegWrites     28004751                       # Number of times the CC registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegReads    219236439                       # Number of times the integer registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegWrites    117593516                       # Number of times the integer registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numMemRefs     68900875                       # Number of memory refs (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegReads   4539380559                       # Number of times the Misc registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegWrites      6016830                       # Number of times the Misc registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegReads         1971                       # Number of times the vector registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegWrites          782                       # Number of times the vector registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus.fetch.predictedBranches     26331328                       # Number of branches that fetch has predicted taken (Count)
system.cpu_cluster.cpus.fetch.cycles       4333500728                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu_cluster.cpus.fetch.squashCycles       405690                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu_cluster.cpus.fetch.tlbCycles         34976                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu_cluster.cpus.fetch.miscStallCycles      1579441                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu_cluster.cpus.fetch.pendingTrapStallCycles         8950                       # Number of stall cycles due to pending traps (Cycle)
system.cpu_cluster.cpus.fetch.pendingQuiesceStallCycles         7997                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu_cluster.cpus.fetch.icacheWaitRetryStallCycles        15868                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu_cluster.cpus.fetch.cacheLines     62129736                       # Number of cache lines fetched (Count)
system.cpu_cluster.cpus.fetch.icacheSquashes        13432                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.tlbSquashes          206                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.nisnDist::samples   4339330381                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::mean     0.040714                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::stdev     0.303414                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::0   4248742526     97.91%     97.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::1     33422645      0.77%     98.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::2     28247541      0.65%     99.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::3     28917669      0.67%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::total   4339330381                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetchStats0.numInsts    159277585                       # Number of instructions fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.fetchRate     0.036672                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu_cluster.cpus.fetchStats0.numBranches     34409958                       # Number of branches fetched (Count)
system.cpu_cluster.cpus.fetchStats0.branchRate     0.007923                       # Number of branch fetches per cycle (Ratio)
system.cpu_cluster.cpus.fetchStats0.icacheStallCycles      3979576                       # ICache total stall cycles (Cycle)
system.cpu_cluster.cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst     61947242                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total     61947242                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst     61947242                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total     61947242                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.demandMisses::cpu_cluster.cpus.inst       182391                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.demandMisses::total       182391                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::cpu_cluster.cpus.inst       182391                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::total       182391                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst   2458761600                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total   2458761600                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst   2458761600                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total   2458761600                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst     62129633                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total     62129633                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst     62129633                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total     62129633                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.002936                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.002936                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.002936                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.002936                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst 13480.717799                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total 13480.717799                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst 13480.717799                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total 13480.717799                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs       800862                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets           61                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCauses::no_mshrs         7319                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.avgBlocked::no_mshrs   109.422325                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.avgBlocked::no_targets    30.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.writebacks::writebacks       178599                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.writebacks::total       178599                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::cpu_cluster.cpus.inst         3793                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::total         3793                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::cpu_cluster.cpus.inst         3793                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::total         3793                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::cpu_cluster.cpus.inst       178598                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::total       178598                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::cpu_cluster.cpus.inst       178598                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::total       178598                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::cpu_cluster.cpus.inst   2232663154                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::total   2232663154                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::cpu_cluster.cpus.inst   2232663154                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::total   2232663154                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissRate::cpu_cluster.cpus.inst     0.002875                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMshrMissRate::total     0.002875                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::cpu_cluster.cpus.inst     0.002875                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::total     0.002875                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 12501.053506                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::total 12501.053506                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 12501.053506                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::total 12501.053506                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.replacements       178599                       # number of replacements (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::cpu_cluster.cpus.inst     61947242                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::total     61947242                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::cpu_cluster.cpus.inst       182391                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::total       182391                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::cpu_cluster.cpus.inst   2458761600                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::total   2458761600                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.accesses::cpu_cluster.cpus.inst     62129633                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.accesses::total     62129633                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.missRate::cpu_cluster.cpus.inst     0.002936                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.missRate::total     0.002936                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::cpu_cluster.cpus.inst 13480.717799                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::total 13480.717799                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::cpu_cluster.cpus.inst         3793                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::total         3793                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::cpu_cluster.cpus.inst       178598                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::total       178598                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus.inst   2232663154                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::total   2232663154                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::cpu_cluster.cpus.inst     0.002875                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::total     0.002875                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.inst 12501.053506                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::total 12501.053506                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.icache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.icache.tags.totalRefs     62125739                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.sampledRefs       178599                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.avgRefs   347.850430                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.icache.tags.occupancies::cpu_cluster.cpus.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::cpu_cluster.cpus.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::0          170                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::1          295                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::2           47                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.icache.tags.tagAccesses    124437865                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.icache.tags.dataAccesses    124437865                       # Number of data accesses (Count)
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.iew.idleCycles              0                       # Number of cycles IEW is idle (Cycle)
system.cpu_cluster.cpus.iew.squashCycles       175347                       # Number of cycles IEW is squashing (Cycle)
system.cpu_cluster.cpus.iew.blockCycles     202366983                       # Number of cycles IEW is blocking (Cycle)
system.cpu_cluster.cpus.iew.unblockCycles   1299427572                       # Number of cycles IEW is unblocking (Cycle)
system.cpu_cluster.cpus.iew.dispatchedInsts    171053261                       # Number of instructions dispatched to IQ (Count)
system.cpu_cluster.cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu_cluster.cpus.iew.dispLoadInsts     46675571                       # Number of dispatched load instructions (Count)
system.cpu_cluster.cpus.iew.dispStoreInsts     18367278                       # Number of dispatched store instructions (Count)
system.cpu_cluster.cpus.iew.dispNonSpecInsts      1592852                       # Number of dispatched non-speculative instructions (Count)
system.cpu_cluster.cpus.iew.iqFullEvents         1775                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.lsqFullEvents   1299206001                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.memOrderViolationEvents         1598                       # Number of memory order violations (Count)
system.cpu_cluster.cpus.iew.predictedTakenIncorrect        74266                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu_cluster.cpus.iew.predictedNotTakenIncorrect        84865                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu_cluster.cpus.iew.branchMispredicts       159131                       # Number of branch mispredicts detected at execute (Count)
system.cpu_cluster.cpus.iew.instsToCommit    170017023                       # Cumulative count of insts sent to commit (Count)
system.cpu_cluster.cpus.iew.writebackCount    169977465                       # Cumulative count of insts written-back (Count)
system.cpu_cluster.cpus.iew.producerInst     84960897                       # Number of instructions producing a value (Count)
system.cpu_cluster.cpus.iew.consumerInst    126538108                       # Number of instructions consuming a value (Count)
system.cpu_cluster.cpus.iew.wbRate           0.039135                       # Insts written-back per cycle ((Count/Cycle))
system.cpu_cluster.cpus.iew.wbFanout         0.671425                       # Average fanout of values written-back ((Count/Count))
system.cpu_cluster.cpus.lsq0.forwLoads         224097                       # Number of loads that had data forwarded from stores (Count)
system.cpu_cluster.cpus.lsq0.squashedLoads       324912                       # Number of loads squashed (Count)
system.cpu_cluster.cpus.lsq0.ignoredResponses          101                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu_cluster.cpus.lsq0.memOrderViolation         1598                       # Number of memory ordering violations (Count)
system.cpu_cluster.cpus.lsq0.squashedStores       341655                       # Number of stores squashed (Count)
system.cpu_cluster.cpus.lsq0.rescheduledLoads        25374                       # Number of loads that were rescheduled (Count)
system.cpu_cluster.cpus.lsq0.blockedByCache      1212911                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu_cluster.cpus.lsq0.loadToUse::samples     46218332                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::mean   100.833975                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::stdev   172.175312                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::0-9     31089467     67.27%     67.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::10-19       108305      0.23%     67.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::20-29       763223      1.65%     69.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::30-39         8033      0.02%     69.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::40-49         4598      0.01%     69.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::50-59         6601      0.01%     69.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::60-69        13666      0.03%     69.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::70-79        11048      0.02%     69.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::80-89        10048      0.02%     69.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::90-99         9513      0.02%     69.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::100-109         9431      0.02%     69.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::110-119        13121      0.03%     69.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::120-129         8983      0.02%     69.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::130-139         8869      0.02%     69.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::140-149         8653      0.02%     69.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::150-159         9008      0.02%     69.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::160-169        13882      0.03%     69.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::170-179        12143      0.03%     69.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::180-189        13286      0.03%     69.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::190-199        18384      0.04%     69.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::200-209        22564      0.05%     69.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::210-219        33196      0.07%     69.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::220-229        47767      0.10%     69.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::230-239        52803      0.11%     69.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::240-249        41631      0.09%     69.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::250-259        60393      0.13%     70.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::260-269        48535      0.11%     70.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::270-279        53652      0.12%     70.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::280-289      8089395     17.50%     87.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::290-299        23796      0.05%     87.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::overflows      5604338     12.13%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::max_value         3900                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::total     46218332                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.mmu.alignFaults             1                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus.mmu.prefetchFaults          580                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus.mmu.permsFaults          1063                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus.mmu.dtb.readHits     40016033                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.dtb.readMisses     11579260                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeHits     17766668                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.dtb.writeMisses       689305                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.dtb.inserts      12159616                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlb          248                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.dtb.flushedEntries         1165                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.readAccesses     51595293                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeAccesses     18455973                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.hits         57782701                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.dtb.misses       12268565                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.dtb.accesses     70051266                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walks      5376908                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongDescriptor      5376908                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level1          283                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2           50                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3      5268206                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.squashedBefore        66394                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::samples      5310514                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::mean   403.549449                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::stdev  6588.017894                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::0-65535      5297754     99.76%     99.76% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::65536-131071         9357      0.18%     99.94% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::131072-196607         2657      0.05%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::196608-262143          256      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::262144-327679           49      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::327680-393215          267      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::393216-458751           85      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::458752-524287           77      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::524288-589823            9      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::655360-720895            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::786432-851967            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::total      5310514                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::samples      5300752                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::mean  7665.629377                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::gmean  4612.036487                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::stdev 19346.242661                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::0-65535      5056579     95.39%     95.39% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::65536-131071       227815      4.30%     99.69% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::131072-196607         6750      0.13%     99.82% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::196608-262143         4116      0.08%     99.90% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::262144-327679          166      0.00%     99.90% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::327680-393215         4656      0.09%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::393216-458751          256      0.00%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::458752-524287          356      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::524288-589823           39      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::589824-655359            5      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::655360-720895            2      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::720896-786431            6      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::786432-851967            4      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::851968-917503            2      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::total      5300752                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::samples -48059244144                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::mean     1.202476                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::0-1 -49087129894    102.14%    102.14% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::2-3    722322250     -1.50%    100.64% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::4-5     76789000     -0.16%    100.48% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::6-7    161387750     -0.34%    100.14% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::8-9      9120250     -0.02%    100.12% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::10-11      1203250     -0.00%    100.12% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::12-13       252000     -0.00%    100.12% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::14-15     56739750     -0.12%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::16-17         1250     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::18-19         1250     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::20-21        69000     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::total -48059244144                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::4KiB      5268206     99.99%     99.99% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::2MiB           50      0.00%     99.99% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::1GiB          283      0.01%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::total      5268539                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Data      5376908                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::total      5376908                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Data      5268539                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::total      5268539                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin::total     10645447                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.itb.instHits     62130549                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.itb.instMisses          904                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.itb.inserts           667                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlb          248                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.itb.flushedEntries          317                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.itb.instAccesses     62131453                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.itb.hits         62130549                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.itb.misses            904                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.itb.accesses     62131453                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walks          813                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongDescriptor          813                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level1            1                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level3          575                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.itb_walker.squashedBefore           72                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::samples          741                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::mean    65.114710                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::stdev   469.934894                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::0-1023          727     98.11%     98.11% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::1024-2047            6      0.81%     98.92% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::2048-3071            4      0.54%     99.46% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::3072-4095            3      0.40%     99.87% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::8192-9215            1      0.13%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::total          741                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::samples          648                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::mean 31749.228395                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::gmean  9138.263407                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::stdev 48250.133131                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::0-32767          424     65.43%     65.43% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::65536-98303          197     30.40%     95.83% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::98304-131071            8      1.23%     97.07% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::131072-163839            7      1.08%     98.15% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::163840-196607            4      0.62%     98.77% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::196608-229375            2      0.31%     99.07% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::294912-327679            2      0.31%     99.38% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::327680-360447            4      0.62%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::total          648                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::samples   7767216704                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::mean     0.651000                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::stdev     0.476654                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::0   2710757942     34.90%     34.90% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::1   5056458762     65.10%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::total   7767216704                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::4KiB          575     99.83%     99.83% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::1GiB            1      0.17%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::total          576                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Inst          813                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::total          813                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Inst          576                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::total          576                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin::total         1389                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.l2_shared.partialHits      5368735                       # partial translation hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instHits          840                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instMisses           64                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readHits     11576714                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readMisses         2546                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeHits       682349                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeMisses         6956                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.inserts      5270493                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlb          248                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushedEntries         5412                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readAccesses     11579260                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeAccesses       689305                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instAccesses          904                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.hits     12259903                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.misses         9566                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.accesses     12269469                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.numTransitions           36                       # Number of power state transitions (Count)
system.cpu_cluster.cpus.power_state.ticksClkGated::samples           18                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::mean          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::underflows           18    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::max_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::total           18                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON 1085938882981                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::CLK_GATED         4518                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.rename.squashCycles       175347                       # Number of cycles rename is squashing (Cycle)
system.cpu_cluster.cpus.rename.idleCycles     31499303                       # Number of cycles rename is idle (Cycle)
system.cpu_cluster.cpus.rename.blockCycles   1556097276                       # Number of cycles rename is blocking (Cycle)
system.cpu_cluster.cpus.rename.serializeStallCycles     67686785                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu_cluster.cpus.rename.runCycles     43954486                       # Number of cycles rename is running (Cycle)
system.cpu_cluster.cpus.rename.unblockCycles   2639917184                       # Number of cycles rename is unblocking (Cycle)
system.cpu_cluster.cpus.rename.renamedInsts    171318210                       # Number of instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.squashedInsts       264274                       # Number of squashed instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.ROBFullEvents       990475                       # Number of times rename has blocked due to ROB full (Count)
system.cpu_cluster.cpus.rename.IQFullEvents      1374904                       # Number of times rename has blocked due to IQ full (Count)
system.cpu_cluster.cpus.rename.LQFullEvents   2606649745                       # Number of times rename has blocked due to LQ full (Count)
system.cpu_cluster.cpus.rename.SQFullEvents     15205700                       # Number of times rename has blocked due to SQ full (Count)
system.cpu_cluster.cpus.rename.fullRegistersEvents         3656                       # Number of times there has been no free registers (Count)
system.cpu_cluster.cpus.rename.renamedOperands    158236414                       # Number of destination operands rename has renamed (Count)
system.cpu_cluster.cpus.rename.lookups      241587781                       # Number of register rename lookups that rename has made (Count)
system.cpu_cluster.cpus.rename.intLookups    203359895                       # Number of integer rename lookups (Count)
system.cpu_cluster.cpus.rename.vecLookups         2169                       # Number of vector rename lookups (Count)
system.cpu_cluster.cpus.rename.committedMaps    155505410                       # Number of HB maps that are committed (Count)
system.cpu_cluster.cpus.rename.undoneMaps      2730999                       # Number of HB maps that are undone due to squashing (Count)
system.cpu_cluster.cpus.rename.serializing      2832327                       # count of serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.tempSerializing      1593872                       # count of temporary serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.skidInsts     61209014                       # count of insts added to the skid buffer (Count)
system.cpu_cluster.cpus.rob.reads          4505655111                       # The number of ROB reads (Count)
system.cpu_cluster.cpus.rob.writes          341893072                       # The number of ROB writes (Count)
system.cpu_cluster.cpus.thread_0.numInsts    152064638                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps     168553949                       # Number of Ops committed (Count)
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.dtb_walker      5037945                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.itb_walker          474                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.inst       158433                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.data       839086                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::total       6035938                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.dtb_walker      5037945                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.itb_walker          474                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.inst       158433                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.data       839086                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::total      6035938                       # number of overall hits (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.dtb_walker       228083                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.itb_walker          224                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.inst        20165                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.data     13929317                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::total     14177789                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.dtb_walker       228083                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.itb_walker          224                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.inst        20165                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.data     13929317                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::total     14177789                       # number of overall misses (Count)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.dtb_walker  17378809557                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.itb_walker     17658559                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.inst   1622278000                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.data 1050604405250                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::total 1069623151366                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.dtb_walker  17378809557                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.itb_walker     17658559                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.inst   1622278000                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.data 1050604405250                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::total 1069623151366                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.dtb_walker      5266028                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.itb_walker          698                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.inst       178598                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.data     14768403                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::total     20213727                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.dtb_walker      5266028                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.itb_walker          698                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.inst       178598                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.data     14768403                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::total     20213727                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.043312                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.itb_walker     0.320917                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.inst     0.112907                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.data     0.943184                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::total     0.701394                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.043312                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.itb_walker     0.320917                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.inst     0.112907                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.data     0.943184                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::total     0.701394                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 76195.111240                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 78832.852679                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.inst 80450.185966                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.data 75423.971272                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::total 75443.579487                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 76195.111240                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 78832.852679                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.inst 80450.185966                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.data 75423.971272                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::total 75443.579487                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.writebacks::writebacks      1414657                       # number of writebacks (Count)
system.cpu_cluster.l2.writebacks::total       1414657                       # number of writebacks (Count)
system.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus.mmu.itb_walker            5                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus.data           34                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.demandMshrHits::total           39                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus.mmu.itb_walker            5                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus.data           34                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::total           39                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.dtb_walker       228083                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.itb_walker          219                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.inst        20165                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.data     13929283                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::total     14177750                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.dtb_walker       228083                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.itb_walker          219                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.inst        20165                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.data     13929283                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.l2.prefetcher        32933                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::total     14210683                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus.data         1169                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::total         1169                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker  16694560557                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker     16734062                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.inst   1561779751                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.data 1008815120770                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::total 1027088195140                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker  16694560557                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker     16734062                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.inst   1561779751                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.data 1008815120770                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.l2.prefetcher   4702565152                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::total 1031790760292                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus.data     84654750                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::total     84654750                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.043312                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.313754                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.inst     0.112907                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.data     0.943181                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::total     0.701392                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.043312                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.313754                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.inst     0.112907                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.data     0.943181                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::total     0.703021                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 73195.111240                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 76411.242009                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 77450.024845                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.data 72424.052320                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::total 72443.666671                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 73195.111240                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 76411.242009                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 77450.024845                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.data 72424.052320                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.l2.prefetcher 142791.885100                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::total 72606.697390                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 72416.381523                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::total 72416.381523                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.replacements           14902348                       # number of replacements (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::cpu_cluster.l2.prefetcher        32933                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::total        32933                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::cpu_cluster.l2.prefetcher   4702565152                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::total   4702565152                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::cpu_cluster.l2.prefetcher 142791.885100                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::total 142791.885100                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus.data         9933                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.hits::total         9933                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus.data       692489                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.misses::total       692489                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus.data        15250                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.missLatency::total        15250                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus.data       702422                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::total       702422                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus.data     0.985859                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.missRate::total     0.985859                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus.data     0.022022                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::total     0.022022                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus.data       692489                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::total       692489                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data  16869442097                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total  16869442097                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data     0.985859                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::total     0.985859                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 24360.592149                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 24360.592149                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus.inst       158433                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.hits::total       158433                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus.inst        20165                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::total        20165                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus.inst   1622278000                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.missLatency::total   1622278000                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus.inst       178598                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.accesses::total       178598                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus.inst     0.112907                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.missRate::total     0.112907                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus.inst 80450.185966                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::total 80450.185966                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus.inst        20165                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::total        20165                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus.inst   1561779751                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::total   1561779751                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus.inst     0.112907                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::total     0.112907                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus.inst 77450.024845                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::total 77450.024845                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus.data        80423                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.hits::total        80423                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus.data       678024                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.misses::total       678024                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus.data  70147905500                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.missLatency::total  70147905500                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus.data       758447                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.accesses::total       758447                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus.data     0.893964                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.missRate::total     0.893964                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 103459.325186                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMissLatency::total 103459.325186                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus.data            2                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrHits::total            2                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus.data       678022                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::total       678022                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data  68113816770                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::total  68113816770                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus.data     0.893961                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::total     0.893961                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 100459.596842                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 100459.596842                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.dtb_walker      5037945                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.itb_walker          474                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::total      5038419                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.dtb_walker       228083                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.itb_walker          224                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::total       228307                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.dtb_walker  17378809557                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.itb_walker     17658559                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::total  17396468116                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.dtb_walker      5266028                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.itb_walker          698                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::total      5266726                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.dtb_walker     0.043312                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.itb_walker     0.320917                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::total     0.043349                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 76195.111240                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.itb_walker 78832.852679                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::total 76197.699221                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.mshrHits::cpu_cluster.cpus.mmu.itb_walker            5                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.l2.ReadReq.mshrHits::total            5                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.dtb_walker       228083                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.itb_walker          219                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::total       228302                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus.data          869                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::total          869                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker  16694560557                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.itb_walker     16734062                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::total  16711294619                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data     84654750                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::total     84654750                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.043312                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.313754                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::total     0.043348                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 73195.111240                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 76411.242009                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::total 73198.196332                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 97416.283084                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::total 97416.283084                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.data       758663                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::total       758663                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.data     13251293                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::total     13251293                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.data 980456499750                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::total 980456499750                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.data     14009956                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::total     14009956                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.945848                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::total     0.945848                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 73989.496704                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 73989.496704                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus.data           32                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrHits::total           32                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data     13251261                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::total     13251261                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data 940701304000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total 940701304000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.945846                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.945846                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 70989.568766                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 70989.568766                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.misses::cpu_cluster.cpus.data           39                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.misses::total           39                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::cpu_cluster.cpus.data       599500                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::total       599500                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.accesses::cpu_cluster.cpus.data           39                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.accesses::total           39                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::cpu_cluster.cpus.data 15371.794872                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::total 15371.794872                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::cpu_cluster.cpus.data           39                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::total           39                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus.data       482500                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::total       482500                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 12371.794872                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::total 12371.794872                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus.data         9133                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.misses::total         9133                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus.data     10104250                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.missLatency::total     10104250                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus.data         9133                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.accesses::total         9133                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus.data  1106.345122                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::total  1106.345122                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus.data         9133                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMisses::total         9133                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus.data    113642143                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::total    113642143                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 12443.024526                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::total 12443.024526                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          300                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WriteReq.mshrUncacheable::total          300                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WritebackClean.hits::writebacks     13442410                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.hits::total     13442410                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.accesses::writebacks     13442410                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackClean.accesses::total     13442410                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.hits::writebacks      2207010                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.hits::total      2207010                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::writebacks      2207010                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::total      2207010                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.prefetcher.demandMshrMisses     14177750                       # demands not covered by prefetchs (Count)
system.cpu_cluster.l2.prefetcher.pfIssued        34406                       # number of hwpf issued (Count)
system.cpu_cluster.l2.prefetcher.pfUnused        32698                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.l2.prefetcher.pfUseful            1                       # number of useful prefetch (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.l2.prefetcher.accuracy     0.000029                       # accuracy of the prefetcher (Count)
system.cpu_cluster.l2.prefetcher.coverage     0.000000                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.l2.prefetcher.pfHitInCache         1385                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.l2.prefetcher.pfHitInMSHR           88                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.l2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.l2.prefetcher.pfLate          1473                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.l2.prefetcher.pfIdentified        34458                       # number of prefetch candidates identified (Count)
system.cpu_cluster.l2.prefetcher.pfBufferHit           47                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedDemand            2                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.l2.prefetcher.pfSpanPage         7382                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.tags.tagsInUse     16372.727176                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.l2.tags.totalRefs         21956956                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.sampledRefs       15909873                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.avgRefs           1.380084                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.l2.tags.warmupTick               0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.l2.tags.occupancies::writebacks 16126.320046                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.dtb_walker   244.675432                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.itb_walker     0.245667                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.l2.prefetcher     1.486032                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.avgOccs::writebacks     0.984272                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.dtb_walker     0.014934                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.itb_walker     0.000015                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.l2.prefetcher     0.000091                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::total     0.999312                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.occupanciesTaskId::1022           98                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1023           66                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1024        16019                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::0            7                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::1           16                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::2           50                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::3           25                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::2           44                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::3           21                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::0          305                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::1         1432                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::2         6313                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::3         7962                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::4            7                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.005981                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1023     0.004028                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.977722                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.tagAccesses      601106202                       # Number of tag accesses (Count)
system.cpu_cluster.l2.tags.dataAccesses     601106202                       # Number of data accesses (Count)
system.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.transDist::ReadReq      5315058                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadResp     19503613                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteReq          300                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteResp          300                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackDirty      3621667                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackClean     13442414                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanEvict     13487691                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::HardPFReq        62724                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeReq         9133                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::SCUpgradeReq           39                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeResp         9172                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExReq       758447                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExResp       758447                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadCleanReq       178598                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadSharedReq     14009956                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateReq       702422                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateResp       702422                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port       535796                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port     46433157                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port         1532                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port     10579383                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount::total     57549868                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port     22860672                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port   1935315158                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port         5584                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port     42128224                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize::total   2000309638                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.snoops            15012535                       # Total snoops (Count)
system.cpu_cluster.toL2Bus.snoopTraffic      90917752                       # Total snoop traffic (Byte)
system.cpu_cluster.toL2Bus.snoopFanout::samples     36038602                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::mean     0.001329                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::stdev     0.036425                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::0     35990723     99.87%     99.87% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::1        47879      0.13%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::total     36038602                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.occupancy  14497213762                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer0.occupancy     89340585                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer1.occupancy   7565355721                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer2.occupancy       418130                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer3.occupancy   2656846256                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.snoop_filter.totRequests     31587497                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests     15838558                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.totSnoops          204                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops          204                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.transDist::ReadReq                   327                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  327                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                   29                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                  29                       # Transaction distribution (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.realview_io.pio          602                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.uart0.pio          110                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::total          712                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                      712                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.realview_io.pio         1204                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.uart0.pio          110                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::total         1314                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                      1314                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer14.occupancy              111250                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer4.occupancy               311001                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy              683000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   1412801.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.dtb_walker::samples    228075.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.itb_walker::samples       219.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.inst::samples     20165.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.data::samples  13922936.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.l2.prefetcher::samples     32513.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000016871                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.013373466834                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        56694                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        56694                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            29049501                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            1383273                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                    14210346                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    1414657                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                  14210346                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  1414657                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   6438                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                  1856                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                      2284                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6              14210346                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              1414657                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                13529863                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  132363                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  147071                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  155283                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                  131273                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   79582                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                    7739                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    5305                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                    5196                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                    3867                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                   3058                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                   1871                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                    912                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                    524                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                  16777                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                  19492                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  25314                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  33996                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  45740                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  57890                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  66129                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  70051                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  72585                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  80014                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  85340                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  79257                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  74927                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  77648                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  80922                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  83364                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  83721                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  82562                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                  29748                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                  26199                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                  23827                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                  21501                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                  19084                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                  17062                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                  15594                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                  14234                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                  12739                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                  10875                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                   9097                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                   7391                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                   6132                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                   5068                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   4328                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   3718                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                   3241                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                   2860                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                   2536                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                   2311                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                   2149                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                   2174                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                   2236                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                   2354                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                   2540                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                   2675                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                   3433                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                   4309                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                   5180                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                   5789                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                   6688                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        56694                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     250.536618                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   2180.133369                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023        55797     98.42%     98.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-2047           46      0.08%     98.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-3071           29      0.05%     98.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-4095           11      0.02%     98.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-5119           26      0.05%     98.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5120-6143           35      0.06%     98.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-7167           58      0.10%     98.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7168-8191           68      0.12%     98.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-9215           72      0.13%     99.03% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9216-10239           48      0.08%     99.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10240-11263           42      0.07%     99.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11264-12287           35      0.06%     99.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12288-13311           31      0.05%     99.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13312-14335           33      0.06%     99.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14336-15359           20      0.04%     99.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15360-16383           26      0.05%     99.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16384-17407           30      0.05%     99.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::17408-18431           17      0.03%     99.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18432-19455           18      0.03%     99.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::19456-20479            7      0.01%     99.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20480-21503           15      0.03%     99.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::21504-22527           16      0.03%     99.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22528-23551           14      0.02%     99.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::23552-24575           10      0.02%     99.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24576-25599           19      0.03%     99.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::25600-26623           24      0.04%     99.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26624-27647           15      0.03%     99.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::27648-28671           14      0.02%     99.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28672-29695           21      0.04%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::29696-30719           24      0.04%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::30720-31743           19      0.03%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::31744-32767           16      0.03%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32768-33791           14      0.02%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::33792-34815            6      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::34816-35839            5      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::35840-36863            9      0.02%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36864-37887            4      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         56694                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        56694                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      24.919833                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     20.569321                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev     24.910020                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-31         47985     84.64%     84.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-47          1149      2.03%     86.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-63          3748      6.61%     93.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-79          2560      4.52%     97.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::80-95           102      0.18%     97.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::96-111          135      0.24%     98.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::112-127          586      1.03%     99.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-143          328      0.58%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::144-159           14      0.02%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::160-175            1      0.00%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::176-191           18      0.03%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::192-207           20      0.04%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::304-319            1      0.00%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::416-431            1      0.00%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::432-447            2      0.00%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::496-511           23      0.04%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::512-527           19      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::528-543            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         56694                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  412032                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               909462144                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             90538048                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              837575636.00076652                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              83381659.84824975                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  1085826825750                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      69492.90                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.dtb_walker     14596800                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.itb_walker        14016                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.inst      1290560                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.data    891067904                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.l2.prefetcher      2080832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     90419520                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.dtb_walker 13443026.874987760559                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.itb_walker 12908.134980257895                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.inst 1188550.419529225910                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.data 820635329.723707556725                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.l2.prefetcher 1916357.043895547744                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 83272500.642845913768                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.dtb_walker       228083                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.itb_walker          219                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.inst        20165                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.data     13929116                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.l2.prefetcher        32763                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      1414657                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.dtb_walker   8776277287                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.itb_walker      8939377                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.inst    857436227                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.data 530326241335                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.l2.prefetcher   3551504294                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 26040956909378                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.dtb_walker     38478.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.itb_walker     40819.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.inst     42521.01                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.data     38073.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.l2.prefetcher    108399.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  18407965.26                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.dtb_walker     14597312                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.itb_walker        14016                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.inst      1290624                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.data    891463424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.l2.prefetcher      2096832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      909462208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus.inst      1290624                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      1290624                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     90538048                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     90538048                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.dtb_walker       228083                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.itb_walker          219                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.inst        20166                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.data     13929116                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.l2.prefetcher        32763                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total        14210347                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      1414657                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        1414657                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.dtb_walker     13443498                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.itb_walker        12908                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.inst      1188609                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.data    820999587                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.l2.prefetcher      1931092                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         837575695                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus.inst      1188609                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1188609                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     83381660                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         83381660                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     83381660                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.dtb_walker     13443498                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.itb_walker        12908                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.inst      1188609                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.data    820999587                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.l2.prefetcher      1931092                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        920957355                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts             14203908                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             1412805                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       438773                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       438314                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       438769                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       439665                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       442473                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       443369                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       442608                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       445448                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       447724                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       449705                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       448222                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       448100                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       434671                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       435362                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       434817                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       438467                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16       439426                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17       438185                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18       438091                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19       438402                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20       439551                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21       437477                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22       437903                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23       439779                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24       443467                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25       442301                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26       442703                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27       448193                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28       467095                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29       466033                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30       465216                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31       453599                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        43599                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        43884                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        43544                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        43611                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        43500                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        44386                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        43684                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        44539                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        43688                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        44035                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        44802                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        44575                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        43350                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        43338                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        43954                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        47335                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        45659                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        43671                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        43799                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        44104                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        44203                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        43571                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        44288                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        44385                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        44570                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        44448                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        44406                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        45053                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        43624                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        43796                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        43699                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        43705                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            303886266652                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           35452954368                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       543520398520                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                21394.55                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               2496.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           38265.55                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               24824                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              97795                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate             0.17                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate            6.92                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples     15494094                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    64.506491                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    64.297473                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev     8.498535                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127     15406026     99.43%     99.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191        71052      0.46%     99.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255        10561      0.07%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319         2255      0.01%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383          970      0.01%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447          986      0.01%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511         1420      0.01%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575          280      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::576-639          533      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-703            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::704-767            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-831            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::832-895            4      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-959            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total     15494094                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead         909050112                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten       90419520                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              837.196172                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               83.272501                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 25641.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    3.59                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.27                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.32                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                0.79                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    -43816855752.461411                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    29353039290.557724                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   60525364659.243637                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  5228888505.984138                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 48992728520.737419                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 330065426689.011353                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 225698245508.680145                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  656046837421.636719                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   604.191005                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 358837760379                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  82436865000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 644552268371                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                  869                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            13533363                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                 300                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                300                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1414657                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          13487676                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              9302                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq              39                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             677853                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            677853                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq        13532493                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq         692489                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port     44024856                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port          712                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         1626                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::total     44027194                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                44027194                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port   1000000256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port         1314                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         3252                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::total   1000004822                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               1000004822                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           14913345                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 14913345    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             14913345                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         38132746261                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy              422749                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer13.occupancy            1438250                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        81395817410                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       29816793                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     14914006                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_devices.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1086160634000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                       18                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   1.041779                       # Number of seconds simulated (Second)
simTicks                                 1041778777250                       # Number of ticks simulated (Tick)
finalTick                                5209509190750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1683.49                       # Real time elapsed on the host (Second)
hostTickRate                                618820785                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  409050464                       # Number of bytes of host memory used (Byte)
simInsts                                    105748515                       # Number of instructions simulated (Count)
simOps                                      114260433                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    62815                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      67871                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus.numCycles          4167115091                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus.cpi                 39.387925                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu_cluster.cpus.ipc                  0.025388                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus.instsAdded          114731086                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu_cluster.cpus.nonSpecInstsAdded       850873                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu_cluster.cpus.instsIssued         117632811                       # Number of instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsIssued       115589                       # Number of squashed instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsExamined      1321523                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu_cluster.cpus.squashedOperandsExamined       781457                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu_cluster.cpus.squashedNonSpecRemoved         9361                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu_cluster.cpus.numIssuedDist::samples   4163085401                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::mean     0.028256                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::stdev     0.217933                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::0   4077575799     97.95%     97.95% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::1     61788247      1.48%     99.43% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::2     16196010      0.39%     99.82% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::3      6955616      0.17%     99.99% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::4       262949      0.01%     99.99% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::5       306780      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::6            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::7            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::8            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::max_value            5                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::total   4163085401                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntAlu      5906600     40.21%     40.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntMult          616      0.00%     40.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntDiv         8913      0.06%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatAdd            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCmp            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCvt            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMult            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMultAcc            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatDiv            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMisc            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatSqrt            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAdd            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAddAcc            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAlu            2      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCmp            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCvt            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMisc            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMult            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMultAcc            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMatMultAcc            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShift            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShiftAcc            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdDiv            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSqrt            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAdd            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAlu            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCmp            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCvt            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatDiv            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMisc            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMult            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatSqrt            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAdd            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAlu            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceCmp            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAes            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAesMix            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash2            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash2            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma2            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma3            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdPredAlu            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::Matrix            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixMov            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixOP            0      0.00%     40.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemRead      5588105     38.04%     78.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemWrite      3185919     21.69%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::No_OpClass          615      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntAlu     67349914     57.25%     57.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntMult       358057      0.30%     57.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntDiv       329182      0.28%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatAdd            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCmp            9      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCvt           15      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMult            6      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatDiv            5      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMisc            8      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAdd           43      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAlu           77      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCmp           56      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCvt            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMisc           75      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMult            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShift            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdDiv            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAes            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::Matrix            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixMov            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixOP            0      0.00%     57.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemRead     40259402     34.22%     92.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemWrite      9335347      7.94%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::total    117632811                       # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.issueRate            0.028229                       # Inst issue rate ((Count/Cycle))
system.cpu_cluster.cpus.fuBusy               14690155                       # FU busy when requested (Count)
system.cpu_cluster.cpus.fuBusyRate           0.124881                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu_cluster.cpus.intInstQueueReads   4413150715                       # Number of integer instruction queue reads (Count)
system.cpu_cluster.cpus.intInstQueueWrites    116902138                       # Number of integer instruction queue writes (Count)
system.cpu_cluster.cpus.intInstQueueWakeupAccesses    115017425                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
system.cpu_cluster.cpus.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
system.cpu_cluster.cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.vecInstQueueReads         6051                       # Number of vector instruction queue reads (Count)
system.cpu_cluster.cpus.vecInstQueueWrites         2630                       # Number of vector instruction queue writes (Count)
system.cpu_cluster.cpus.vecInstQueueWakeupAccesses         2286                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.intAluAccesses      132318756                       # Number of integer alu accesses (Count)
system.cpu_cluster.cpus.fpAluAccesses               0                       # Number of floating point alu accesses (Count)
system.cpu_cluster.cpus.vecAluAccesses           3595                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.numSquashedInsts       118135                       # Number of squashed instructions skipped in execute (Count)
system.cpu_cluster.cpus.numSwp                      0                       # Number of swp insts executed (Count)
system.cpu_cluster.cpus.timesIdled              26374                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu_cluster.cpus.idleCycles            4029690                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu_cluster.cpus.quiesceCycles              18                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu_cluster.cpus.MemDepUnit__0.insertedLoads     37903953                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.insertedStores      9396925                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingLoads       208113                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingStores        98463                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::NoBranch         5765      0.02%      0.02% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::Return      1436015      5.81%      5.84% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallDirect      1338896      5.42%     11.25% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallIndirect        42642      0.17%     11.43% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectCond     21056839     85.23%     96.66% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectUncond       476201      1.93%     98.58% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectCond            0      0.00%     98.58% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectUncond       349796      1.42%    100.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::total     24706154                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::NoBranch           28      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::Return       138896     17.10%     17.10% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallDirect        76576      9.43%     26.53% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallIndirect         7828      0.96%     27.49% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectCond       511497     62.96%     90.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectUncond        55774      6.87%     97.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectCond            0      0.00%     97.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectUncond        21839      2.69%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::total       812438                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::NoBranch         5737      5.29%      5.29% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::Return          207      0.19%      5.48% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallDirect        17519     16.15%     21.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallIndirect          676      0.62%     22.25% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectCond        80506     74.21%     96.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectUncond         3674      3.39%     99.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectCond            0      0.00%     99.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectUncond          172      0.16%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::total       108491                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.committed_0::NoBranch         5737      0.02%      0.02% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::Return      1297118      5.43%      5.45% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallDirect      1262320      5.28%     10.74% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallIndirect        34814      0.15%     10.88% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectCond     20545341     85.99%     96.87% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectUncond       420426      1.76%     98.63% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectCond            0      0.00%     98.63% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectUncond       327957      1.37%    100.00% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::total     23893713                       # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::NoBranch         5737      5.55%      5.55% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::Return          154      0.15%      5.70% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallDirect        15196     14.71%     20.42% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallIndirect          652      0.63%     21.05% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectCond        78820     76.32%     97.37% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectUncond         2567      2.49%     99.85% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.85% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectUncond          152      0.15%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::total       103278                       # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::NoTarget      4188703     16.95%     16.95% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::BTB     18697437     75.68%     92.63% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::RAS      1436015      5.81%     98.45% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::Indirect       383999      1.55%    100.00% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::total     24706154                       # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::NoBranch        69323     63.90%     63.90% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::Return        38874     35.83%     99.73% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallDirect          207      0.19%     99.92% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallIndirect           87      0.08%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::total       108491                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.condPredicted     21062604                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condPredictedTaken     16976401                       # Number of conditional branches predicted as taken (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect       108491                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.predTakenBTBMiss        37529                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu_cluster.cpus.branchPred.NotTakenMispredicted        69617                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu_cluster.cpus.branchPred.TakenMispredicted        38874                       # Number branches predicted taken but are actually not taken (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups     24706154                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBUpdates        62825                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.BTBHits     19418014                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.785959                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.BTBMispredicted        39878                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu_cluster.cpus.branchPred.indirectLookups       392438                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus.branchPred.indirectHits       383999                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus.branchPred.indirectMisses         8439                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::NoBranch         5765      0.02%      0.02% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::Return      1436015      5.81%      5.84% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallDirect      1338896      5.42%     11.25% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallIndirect        42642      0.17%     11.43% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectCond     21056839     85.23%     96.66% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectUncond       476201      1.93%     98.58% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectCond            0      0.00%     98.58% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectUncond       349796      1.42%    100.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::total     24706154                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::NoBranch         5765      0.11%      0.11% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::Return      1436015     27.16%     27.26% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallDirect        25127      0.48%     27.74% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallIndirect        42642      0.81%     28.55% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectCond      3421221     64.70%     93.24% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectUncond         7574      0.14%     93.39% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectCond            0      0.00%     93.39% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectUncond       349796      6.61%    100.00% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::total      5288140                       # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallDirect        17519     27.89%     27.89% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallIndirect            0      0.00%     27.89% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectCond        41632     66.27%     94.15% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectUncond         3674      5.85%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::total        62825                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallDirect        17519     27.89%     27.89% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%     27.89% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectCond        41632     66.27%     94.15% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectUncond         3674      5.85%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::total        62825                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.lookups       392438                       # Number of lookups (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.hits       383999                       # Number of hits of a tag (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.misses         8439                       # Number of misses (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.targetRecords          848                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.indirectRecords       393286                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu_cluster.cpus.branchPred.ras.pushes      1520434                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.pops      1520419                       # Number of times a PC was poped from the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.squashes       223300                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu_cluster.cpus.branchPred.ras.used      1297118                       # Number of times the RAS is the provider (Count)
system.cpu_cluster.cpus.branchPred.ras.correct      1296964                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu_cluster.cpus.branchPred.ras.incorrect          154                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu_cluster.cpus.commit.commitSquashedInsts      1166385                       # The number of squashed insts skipped by commit (Count)
system.cpu_cluster.cpus.commit.commitNonSpecStalls       841512                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu_cluster.cpus.commit.branchMispredicts        87544                       # The number of times a branch was mispredicted (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::samples   4162892244                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::mean     0.027459                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::stdev     0.332802                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::0   4123466563     99.05%     99.05% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::1     13305742      0.32%     99.37% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::2      5651346      0.14%     99.51% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::3      2434603      0.06%     99.57% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::4     14356764      0.34%     99.91% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::5      1269613      0.03%     99.94% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::6       221585      0.01%     99.95% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::7       196414      0.00%     99.95% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::8      1989614      0.05%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::total   4162892244                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.amos                 0                       # Number of atomic instructions committed (Count)
system.cpu_cluster.cpus.commit.membars         741335                       # Number of memory barriers committed (Count)
system.cpu_cluster.cpus.commit.functionCalls      1297134                       # Number of function calls committed. (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::No_OpClass           14      0.00%      0.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntAlu     66689706     58.34%     58.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntMult       355278      0.31%     58.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntDiv       329153      0.29%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatAdd            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCmp            9      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCvt           15      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMult            6      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatDiv            5      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMisc            8      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAdd           43      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAlu           77      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCmp           56      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCvt            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMisc           66      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMult            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShift            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdDiv            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAes            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::Matrix            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixMov            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixOP            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemRead     37718759     33.00%     91.94% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemWrite      9215489      8.06%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::total    114308684                       # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.commitEligibleSamples      1989614                       # number cycles where commit BW limit reached (Cycle)
system.cpu_cluster.cpus.commitStats0.numInsts    105796766                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numOps    114308684                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numInstsNotNOP    105748515                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus.commitStats0.numOpsNotNOP    114260433                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus.commitStats0.cpi    39.387925                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus.commitStats0.ipc     0.025388                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus.commitStats0.numMemRefs     46934248                       # Number of memory references committed (Count)
system.cpu_cluster.cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu_cluster.cpus.commitStats0.numIntInsts    109670885                       # Number of integer instructions (Count)
system.cpu_cluster.cpus.commitStats0.numLoadInsts     37718759                       # Number of load instructions (Count)
system.cpu_cluster.cpus.commitStats0.numStoreInsts      9215489                       # Number of store instructions (Count)
system.cpu_cluster.cpus.commitStats0.numVecInsts         2264                       # Number of vector instructions (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::No_OpClass           14      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntAlu     66689706     58.34%     58.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntMult       355278      0.31%     58.65% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntDiv       329153      0.29%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatAdd            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCmp            9      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCvt           15      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMult            6      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatDiv            5      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMisc            8      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAdd           43      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAlu           77      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCmp           56      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCvt            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMisc           66      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMult            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShift            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAes            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::Matrix            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     58.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemRead     37718759     33.00%     91.94% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemWrite      9215489      8.06%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::total    114308684                       # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsControl     23893713                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsDirectControl     22228087                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsIndirectControl      1659889                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCondControl     20545341                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsUncondControl      3342635                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCall      1297134                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsReturn      1297118                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data     30158692                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total     30158692                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data     30227475                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total     30227475                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data     15232058                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total     15232058                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data     15237491                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total     15237491                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data 1068398554988                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total 1068398554988                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data 1068398554988                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total 1068398554988                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data     45390750                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total     45390750                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data     45464966                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total     45464966                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.335576                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.335576                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.335148                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.335148                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data 70141.444773                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total 70141.444773                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data 70116.435507                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total 70116.435507                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs     25995215                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets      3040587                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs       645925                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets        28308                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs    40.244943                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets   107.410873                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks     14911735                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total     14911735                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data       320270                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total       320270                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data       320270                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total       320270                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data     14911788                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total     14911788                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data     14916329                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total     14916329                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::cpu_cluster.cpus.data         1125                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::total         1125                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data 1051234522573                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total 1051234522573                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data 1051345415573                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total 1051345415573                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus.data     85918500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::total     85918500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.328520                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.328520                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.328084                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.328084                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data 70496.879554                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total 70496.879554                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data 70482.852421                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total 70482.852421                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data        76372                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::total        76372                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.replacements     14911735                       # number of replacements (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::cpu_cluster.cpus.data       729906                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::total       729906                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::cpu_cluster.cpus.data         4801                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::total         4801                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus.data    133651500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::total    133651500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::cpu_cluster.cpus.data       734707                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::total       734707                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::cpu_cluster.cpus.data     0.006535                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::total     0.006535                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus.data 27838.262862                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::total 27838.262862                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus.data         4700                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::total         4700                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus.data          101                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::total          101                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus.data      3331250                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::total      3331250                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus.data     0.000137                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::total     0.000137                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus.data 32982.673267                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::total 32982.673267                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data     22600079                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total     22600079                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data     14308166                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total     14308166                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data 1020498691750                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total 1020498691750                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data     36908245                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total     36908245                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.387669                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.387669                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data 71322.816058                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total 71322.816058                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data       133599                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total       133599                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data     14174567                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total     14174567                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus.data          836                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::total          836                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data 1007705086000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total 1007705086000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data     85918500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::total     85918500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.384049                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.384049                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data 71092.477534                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total 71092.477534                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 102773.325359                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::total 102773.325359                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::cpu_cluster.cpus.data        68624                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::total        68624                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::cpu_cluster.cpus.data         5235                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::total         5235                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::cpu_cluster.cpus.data        73859                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::total        73859                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::cpu_cluster.cpus.data     0.070878                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::total     0.070878                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus.data         4343                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::total         4343                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus.data    104193750                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::total    104193750                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus.data     0.058801                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::total     0.058801                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus.data 23991.192724                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::total 23991.192724                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::cpu_cluster.cpus.data          159                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::total          159                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::cpu_cluster.cpus.data          198                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::total          198                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::cpu_cluster.cpus.data          357                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::total          357                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::cpu_cluster.cpus.data     0.554622                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::total     0.554622                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus.data          198                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::total          198                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus.data      6699250                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::total      6699250                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus.data     0.554622                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::total     0.554622                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus.data 33834.595960                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::total 33834.595960                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::cpu_cluster.cpus.data       732688                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::total       732688                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::cpu_cluster.cpus.data           45                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::total           45                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::cpu_cluster.cpus.data       658000                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::total       658000                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::cpu_cluster.cpus.data       732733                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::total       732733                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::cpu_cluster.cpus.data     0.000061                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::total     0.000061                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus.data 14622.222222                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::total 14622.222222                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus.data           40                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::total           40                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus.data       638000                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::total       638000                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus.data     0.000055                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::total     0.000055                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus.data        15950                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::total        15950                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::cpu_cluster.cpus.data         6229                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::total         6229                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::cpu_cluster.cpus.data       352348                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::total       352348                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::cpu_cluster.cpus.data   9397668600                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::total   9397668600                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::cpu_cluster.cpus.data       358577                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::total       358577                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::cpu_cluster.cpus.data     0.982629                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::total     0.982629                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus.data 26671.553691                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::total 26671.553691                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus.data           13                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::total           13                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus.data       352335                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::total       352335                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus.data   9221256350                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::total   9221256350                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus.data     0.982592                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::total     0.982592                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data 26171.843132                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total 26171.843132                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data      7552384                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total      7552384                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data       571544                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total       571544                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data  38502194638                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total  38502194638                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data      8123928                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total      8123928                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.070353                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.070353                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data 67365.232839                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total 67365.232839                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data       186658                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total       186658                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data       384886                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total       384886                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          289                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::total          289                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data  34308180223                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total  34308180223                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.047377                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.047377                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data 89138.550696                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total 89138.550696                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs     46606419                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs     14911735                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs     3.125486                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::0          117                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::1          342                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::2           53                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.tagAccesses    108776547                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.dcache.tags.dataAccesses    108776547                       # Number of data accesses (Count)
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.decode.idleCycles     14877269                       # Number of cycles decode is idle (Cycle)
system.cpu_cluster.cpus.decode.blockedCycles   4108518512                       # Number of cycles decode is blocked (Cycle)
system.cpu_cluster.cpus.decode.runCycles     15948353                       # Number of cycles decode is running (Cycle)
system.cpu_cluster.cpus.decode.unblockCycles     23640151                       # Number of cycles decode is unblocking (Cycle)
system.cpu_cluster.cpus.decode.squashCycles       101116                       # Number of cycles decode is squashing (Cycle)
system.cpu_cluster.cpus.decode.branchResolved     18500950                       # Number of times decode resolved a branch (Count)
system.cpu_cluster.cpus.decode.branchMispred        21419                       # Number of times decode detected a branch misprediction (Count)
system.cpu_cluster.cpus.decode.decodedInsts    116232471                       # Number of instructions handled by decode (Count)
system.cpu_cluster.cpus.decode.squashedInsts       479469                       # Number of squashed instructions handled by decode (Count)
system.cpu_cluster.cpus.executeStats0.numInsts    117458744                       # Number of executed instructions (Count)
system.cpu_cluster.cpus.executeStats0.numNop        49403                       # Number of nop insts executed (Count)
system.cpu_cluster.cpus.executeStats0.numBranches     24040189                       # Number of branches executed (Count)
system.cpu_cluster.cpus.executeStats0.numLoadInsts     40223304                       # Number of load instructions executed (Count)
system.cpu_cluster.cpus.executeStats0.numStoreInsts      9266293                       # Number of stores executed (Count)
system.cpu_cluster.cpus.executeStats0.instRate     0.028187                       # Inst execution rate ((Count/Cycle))
system.cpu_cluster.cpus.executeStats0.numCCRegReads     14238027                       # Number of times the CC registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numCCRegWrites     14269980                       # Number of times the CC registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegReads    141920356                       # Number of times the integer registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegWrites     81242405                       # Number of times the integer registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numMemRefs     49489597                       # Number of memory refs (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegReads   4246277716                       # Number of times the Misc registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegWrites      3037113                       # Number of times the Misc registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegReads         1971                       # Number of times the vector registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegWrites          782                       # Number of times the vector registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus.fetch.predictedBranches     20517451                       # Number of branches that fetch has predicted taken (Count)
system.cpu_cluster.cpus.fetch.cycles       4158776639                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu_cluster.cpus.fetch.squashCycles       244618                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu_cluster.cpus.fetch.tlbCycles         13479                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu_cluster.cpus.fetch.miscStallCycles      1458180                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu_cluster.cpus.fetch.pendingTrapStallCycles         7601                       # Number of stall cycles due to pending traps (Cycle)
system.cpu_cluster.cpus.fetch.pendingQuiesceStallCycles         8412                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu_cluster.cpus.fetch.icacheWaitRetryStallCycles        14853                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu_cluster.cpus.fetch.cacheLines     45917117                       # Number of cache lines fetched (Count)
system.cpu_cluster.cpus.fetch.icacheSquashes        12528                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.tlbSquashes          175                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.nisnDist::samples   4163085401                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::mean     0.028554                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::stdev     0.247489                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::0   4099027229     98.46%     98.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::1     24184185      0.58%     99.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::2     24932672      0.60%     99.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::3     14941315      0.36%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::total   4163085401                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetchStats0.numInsts    109805115                       # Number of instructions fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.fetchRate     0.026350                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu_cluster.cpus.fetchStats0.numBranches     24706154                       # Number of branches fetched (Count)
system.cpu_cluster.cpus.fetchStats0.branchRate     0.005929                       # Number of branch fetches per cycle (Ratio)
system.cpu_cluster.cpus.fetchStats0.icacheStallCycles      2683928                       # ICache total stall cycles (Cycle)
system.cpu_cluster.cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst     45801927                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total     45801927                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst     45801927                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total     45801927                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.demandMisses::cpu_cluster.cpus.inst       115078                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.demandMisses::total       115078                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::cpu_cluster.cpus.inst       115078                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::total       115078                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst   2130287138                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total   2130287138                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst   2130287138                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total   2130287138                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst     45917005                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total     45917005                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst     45917005                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total     45917005                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.002506                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.002506                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.002506                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.002506                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst 18511.680234                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total 18511.680234                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst 18511.680234                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total 18511.680234                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs       751703                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets           61                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCauses::no_mshrs         6881                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.blockedCauses::no_targets            3                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.avgBlocked::no_mshrs   109.243279                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.avgBlocked::no_targets    20.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.writebacks::writebacks       111413                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.writebacks::total       111413                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::cpu_cluster.cpus.inst         3666                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::total         3666                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::cpu_cluster.cpus.inst         3666                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::total         3666                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::cpu_cluster.cpus.inst       111412                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::total       111412                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::cpu_cluster.cpus.inst       111412                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::total       111412                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::cpu_cluster.cpus.inst   1923680940                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::total   1923680940                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::cpu_cluster.cpus.inst   1923680940                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::total   1923680940                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissRate::cpu_cluster.cpus.inst     0.002426                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMshrMissRate::total     0.002426                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::cpu_cluster.cpus.inst     0.002426                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::total     0.002426                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 17266.371127                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::total 17266.371127                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 17266.371127                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::total 17266.371127                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.replacements       111413                       # number of replacements (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::cpu_cluster.cpus.inst     45801927                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::total     45801927                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::cpu_cluster.cpus.inst       115078                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::total       115078                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::cpu_cluster.cpus.inst   2130287138                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::total   2130287138                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.accesses::cpu_cluster.cpus.inst     45917005                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.accesses::total     45917005                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.missRate::cpu_cluster.cpus.inst     0.002506                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.missRate::total     0.002506                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::cpu_cluster.cpus.inst 18511.680234                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::total 18511.680234                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::cpu_cluster.cpus.inst         3666                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::total         3666                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::cpu_cluster.cpus.inst       111412                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::total       111412                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus.inst   1923680940                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::total   1923680940                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::cpu_cluster.cpus.inst     0.002426                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::total     0.002426                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.inst 17266.371127                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::total 17266.371127                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.icache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.icache.tags.totalRefs     45912934                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.sampledRefs       111413                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.avgRefs   412.096739                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.icache.tags.occupancies::cpu_cluster.cpus.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::cpu_cluster.cpus.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::0          166                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::1          300                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::2           46                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.icache.tags.tagAccesses     91945423                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.icache.tags.dataAccesses     91945423                       # Number of data accesses (Count)
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.iew.idleCycles              0                       # Number of cycles IEW is idle (Cycle)
system.cpu_cluster.cpus.iew.squashCycles       101116                       # Number of cycles IEW is squashing (Cycle)
system.cpu_cluster.cpus.iew.blockCycles      90860862                       # Number of cycles IEW is blocking (Cycle)
system.cpu_cluster.cpus.iew.unblockCycles   1306592830                       # Number of cycles IEW is unblocking (Cycle)
system.cpu_cluster.cpus.iew.dispatchedInsts    115631362                       # Number of instructions dispatched to IQ (Count)
system.cpu_cluster.cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu_cluster.cpus.iew.dispLoadInsts     37903953                       # Number of dispatched load instructions (Count)
system.cpu_cluster.cpus.iew.dispStoreInsts      9396925                       # Number of dispatched store instructions (Count)
system.cpu_cluster.cpus.iew.dispNonSpecInsts       813304                       # Number of dispatched non-speculative instructions (Count)
system.cpu_cluster.cpus.iew.iqFullEvents         1505                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.lsqFullEvents   1306480592                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.memOrderViolationEvents         1295                       # Number of memory order violations (Count)
system.cpu_cluster.cpus.iew.predictedTakenIncorrect        39816                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu_cluster.cpus.iew.predictedNotTakenIncorrect        52362                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu_cluster.cpus.iew.branchMispredicts        92178                       # Number of branch mispredicts detected at execute (Count)
system.cpu_cluster.cpus.iew.instsToCommit    115040992                       # Cumulative count of insts sent to commit (Count)
system.cpu_cluster.cpus.iew.writebackCount    115019711                       # Cumulative count of insts written-back (Count)
system.cpu_cluster.cpus.iew.producerInst     57479894                       # Number of instructions producing a value (Count)
system.cpu_cluster.cpus.iew.consumerInst     78823456                       # Number of instructions consuming a value (Count)
system.cpu_cluster.cpus.iew.wbRate           0.027602                       # Insts written-back per cycle ((Count/Cycle))
system.cpu_cluster.cpus.iew.wbFanout         0.729223                       # Average fanout of values written-back ((Count/Count))
system.cpu_cluster.cpus.lsq0.forwLoads         118031                       # Number of loads that had data forwarded from stores (Count)
system.cpu_cluster.cpus.lsq0.squashedLoads       185194                       # Number of loads squashed (Count)
system.cpu_cluster.cpus.lsq0.ignoredResponses           86                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu_cluster.cpus.lsq0.memOrderViolation         1295                       # Number of memory ordering violations (Count)
system.cpu_cluster.cpus.lsq0.squashedStores       181436                       # Number of stores squashed (Count)
system.cpu_cluster.cpus.lsq0.rescheduledLoads        14823                       # Number of loads that were rescheduled (Count)
system.cpu_cluster.cpus.lsq0.blockedByCache       644453                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu_cluster.cpus.lsq0.loadToUse::samples     37646777                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::mean   116.021570                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::stdev   173.639330                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::0-9     22814745     60.60%     60.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::10-19        47380      0.13%     60.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::20-29       673232      1.79%     62.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::30-39         9558      0.03%     62.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::40-49         8708      0.02%     62.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::50-59        10983      0.03%     62.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::60-69        20150      0.05%     62.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::70-79        11698      0.03%     62.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::80-89        11617      0.03%     62.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::90-99         9077      0.02%     62.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::100-109        10306      0.03%     62.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::110-119        11396      0.03%     62.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::120-129         8970      0.02%     62.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::130-139         8746      0.02%     62.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::140-149         9019      0.02%     62.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::150-159         8030      0.02%     62.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::160-169        10820      0.03%     62.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::170-179        10486      0.03%     62.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::180-189        11266      0.03%     62.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::190-199        12299      0.03%     63.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::200-209        14472      0.04%     63.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::210-219        18099      0.05%     63.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::220-229        23620      0.06%     63.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::230-239        22390      0.06%     63.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::240-249        31812      0.08%     63.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::250-259        29256      0.08%     63.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::260-269        21042      0.06%     63.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::270-279        23946      0.06%     63.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::280-289     13236192     35.16%     98.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::290-299        15563      0.04%     98.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::overflows       491899      1.31%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::max_value         2584                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::total     37646777                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.mmu.alignFaults             1                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus.mmu.prefetchFaults           33                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus.mmu.permsFaults           933                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus.mmu.dtb.readHits     27502203                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.dtb.readMisses     10351223                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeHits      9004102                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.dtb.writeMisses       301602                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.dtb.inserts      10602706                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlb         6314                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.dtb.flushedEntries          934                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.readAccesses     37853426                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeAccesses      9305704                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.hits         36506305                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.dtb.misses       10652825                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.dtb.accesses     47159130                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walks        55962                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongDescriptor        55962                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level1            5                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2           16                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3         5855                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.squashedBefore        28380                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::samples        27582                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::mean  5847.708651                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::stdev 28664.096159                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::0-65535        26667     96.68%     96.68% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::65536-131071          458      1.66%     98.34% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::131072-196607          372      1.35%     99.69% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::196608-262143           21      0.08%     99.77% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::262144-327679           16      0.06%     99.83% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::327680-393215           20      0.07%     99.90% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::393216-458751           18      0.07%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::458752-524287            9      0.03%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::524288-589823            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::total        27582                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::samples        17239                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::mean  6328.615349                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::gmean  1185.210530                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::stdev 29878.670681                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::0-65535        16554     96.03%     96.03% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::65536-131071          436      2.53%     98.56% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::131072-196607          187      1.08%     99.64% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::196608-262143           27      0.16%     99.80% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::327680-393215           17      0.10%     99.90% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::393216-458751            1      0.01%     99.90% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::458752-524287            1      0.01%     99.91% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::524288-589823           16      0.09%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::total        17239                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::samples  15291238006                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::mean     0.119687                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::stdev     0.534346                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::0  13921629022     91.04%     91.04% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::1   1261126734      8.25%     99.29% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::2     10905000      0.07%     99.36% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::3      6519500      0.04%     99.40% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::4     18107000      0.12%     99.52% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::5      3533000      0.02%     99.55% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::6     62602500      0.41%     99.96% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::7      1460750      0.01%     99.96% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::8       534750      0.00%     99.97% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::9      3609500      0.02%     99.99% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::10       502000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::11       147250      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::12        14000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::13        23750      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::14          250      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::15       523000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::total  15291238006                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::4KiB         5855     99.64%     99.64% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::2MiB           16      0.27%     99.91% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::1GiB            5      0.09%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::total         5876                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Data        55962                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::total        55962                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Data         5876                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::total         5876                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin::total        61838                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.itb.instHits     45917773                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.itb.instMisses          720                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.itb.inserts           503                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlb         6314                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.itb.flushedEntries           98                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.itb.instAccesses     45918493                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.itb.hits         45917773                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.itb.misses            720                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.itb.accesses     45918493                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walks          625                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongDescriptor          625                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level3          408                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.itb_walker.squashedBefore           59                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::samples          566                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::mean   223.498233                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::stdev  2872.813512                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::0-8191          564     99.65%     99.65% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::8192-16383            1      0.18%     99.82% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::65536-73727            1      0.18%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::total          566                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::samples          467                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::mean 22385.974304                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::gmean  5693.615385                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::stdev 47699.482088                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::0-32767          364     77.94%     77.94% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::32768-65535            1      0.21%     78.16% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::65536-98303           90     19.27%     97.43% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::98304-131071            2      0.43%     97.86% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::131072-163839            2      0.43%     98.29% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::163840-196607            1      0.21%     98.50% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::196608-229375            3      0.64%     99.14% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::327680-360447            1      0.21%     99.36% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::360448-393215            2      0.43%     99.79% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::458752-491519            1      0.21%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::total          467                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::samples   2372513368                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::mean     1.667716                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::0  -1584153814    -66.77%    -66.77% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::1   3956655932    166.77%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::2        11250      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::total   2372513368                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::4KiB          408    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::total          408                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Inst          625                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::total          625                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Inst          408                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::total          408                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin::total         1033                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.l2_shared.partialHits        55049                       # partial translation hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instHits          680                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instMisses           40                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readHits     10350124                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readMisses         1099                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeHits       301170                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeMisses          432                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.inserts         6370                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlb         6314                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushedEntries         4382                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readAccesses     10351223                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeAccesses       301602                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instAccesses          720                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.hits     10651974                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.misses         1571                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.accesses     10653545                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.numTransitions           36                       # Number of power state transitions (Count)
system.cpu_cluster.cpus.power_state.ticksClkGated::samples           18                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::mean          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::underflows           18    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::max_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::total           18                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON 1041891619231                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::CLK_GATED         4518                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.rename.squashCycles       101116                       # Number of cycles rename is squashing (Cycle)
system.cpu_cluster.cpus.rename.idleCycles     24735500                       # Number of cycles rename is idle (Cycle)
system.cpu_cluster.cpus.rename.blockCycles   1423822017                       # Number of cycles rename is blocking (Cycle)
system.cpu_cluster.cpus.rename.serializeStallCycles     35199564                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu_cluster.cpus.rename.runCycles     27315378                       # Number of cycles rename is running (Cycle)
system.cpu_cluster.cpus.rename.unblockCycles   2651911826                       # Number of cycles rename is unblocking (Cycle)
system.cpu_cluster.cpus.rename.renamedInsts    115779733                       # Number of instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.squashedInsts       148854                       # Number of squashed instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.ROBFullEvents       655922                       # Number of times rename has blocked due to ROB full (Count)
system.cpu_cluster.cpus.rename.IQFullEvents       690612                       # Number of times rename has blocked due to IQ full (Count)
system.cpu_cluster.cpus.rename.LQFullEvents   2632099196                       # Number of times rename has blocked due to LQ full (Count)
system.cpu_cluster.cpus.rename.SQFullEvents      5972056                       # Number of times rename has blocked due to SQ full (Count)
system.cpu_cluster.cpus.rename.fullRegistersEvents         2747                       # Number of times there has been no free registers (Count)
system.cpu_cluster.cpus.rename.renamedOperands    102011633                       # Number of destination operands rename has renamed (Count)
system.cpu_cluster.cpus.rename.lookups      158615084                       # Number of register rename lookups that rename has made (Count)
system.cpu_cluster.cpus.rename.intLookups    139018039                       # Number of integer rename lookups (Count)
system.cpu_cluster.cpus.rename.vecLookups         2183                       # Number of vector rename lookups (Count)
system.cpu_cluster.cpus.rename.committedMaps    100525259                       # Number of HB maps that are committed (Count)
system.cpu_cluster.cpus.rename.undoneMaps      1486369                       # Number of HB maps that are undone due to squashing (Count)
system.cpu_cluster.cpus.rename.serializing      1468611                       # count of serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.tempSerializing       814104                       # count of temporary serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.skidInsts     53193839                       # count of insts added to the skid buffer (Count)
system.cpu_cluster.cpus.rob.reads          4276296241                       # The number of ROB reads (Count)
system.cpu_cluster.cpus.rob.writes          231137381                       # The number of ROB writes (Count)
system.cpu_cluster.cpus.thread_0.numInsts    105748515                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps     114260433                       # Number of Ops committed (Count)
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.dtb_walker         2909                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.itb_walker          374                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.inst        91957                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.data       725186                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::total        820426                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.dtb_walker         2909                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.itb_walker          374                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.inst        91957                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.data       725186                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::total       820426                       # number of overall hits (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.dtb_walker          832                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.itb_walker          112                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.inst        19455                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.data     13833083                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::total     13853482                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.dtb_walker          832                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.itb_walker          112                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.inst        19455                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.data     13833083                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::total     13853482                       # number of overall misses (Count)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.dtb_walker     97216296                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.itb_walker      8724141                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.inst   1566285634                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.data 1028636540417                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::total 1030308766488                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.dtb_walker     97216296                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.itb_walker      8724141                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.inst   1566285634                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.data 1028636540417                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::total 1030308766488                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.dtb_walker         3741                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.itb_walker          486                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.inst       111412                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.data     14558269                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::total     14673908                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.dtb_walker         3741                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.itb_walker          486                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.inst       111412                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.data     14558269                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::total     14673908                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.222400                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.itb_walker     0.230453                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.inst     0.174622                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.data     0.950187                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::total     0.944089                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.222400                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.itb_walker     0.230453                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.inst     0.174622                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.data     0.950187                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::total     0.944089                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 116846.509615                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 77894.116071                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.inst 80508.128193                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.data 74360.613640                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::total 74371.826988                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 116846.509615                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 77894.116071                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.inst 80508.128193                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.data 74360.613640                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::total 74371.826988                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.writebacks::writebacks       699609                       # number of writebacks (Count)
system.cpu_cluster.l2.writebacks::total        699609                       # number of writebacks (Count)
system.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus.data           41                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.demandMshrHits::total           41                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus.data           41                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::total           41                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.dtb_walker          832                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.itb_walker          112                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.inst        19455                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.data     13833042                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::total     13853441                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.dtb_walker          832                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.itb_walker          112                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.inst        19455                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.data     13833042                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.l2.prefetcher        15366                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::total     13868807                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus.data         1125                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::total         1125                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker     94720047                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      8388141                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.inst   1507917634                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.data 987136015417                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::total 988747041239                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker     94720047                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      8388141                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.inst   1507917634                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.data 987136015417                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.l2.prefetcher   2095008533                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::total 990842049772                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus.data     81947000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::total     81947000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.222400                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.230453                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.inst     0.174622                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.data     0.950185                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::total     0.944087                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.222400                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.230453                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.inst     0.174622                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.data     0.950185                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::total     0.945134                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 113846.210337                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 74894.116071                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 77507.973991                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.data 71360.732904                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::total 71371.945875                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 113846.210337                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 74894.116071                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 77507.973991                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.data 71360.732904                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.l2.prefetcher 136340.526682                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::total 71443.928073                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 72841.777778                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::total 72841.777778                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.replacements           14203074                       # number of replacements (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::cpu_cluster.l2.prefetcher        15366                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::total        15366                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::cpu_cluster.l2.prefetcher   2095008533                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::total   2095008533                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::cpu_cluster.l2.prefetcher 136340.526682                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::total 136340.526682                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus.data        18415                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.hits::total        18415                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus.data       335051                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.misses::total       335051                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus.data       101000                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.missLatency::total       101000                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus.data       353466                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::total       353466                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus.data     0.947902                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.missRate::total     0.947902                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus.data     0.301447                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::total     0.301447                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.mshrHits::cpu_cluster.cpus.data            3                       # number of InvalidateReq MSHR hits (Count)
system.cpu_cluster.l2.InvalidateReq.mshrHits::total            3                       # number of InvalidateReq MSHR hits (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus.data       335048                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::total       335048                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data   7580318988                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total   7580318988                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data     0.947893                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::total     0.947893                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 22624.576144                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 22624.576144                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus.inst        91957                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.hits::total        91957                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus.inst        19455                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::total        19455                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus.inst   1566285634                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.missLatency::total   1566285634                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus.inst       111412                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.accesses::total       111412                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus.inst     0.174622                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.missRate::total     0.174622                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus.inst 80508.128193                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::total 80508.128193                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus.inst        19455                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::total        19455                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus.inst   1507917634                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::total   1507917634                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus.inst     0.174622                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::total     0.174622                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus.inst 77507.973991                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::total 77507.973991                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus.data        56165                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.hits::total        56165                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus.data       327246                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.misses::total       327246                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus.data  33729759667                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.missLatency::total  33729759667                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus.data       383411                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.accesses::total       383411                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus.data     0.853512                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.missRate::total     0.853512                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 103071.572050                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMissLatency::total 103071.572050                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus.data           14                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrHits::total           14                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus.data       327232                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::total       327232                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data  32747816917                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::total  32747816917                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus.data     0.853476                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::total     0.853476                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 100075.227719                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 100075.227719                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.dtb_walker         2909                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.itb_walker          374                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::total         3283                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.dtb_walker          832                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.itb_walker          112                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::total          944                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.dtb_walker     97216296                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.itb_walker      8724141                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::total    105940437                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.dtb_walker         3741                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.itb_walker          486                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::total         4227                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.dtb_walker     0.222400                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.itb_walker     0.230453                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::total     0.223326                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 116846.509615                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.itb_walker 77894.116071                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::total 112225.039195                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.dtb_walker          832                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.itb_walker          112                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::total          944                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus.data          836                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::total          836                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker     94720047                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      8388141                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::total    103108188                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data     81947000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::total     81947000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.222400                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.230453                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::total     0.223326                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 113846.210337                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 74894.116071                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::total 109224.775424                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 98022.727273                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::total 98022.727273                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.data       669021                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::total       669021                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.data     13505837                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::total     13505837                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.data 994906780750                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::total 994906780750                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.data     14174858                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::total     14174858                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.952802                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::total     0.952802                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 73664.948033                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 73664.948033                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus.data           27                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrHits::total           27                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data     13505810                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::total     13505810                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data 954388198500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total 954388198500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.952800                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.952800                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 70665.009985                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 70665.009985                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.misses::cpu_cluster.cpus.data           40                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.misses::total           40                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::cpu_cluster.cpus.data       608000                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::total       608000                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.accesses::cpu_cluster.cpus.data           40                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.accesses::total           40                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::cpu_cluster.cpus.data        15200                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::total        15200                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::cpu_cluster.cpus.data           40                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::total           40                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus.data       488000                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::total       488000                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data        12200                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::total        12200                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus.data         4695                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.misses::total         4695                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus.data      4005750                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.missLatency::total      4005750                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus.data         4695                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.accesses::total         4695                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus.data   853.194888                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::total   853.194888                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus.data         4695                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMisses::total         4695                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus.data     57982360                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::total     57982360                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 12349.810437                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::total 12349.810437                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          289                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WriteReq.mshrUncacheable::total          289                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WritebackClean.hits::writebacks     13886105                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.hits::total     13886105                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.accesses::writebacks     13886105                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackClean.accesses::total     13886105                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.hits::writebacks      1137041                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.hits::total      1137041                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::writebacks      1137041                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::total      1137041                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.prefetcher.demandMshrMisses     13853441                       # demands not covered by prefetchs (Count)
system.cpu_cluster.l2.prefetcher.pfIssued        16692                       # number of hwpf issued (Count)
system.cpu_cluster.l2.prefetcher.pfUnused        15076                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.l2.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.l2.prefetcher.accuracy            0                       # accuracy of the prefetcher (Count)
system.cpu_cluster.l2.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.l2.prefetcher.pfHitInCache         1184                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.l2.prefetcher.pfHitInMSHR          142                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.l2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.l2.prefetcher.pfLate          1326                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.l2.prefetcher.pfIdentified        16731                       # number of prefetch candidates identified (Count)
system.cpu_cluster.l2.prefetcher.pfBufferHit           35                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedDemand            2                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.l2.prefetcher.pfSpanPage         5133                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.tags.tagsInUse     16371.296677                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.l2.tags.totalRefs         15878030                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.sampledRefs       15038576                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.avgRefs           1.055820                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.l2.tags.warmupTick               0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.l2.tags.occupancies::writebacks 16369.560464                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.dtb_walker     0.314127                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.itb_walker     0.090347                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.l2.prefetcher     1.331739                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.avgOccs::writebacks     0.999119                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.dtb_walker     0.000019                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.itb_walker     0.000006                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.l2.prefetcher     0.000081                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::total     0.999225                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.occupanciesTaskId::1022           85                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1023           68                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1024        16010                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::0            7                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::1           15                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::2           62                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::2           65                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::0          290                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::1         1432                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::2         6328                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::3         7960                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.005188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1023     0.004150                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.977173                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.tagAccesses      495923172                       # Number of tag accesses (Count)
system.cpu_cluster.l2.tags.dataAccesses     495923172                       # Number of data accesses (Count)
system.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.transDist::ReadReq        29276                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadResp     14315547                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteReq          289                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteResp          289                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackDirty      1836650                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackClean     13886107                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanEvict     13503465                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::HardPFReq        28648                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeReq         4695                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::SCUpgradeReq           40                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeResp         4735                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExReq       383411                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExResp       383411                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadCleanReq       111412                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadSharedReq     14174858                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateReq       353466                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateResp       353466                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port       334238                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port     44746925                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port         1106                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port        31561                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount::total     45113830                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port     14260864                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port   1886084646                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port         3888                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port        29928                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize::total   1900379326                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.snoops            14255935                       # Total snoops (Count)
system.cpu_cluster.toL2Bus.snoopTraffic      44968680                       # Total snoop traffic (Byte)
system.cpu_cluster.toL2Bus.snoopFanout::samples     29334336                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::mean     0.000838                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::stdev     0.028935                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::0     29309756     99.92%     99.92% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::1        24580      0.08%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::total     29334336                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.occupancy  11333007047                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer0.occupancy     55720942                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer1.occupancy   7369189193                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer2.occupancy       310630                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer3.occupancy     13933948                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.snoop_filter.totRequests     30176157                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests     15107867                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.totSnoops          252                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops          252                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.transDist::ReadReq                   316                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  316                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                   29                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                  29                       # Transaction distribution (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.realview_io.pio          580                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.uart0.pio          110                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::total          690                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                      690                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.realview_io.pio         1160                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.uart0.pio          110                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::total         1270                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                      1270                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer14.occupancy              110250                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer4.occupancy               428500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy              661000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    697399.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.dtb_walker::samples       829.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.itb_walker::samples       111.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.inst::samples     19455.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.data::samples  13827484.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.l2.prefetcher::samples     14800.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000029242                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.016461230834                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        30019                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        30019                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            28204455                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             678740                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                    13868556                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     699609                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                  13868556                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   699609                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   5877                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                  2210                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.71                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                       980                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6              13868556                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               699609                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                13531124                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   68108                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   73048                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   76937                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   64981                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   38165                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                    2399                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    2210                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                    2139                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                    1453                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                   1051                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                    588                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                    317                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                    158                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                  11145                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                  12299                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  14014                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  18068                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  24022                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  30037                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  34647                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  36718                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  38187                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  42053                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  43562                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  42129                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  39009                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  39576                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  40427                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  41259                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  41646                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  41336                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                  13107                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                  10769                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                   9402                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                   8517                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                   7680                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                   6545                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                   5666                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                   4821                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                   4338                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                   3786                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                   3307                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                   2763                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                   2205                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                   1837                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   1513                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   1205                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                   1056                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                    937                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                    827                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                    759                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                    771                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                    780                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                    817                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                    919                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                    952                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                   1014                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                   1371                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                   1848                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                   2262                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                   2546                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                   2945                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        30019                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     461.795230                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   3122.424355                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023        29190     97.24%     97.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-2047           46      0.15%     97.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-3071           23      0.08%     97.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-4095           18      0.06%     97.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-5119           23      0.08%     97.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5120-6143           22      0.07%     97.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-7167           44      0.15%     97.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7168-8191           56      0.19%     98.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-9215           47      0.16%     98.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9216-10239           50      0.17%     98.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10240-11263           40      0.13%     98.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11264-12287           32      0.11%     98.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12288-13311           25      0.08%     98.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13312-14335           27      0.09%     98.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14336-15359           26      0.09%     98.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15360-16383           25      0.08%     98.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16384-17407           12      0.04%     98.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::17408-18431           15      0.05%     99.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18432-19455           19      0.06%     99.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::19456-20479           23      0.08%     99.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20480-21503           16      0.05%     99.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::21504-22527            9      0.03%     99.23% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22528-23551           11      0.04%     99.27% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::23552-24575           14      0.05%     99.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24576-25599           17      0.06%     99.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::25600-26623            9      0.03%     99.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26624-27647           17      0.06%     99.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::27648-28671           20      0.07%     99.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28672-29695           22      0.07%     99.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::29696-30719           15      0.05%     99.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::30720-31743           17      0.06%     99.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::31744-32767           14      0.05%     99.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32768-33791           16      0.05%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::33792-34815           17      0.06%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::34816-35839           10      0.03%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::35840-36863           14      0.05%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36864-37887            9      0.03%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::37888-38911            4      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::38912-39935            4      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40960-41983            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         30019                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        30019                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      23.231886                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     19.909495                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev     22.266518                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-31         26049     86.78%     86.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-47           935      3.11%     89.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-63          1807      6.02%     95.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-79           734      2.45%     98.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::80-95            66      0.22%     98.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::96-111           96      0.32%     98.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::112-127          224      0.75%     99.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-143           63      0.21%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::144-159            8      0.03%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::176-191            9      0.03%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::192-207            4      0.01%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::320-335            1      0.00%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::336-351            1      0.00%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::352-367            1      0.00%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::368-383            2      0.01%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::384-399            1      0.00%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::416-431            2      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::432-447            1      0.00%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::464-479            3      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::496-511            5      0.02%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::512-527            1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::624-639            1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::640-655            2      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::688-703            3      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         30019                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  376128                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               887587584                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             44774976                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              851992383.97136390                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              42979351.25746487                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  1041778718750                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      71510.63                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.dtb_walker        53056                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.itb_walker         7104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.inst      1245120                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.data    884958976                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.l2.prefetcher       947200                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     44633472                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.dtb_walker 50928.278784918970                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.itb_walker 6819.106085797353                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.inst 1195186.566659346921                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.data 849469191.852842569351                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.l2.prefetcher 909214.144772980362                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 42843522.036242365837                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.dtb_walker          832                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.itb_walker          112                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.inst        19455                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.data     13833036                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.l2.prefetcher        15121                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       699609                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.dtb_walker     64888564                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.itb_walker      4425606                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.inst    829294763                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.data 515757368133                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.l2.prefetcher   1576146924                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 24753511718456                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.dtb_walker     77991.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.itb_walker     39514.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.inst     42626.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.data     37284.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.l2.prefetcher    104235.63                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  35381922.93                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.dtb_walker        53248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.itb_walker         7168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.inst      1245184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.data    885314304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.l2.prefetcher       967744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      887587648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus.inst      1245184                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      1245184                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     44774976                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     44774976                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.dtb_walker          832                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.itb_walker          112                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.inst        19456                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.data     13833036                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.l2.prefetcher        15121                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total        13868557                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       699609                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         699609                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.dtb_walker        51113                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.itb_walker         6881                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.inst      1195248                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.data    849810270                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.l2.prefetcher       928934                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         851992445                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus.inst      1195248                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1195248                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     42979351                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         42979351                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     42979351                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.dtb_walker        51113                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.itb_walker         6881                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.inst      1195248                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.data    849810270                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.l2.prefetcher       928934                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        894971797                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts             13862679                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              697398                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       430035                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       429153                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       430584                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       428156                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       425618                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       426510                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       426699                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       426087                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       436514                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       438049                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       437572                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       437690                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       436632                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       437273                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       436505                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       439733                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16       437985                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17       436175                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18       436253                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19       436523                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20       433682                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21       432061                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22       432183                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23       434026                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24       436192                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25       436708                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26       436427                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27       436307                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28       429772                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29       428469                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30       428774                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31       428332                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        21207                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        21488                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        21179                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        21124                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        21048                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        21882                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        21891                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        22292                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        21876                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        22083                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        22587                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        22296                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        21554                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        21566                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        22159                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        24804                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        23363                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        21347                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        21508                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        21533                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        21720                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        21314                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        21656                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        22504                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        21662                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        21946                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        21850                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        21315                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        21058                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        21157                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        21143                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        21286                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            284354866581                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           34601246784                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       518232123990                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                20512.26                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               2496.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           37383.26                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               10937                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              50259                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate             0.08                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate            7.21                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples     14498881                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    64.270127                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    64.159680                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev     6.071754                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127     14454552     99.69%     99.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191        35571      0.25%     99.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255         5503      0.04%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319         1235      0.01%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383          519      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447          654      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511          559      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575          128      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::576-639          149      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-703            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::704-767            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-831            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::832-895            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-959            5      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total     14498881                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead         887211456                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten       44633472                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              851.631340                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               42.843522                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 25641.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    3.49                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.32                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.17                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                0.42                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    -41002405439.246109                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    27467630828.331024                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   59071299643.665451                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  2581117978.982341                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 47005297735.946587                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 322794678978.474426                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 212577861894.889191                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  630495481620.700928                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   605.210526                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 326761571496                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  79092745000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 635924470254                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                  836                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            13542168                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                 289                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                289                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        699609                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          13503465                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              4702                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq              40                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             327225                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            327225                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq        13541331                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq         335048                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port     42279977                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port          690                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         1560                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::total     42282227                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                42282227                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port    932362624                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port         1270                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         3120                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::total    932367014                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                932367014                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           14209471                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 14209471    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             14209471                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         31303977362                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy              544250                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer13.occupancy            1214250                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        79553390711                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       28412400                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     14208817                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_devices.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1042111478000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                       18                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   1.009855                       # Number of seconds simulated (Second)
simTicks                                 1009854773250                       # Number of ticks simulated (Tick)
finalTick                                6219697278750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1597.10                       # Real time elapsed on the host (Second)
hostTickRate                                632304045                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  409051488                       # Number of bytes of host memory used (Byte)
simInsts                                     91987671                       # Number of instructions simulated (Count)
simOps                                       96522356                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    57597                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      60436                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus.numCycles          4039419030                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus.cpi                 43.900502                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu_cluster.cpus.ipc                  0.022779                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus.instsAdded           96877778                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu_cluster.cpus.nonSpecInstsAdded       444201                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu_cluster.cpus.instsIssued          98157626                       # Number of instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsIssued        63812                       # Number of squashed instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsExamined       799620                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu_cluster.cpus.squashedOperandsExamined       489036                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu_cluster.cpus.squashedNonSpecRemoved         6640                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu_cluster.cpus.numIssuedDist::samples   4035111914                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::mean     0.024326                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::stdev     0.188279                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::0   3955535796     98.03%     98.03% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::1     65444306      1.62%     99.65% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::2     10132763      0.25%     99.90% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::3      3701932      0.09%     99.99% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::4       143587      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::5       153530      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::6            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::7            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::8            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::max_value            5                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::total   4035111914                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntAlu      3178084     41.26%     41.26% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntMult          596      0.01%     41.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntDiv         8631      0.11%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatAdd            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCmp            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCvt            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMult            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMultAcc            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatDiv            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMisc            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatSqrt            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAdd            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAddAcc            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAlu            2      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCmp            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCvt            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMisc            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMult            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMultAcc            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMatMultAcc            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShift            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShiftAcc            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdDiv            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSqrt            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAdd            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAlu            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCmp            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCvt            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatDiv            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMisc            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMult            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatSqrt            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAdd            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAlu            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceCmp            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAes            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAesMix            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash2            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash2            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma2            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma3            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdPredAlu            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::Matrix            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixMov            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixOP            0      0.00%     41.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemRead      2824223     36.67%     78.05% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemWrite      1690453     21.95%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::No_OpClass          605      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntAlu     53696814     54.70%     54.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntMult       184275      0.19%     54.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntDiv       165305      0.17%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatAdd            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCmp            9      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCvt           15      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMult            6      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatDiv            5      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMisc            8      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAdd           43      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAlu           77      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCmp           56      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCvt            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMisc           76      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMult            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShift            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdDiv            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAes            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::Matrix            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixMov            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixOP            0      0.00%     55.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemRead     39228254     39.96%     95.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemWrite      4882078      4.97%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::total     98157626                       # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.issueRate            0.024300                       # Inst issue rate ((Count/Cycle))
system.cpu_cluster.cpus.fuBusy                7701989                       # FU busy when requested (Count)
system.cpu_cluster.cpus.fuBusyRate           0.078466                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu_cluster.cpus.intInstQueueReads   4239186571                       # Number of integer instruction queue reads (Count)
system.cpu_cluster.cpus.intInstQueueWrites     98120044                       # Number of integer instruction queue writes (Count)
system.cpu_cluster.cpus.intInstQueueWakeupAccesses     96961033                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
system.cpu_cluster.cpus.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
system.cpu_cluster.cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.vecInstQueueReads         6395                       # Number of vector instruction queue reads (Count)
system.cpu_cluster.cpus.vecInstQueueWrites         2762                       # Number of vector instruction queue writes (Count)
system.cpu_cluster.cpus.vecInstQueueWakeupAccesses         2412                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.intAluAccesses      105855195                       # Number of integer alu accesses (Count)
system.cpu_cluster.cpus.fpAluAccesses               0                       # Number of floating point alu accesses (Count)
system.cpu_cluster.cpus.vecAluAccesses           3815                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.numSquashedInsts        75753                       # Number of squashed instructions skipped in execute (Count)
system.cpu_cluster.cpus.numSwp                      0                       # Number of swp insts executed (Count)
system.cpu_cluster.cpus.timesIdled              25261                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu_cluster.cpus.idleCycles            4307116                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu_cluster.cpus.quiesceCycles              63                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu_cluster.cpus.MemDepUnit__0.insertedLoads     38200836                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.insertedStores      4917644                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingLoads       140245                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingStores        79143                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::NoBranch         3110      0.01%      0.01% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::Return       778476      3.51%      3.53% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallDirect       728534      3.29%      6.81% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallIndirect        26366      0.12%      6.93% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectCond     20198727     91.13%     98.06% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectUncond       253760      1.14%     99.21% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectCond            0      0.00%     99.21% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectUncond       175418      0.79%    100.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::total     22164391                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::NoBranch           29      0.01%      0.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::Return        83384     16.20%     16.21% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallDirect        54442     10.58%     26.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallIndirect         5351      1.04%     27.83% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectCond       325524     63.25%     91.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectUncond        34598      6.72%     97.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectCond            0      0.00%     97.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectUncond        11301      2.20%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::total       514629                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::NoBranch         3081      3.96%      3.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::Return          364      0.47%      4.42% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallDirect        16296     20.92%     25.34% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallIndirect          798      1.02%     26.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectCond        53202     68.30%     94.66% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectUncond         3977      5.11%     99.77% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectCond            0      0.00%     99.77% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectUncond          180      0.23%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::total        77898                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.committed_0::NoBranch         3081      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::Return       695091      3.21%      3.22% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallDirect       674092      3.11%      6.34% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallIndirect        21015      0.10%      6.44% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectCond     19873202     91.79%     98.23% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectUncond       219161      1.01%     99.24% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectCond            0      0.00%     99.24% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectUncond       164117      0.76%    100.00% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::total     21649759                       # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::NoBranch         3081      4.27%      4.27% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::Return          297      0.41%      4.68% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallDirect        13582     18.82%     23.50% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallIndirect          770      1.07%     24.57% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectCond        51524     71.40%     95.97% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectUncond         2756      3.82%     99.79% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.79% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectUncond          152      0.21%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::total        72162                       # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::NoTarget      2262657     10.21%     10.21% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::BTB     18927543     85.40%     95.60% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::RAS       778476      3.51%     99.12% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::Indirect       195715      0.88%    100.00% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::total     22164391                       # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::NoBranch        55430     71.16%     71.16% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::Return        22012     28.26%     99.41% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallDirect          364      0.47%     99.88% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallIndirect           92      0.12%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::total        77898                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.condPredicted     20201837                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condPredictedTaken     18034608                       # Number of conditional branches predicted as taken (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect        77898                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.predTakenBTBMiss        34729                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu_cluster.cpus.branchPred.NotTakenMispredicted        55886                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu_cluster.cpus.branchPred.TakenMispredicted        22012                       # Number branches predicted taken but are actually not taken (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups     22164391                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBUpdates        51463                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.BTBHits     19244439                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.868259                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.BTBMispredicted        37284                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu_cluster.cpus.branchPred.indirectLookups       201784                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus.branchPred.indirectHits       195715                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus.branchPred.indirectMisses         6069                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::NoBranch         3110      0.01%      0.01% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::Return       778476      3.51%      3.53% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallDirect       728534      3.29%      6.81% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallIndirect        26366      0.12%      6.93% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectCond     20198727     91.13%     98.06% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectUncond       253760      1.14%     99.21% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectCond            0      0.00%     99.21% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectUncond       175418      0.79%    100.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::total     22164391                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::NoBranch         3110      0.11%      0.11% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::Return       778476     26.66%     26.77% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallDirect        24980      0.86%     27.62% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallIndirect        26366      0.90%     28.53% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectCond      1903284     65.18%     93.71% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectUncond         8318      0.28%     93.99% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectCond            0      0.00%     93.99% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectUncond       175418      6.01%    100.00% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::total      2919952                       # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallDirect        16296     31.67%     31.67% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallIndirect            0      0.00%     31.67% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectCond        31190     60.61%     92.27% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectUncond         3977      7.73%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::total        51463                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallDirect        16296     31.67%     31.67% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%     31.67% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectCond        31190     60.61%     92.27% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectUncond         3977      7.73%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::total        51463                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.lookups       201784                       # Number of lookups (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.hits       195715                       # Number of hits of a tag (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.misses         6069                       # Number of misses (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.targetRecords          978                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.indirectRecords       202762                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu_cluster.cpus.branchPred.ras.pushes       838284                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.pops       838269                       # Number of times a PC was poped from the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.squashes       143177                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu_cluster.cpus.branchPred.ras.used       695091                       # Number of times the RAS is the provider (Count)
system.cpu_cluster.cpus.branchPred.ras.correct       694794                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu_cluster.cpus.branchPred.ras.incorrect          297                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu_cluster.cpus.commit.commitSquashedInsts       707955                       # The number of squashed insts skipped by commit (Count)
system.cpu_cluster.cpus.commit.commitNonSpecStalls       437561                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu_cluster.cpus.commit.branchMispredicts        57895                       # The number of times a branch was mispredicted (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::samples   4034990787                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::mean     0.023928                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::stdev     0.309523                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::0   4005095013     99.26%     99.26% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::1      7009971      0.17%     99.43% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::2      3007105      0.07%     99.51% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::3      1291446      0.03%     99.54% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::4     16682365      0.41%     99.95% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::5       654245      0.02%     99.97% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::6       126023      0.00%     99.97% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::7       104561      0.00%     99.97% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::8      1020058      0.03%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::total   4034990787                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.amos                 0                       # Number of atomic instructions committed (Count)
system.cpu_cluster.cpus.commit.membars         384567                       # Number of memory barriers committed (Count)
system.cpu_cluster.cpus.commit.functionCalls       695107                       # Number of function calls committed. (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::No_OpClass           14      0.00%      0.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntAlu     53313906     55.22%     55.22% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntMult       182050      0.19%     55.41% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntDiv       165272      0.17%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatAdd            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCmp            9      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCvt           15      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMult            6      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatDiv            5      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMisc            8      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAdd           43      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAlu           77      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCmp           56      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCvt            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMisc           66      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMult            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShift            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdDiv            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAes            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::Matrix            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixMov            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixOP            0      0.00%     55.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemRead     38071088     39.43%     95.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemWrite      4815118      4.99%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::total     96547733                       # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.commitEligibleSamples      1020058                       # number cycles where commit BW limit reached (Cycle)
system.cpu_cluster.cpus.commitStats0.numInsts     92013048                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numOps     96547733                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numInstsNotNOP     91987671                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus.commitStats0.numOpsNotNOP     96522356                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus.commitStats0.cpi    43.900502                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus.commitStats0.ipc     0.022779                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus.commitStats0.numMemRefs     42886206                       # Number of memory references committed (Count)
system.cpu_cluster.cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu_cluster.cpus.commitStats0.numIntInsts     94137314                       # Number of integer instructions (Count)
system.cpu_cluster.cpus.commitStats0.numLoadInsts     38071088                       # Number of load instructions (Count)
system.cpu_cluster.cpus.commitStats0.numStoreInsts      4815118                       # Number of store instructions (Count)
system.cpu_cluster.cpus.commitStats0.numVecInsts         2388                       # Number of vector instructions (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::No_OpClass           14      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntAlu     53313906     55.22%     55.22% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntMult       182050      0.19%     55.41% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntDiv       165272      0.17%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatAdd            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCmp            9      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCvt           15      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMult            6      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatDiv            5      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMisc            8      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAdd           43      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAlu           77      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCmp           56      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCvt            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMisc           66      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMult            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShift            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAes            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::Matrix            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     55.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemRead     38071088     39.43%     95.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemWrite      4815118      4.99%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::total     96547733                       # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsControl     21649759                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsDirectControl     20766455                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsIndirectControl       880223                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCondControl     19873202                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsUncondControl      1773476                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCall       695107                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsReturn       695091                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data     25027393                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total     25027393                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data     25066724                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total     25066724                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data     17077673                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total     17077673                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data     17081359                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total     17081359                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data 1015847798603                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total 1015847798603                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data 1015847798603                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total 1015847798603                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data     42105066                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total     42105066                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data     42148083                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total     42148083                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.405597                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.405597                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.405270                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.405270                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data 59483.970597                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total 59483.970597                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data 59471.134504                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total 59471.134504                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs     10441245                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets      1587831                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs       318969                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets        17376                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs    32.734357                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets    91.380698                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks     16883128                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total     16883128                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data       196265                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total       196265                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data       196265                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total       196265                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data     16881408                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total     16881408                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data     16884614                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total     16884614                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::cpu_cluster.cpus.data         1163                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::total         1163                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data 1001389652923                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total 1001389652923                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data 1001487526423                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total 1001487526423                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus.data     88087000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::total     88087000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.400935                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.400935                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.400602                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.400602                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data 59319.083629                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total 59319.083629                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data 59313.616907                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total 59313.616907                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 75741.186586                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::total 75741.186586                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.replacements     16883128                       # number of replacements (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::cpu_cluster.cpus.data       369227                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::total       369227                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::cpu_cluster.cpus.data         4063                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::total         4063                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus.data    110700250                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::total    110700250                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::cpu_cluster.cpus.data       373290                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::total       373290                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::cpu_cluster.cpus.data     0.010884                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::total     0.010884                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus.data 27245.938961                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::total 27245.938961                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus.data         3211                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::total         3211                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus.data          852                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::total          852                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus.data      5593250                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::total      5593250                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus.data     0.002282                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::total     0.002282                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus.data  6564.847418                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::total  6564.847418                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data     21077147                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total     21077147                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data     16585849                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total     16585849                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data 995511420750                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total 995511420750                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data     37662996                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total     37662996                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.440375                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.440375                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data 60021.734236                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total 60021.734236                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data        79824                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total        79824                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data     16506025                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total     16506025                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus.data          858                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::total          858                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data 983467895500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total 983467895500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data     88087000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::total     88087000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.438256                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.438256                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data 59582.358290                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total 59582.358290                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 102665.501166                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::total 102665.501166                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::cpu_cluster.cpus.data        39171                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::total        39171                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::cpu_cluster.cpus.data         3459                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::total         3459                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::cpu_cluster.cpus.data        42630                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::total        42630                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::cpu_cluster.cpus.data     0.081140                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::total     0.081140                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus.data         2979                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::total         2979                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus.data     89510500                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::total     89510500                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus.data     0.069880                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::total     0.069880                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus.data 30047.163478                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::total 30047.163478                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::cpu_cluster.cpus.data          160                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::total          160                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::cpu_cluster.cpus.data          227                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::total          227                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::cpu_cluster.cpus.data          387                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::total          387                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::cpu_cluster.cpus.data     0.586563                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::total     0.586563                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus.data          227                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::total          227                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus.data      8363000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::total      8363000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus.data     0.586563                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::total     0.586563                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus.data 36841.409692                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::total 36841.409692                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::cpu_cluster.cpus.data       372755                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::total       372755                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::cpu_cluster.cpus.data           36                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::total           36                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::cpu_cluster.cpus.data       565250                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::total       565250                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::cpu_cluster.cpus.data       372791                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::total       372791                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::cpu_cluster.cpus.data     0.000097                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::total     0.000097                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus.data 15701.388889                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::total 15701.388889                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus.data           34                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::total           34                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus.data       548250                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::total       548250                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus.data     0.000091                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::total     0.000091                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus.data        16125                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::total        16125                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::cpu_cluster.cpus.data         2167                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::total         2167                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::cpu_cluster.cpus.data       177948                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::total       177948                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::cpu_cluster.cpus.data   3778011319                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::total   3778011319                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::cpu_cluster.cpus.data       180115                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::total       180115                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::cpu_cluster.cpus.data     0.987969                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::total     0.987969                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus.data 21230.985001                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::total 21230.985001                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus.data           11                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::total           11                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus.data       177937                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::total       177937                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus.data   3688936819                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::total   3688936819                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus.data     0.987908                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::total     0.987908                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data 20731.701776                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total 20731.701776                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data      3948079                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total      3948079                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data       313876                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total       313876                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data  16558366534                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total  16558366534                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data      4261955                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total      4261955                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.073646                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.073646                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data 52754.484363                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total 52754.484363                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data       116430                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total       116430                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data       197446                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total       197446                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          305                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::total          305                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data  14232820604                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total  14232820604                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.046328                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.046328                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data 72084.623664                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total 72084.623664                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs     42730604                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs     16883128                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs     2.530965                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::0          123                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::1          347                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::2           42                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.tagAccesses    102671456                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.dcache.tags.dataAccesses    102671456                       # Number of data accesses (Count)
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.decode.idleCycles     14388879                       # Number of cycles decode is idle (Cycle)
system.cpu_cluster.cpus.decode.blockedCycles   3987539831                       # Number of cycles decode is blocked (Cycle)
system.cpu_cluster.cpus.decode.runCycles      8583957                       # Number of cycles decode is running (Cycle)
system.cpu_cluster.cpus.decode.unblockCycles     24533133                       # Number of cycles decode is unblocking (Cycle)
system.cpu_cluster.cpus.decode.squashCycles        66114                       # Number of cycles decode is squashing (Cycle)
system.cpu_cluster.cpus.decode.branchResolved     18823619                       # Number of times decode resolved a branch (Count)
system.cpu_cluster.cpus.decode.branchMispred        20551                       # Number of times decode detected a branch misprediction (Count)
system.cpu_cluster.cpus.decode.decodedInsts     97719081                       # Number of instructions handled by decode (Count)
system.cpu_cluster.cpus.decode.squashedInsts       323913                       # Number of squashed instructions handled by decode (Count)
system.cpu_cluster.cpus.executeStats0.numInsts     98053612                       # Number of executed instructions (Count)
system.cpu_cluster.cpus.executeStats0.numNop        26423                       # Number of nop insts executed (Count)
system.cpu_cluster.cpus.executeStats0.numBranches     21736432                       # Number of branches executed (Count)
system.cpu_cluster.cpus.executeStats0.numLoadInsts     39200264                       # Number of load instructions executed (Count)
system.cpu_cluster.cpus.executeStats0.numStoreInsts      4846850                       # Number of stores executed (Count)
system.cpu_cluster.cpus.executeStats0.instRate     0.024274                       # Inst execution rate ((Count/Cycle))
system.cpu_cluster.cpus.executeStats0.numCCRegReads      7393422                       # Number of times the CC registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numCCRegWrites      7411647                       # Number of times the CC registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegReads    119869659                       # Number of times the integer registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegWrites     70178723                       # Number of times the integer registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numMemRefs     44047114                       # Number of memory refs (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegReads   4111194980                       # Number of times the Misc registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegWrites      1549128                       # Number of times the Misc registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegReads         2089                       # Number of times the vector registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegWrites          786                       # Number of times the vector registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus.fetch.predictedBranches     19901734                       # Number of branches that fetch has predicted taken (Count)
system.cpu_cluster.cpus.fetch.cycles       4031671548                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu_cluster.cpus.fetch.squashCycles       172774                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu_cluster.cpus.fetch.tlbCycles         10912                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu_cluster.cpus.fetch.miscStallCycles      1158702                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu_cluster.cpus.fetch.pendingTrapStallCycles         7333                       # Number of stall cycles due to pending traps (Cycle)
system.cpu_cluster.cpus.fetch.pendingQuiesceStallCycles        12894                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu_cluster.cpus.fetch.icacheWaitRetryStallCycles        17273                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu_cluster.cpus.fetch.cacheLines     42450648                       # Number of cache lines fetched (Count)
system.cpu_cluster.cpus.fetch.icacheSquashes        13925                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.tlbSquashes          159                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.nisnDist::samples   4035111914                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::mean     0.024625                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::stdev     0.221857                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::0   3978600807     98.60%     98.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::1     21647447      0.54%     99.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::2     26872765      0.67%     99.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::3      7990895      0.20%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::total   4035111914                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetchStats0.numInsts     94476769                       # Number of instructions fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.fetchRate     0.023389                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu_cluster.cpus.fetchStats0.numBranches     22164391                       # Number of branches fetched (Count)
system.cpu_cluster.cpus.fetchStats0.branchRate     0.005487                       # Number of branch fetches per cycle (Ratio)
system.cpu_cluster.cpus.fetchStats0.icacheStallCycles      2146865                       # ICache total stall cycles (Cycle)
system.cpu_cluster.cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst     42363010                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total     42363010                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst     42363010                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total     42363010                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.demandMisses::cpu_cluster.cpus.inst        87505                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.demandMisses::total        87505                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::cpu_cluster.cpus.inst        87505                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::total        87505                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst   2129707302                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total   2129707302                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst   2129707302                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total   2129707302                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst     42450515                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total     42450515                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst     42450515                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total     42450515                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.002061                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.002061                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.002061                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.002061                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst 24338.121273                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total 24338.121273                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst 24338.121273                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total 24338.121273                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs       853695                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets          143                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCauses::no_mshrs         7990                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.blockedCauses::no_targets            4                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.avgBlocked::no_mshrs   106.845432                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.avgBlocked::no_targets    35.750000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.writebacks::writebacks        83217                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.writebacks::total        83217                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::cpu_cluster.cpus.inst         4289                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::total         4289                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::cpu_cluster.cpus.inst         4289                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::total         4289                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::cpu_cluster.cpus.inst        83216                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::total        83216                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::cpu_cluster.cpus.inst        83216                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::total        83216                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::cpu_cluster.cpus.inst   1901410857                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::total   1901410857                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::cpu_cluster.cpus.inst   1901410857                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::total   1901410857                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissRate::cpu_cluster.cpus.inst     0.001960                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMshrMissRate::total     0.001960                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::cpu_cluster.cpus.inst     0.001960                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::total     0.001960                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 22849.101819                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::total 22849.101819                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 22849.101819                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::total 22849.101819                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.replacements        83217                       # number of replacements (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::cpu_cluster.cpus.inst     42363010                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::total     42363010                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::cpu_cluster.cpus.inst        87505                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::total        87505                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::cpu_cluster.cpus.inst   2129707302                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::total   2129707302                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.accesses::cpu_cluster.cpus.inst     42450515                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.accesses::total     42450515                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.missRate::cpu_cluster.cpus.inst     0.002061                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.missRate::total     0.002061                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::cpu_cluster.cpus.inst 24338.121273                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::total 24338.121273                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::cpu_cluster.cpus.inst         4289                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::total         4289                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::cpu_cluster.cpus.inst        83216                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::total        83216                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus.inst   1901410857                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::total   1901410857                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::cpu_cluster.cpus.inst     0.001960                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::total     0.001960                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.inst 22849.101819                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::total 22849.101819                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.icache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.icache.tags.totalRefs     42446834                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.sampledRefs        83217                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.avgRefs   510.074071                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.icache.tags.occupancies::cpu_cluster.cpus.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::cpu_cluster.cpus.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::0          171                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::1          295                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::2           46                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.icache.tags.tagAccesses     84984247                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.icache.tags.dataAccesses     84984247                       # Number of data accesses (Count)
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.iew.idleCycles              0                       # Number of cycles IEW is idle (Cycle)
system.cpu_cluster.cpus.iew.squashCycles        66114                       # Number of cycles IEW is squashing (Cycle)
system.cpu_cluster.cpus.iew.blockCycles      37693393                       # Number of cycles IEW is blocking (Cycle)
system.cpu_cluster.cpus.iew.unblockCycles   1349158650                       # Number of cycles IEW is unblocking (Cycle)
system.cpu_cluster.cpus.iew.dispatchedInsts     97348402                       # Number of instructions dispatched to IQ (Count)
system.cpu_cluster.cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu_cluster.cpus.iew.dispLoadInsts     38200836                       # Number of dispatched load instructions (Count)
system.cpu_cluster.cpus.iew.dispStoreInsts      4917644                       # Number of dispatched store instructions (Count)
system.cpu_cluster.cpus.iew.dispNonSpecInsts       416861                       # Number of dispatched non-speculative instructions (Count)
system.cpu_cluster.cpus.iew.iqFullEvents         1344                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.lsqFullEvents   1349100704                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.memOrderViolationEvents         1214                       # Number of memory order violations (Count)
system.cpu_cluster.cpus.iew.predictedTakenIncorrect        23170                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu_cluster.cpus.iew.predictedNotTakenIncorrect        37817                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu_cluster.cpus.iew.branchMispredicts        60987                       # Number of branch mispredicts detected at execute (Count)
system.cpu_cluster.cpus.iew.instsToCommit     96975584                       # Cumulative count of insts sent to commit (Count)
system.cpu_cluster.cpus.iew.writebackCount     96963445                       # Cumulative count of insts written-back (Count)
system.cpu_cluster.cpus.iew.producerInst     48550173                       # Number of instructions producing a value (Count)
system.cpu_cluster.cpus.iew.consumerInst     59762569                       # Number of instructions consuming a value (Count)
system.cpu_cluster.cpus.iew.wbRate           0.024004                       # Insts written-back per cycle ((Count/Cycle))
system.cpu_cluster.cpus.iew.wbFanout         0.812384                       # Average fanout of values written-back ((Count/Count))
system.cpu_cluster.cpus.lsq0.forwLoads          65910                       # Number of loads that had data forwarded from stores (Count)
system.cpu_cluster.cpus.lsq0.squashedLoads       129748                       # Number of loads squashed (Count)
system.cpu_cluster.cpus.lsq0.ignoredResponses           86                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu_cluster.cpus.lsq0.memOrderViolation         1214                       # Number of memory ordering violations (Count)
system.cpu_cluster.cpus.lsq0.squashedStores       102526                       # Number of stores squashed (Count)
system.cpu_cluster.cpus.lsq0.rescheduledLoads         9637                       # Number of loads that were rescheduled (Count)
system.cpu_cluster.cpus.lsq0.blockedByCache       312207                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu_cluster.cpus.lsq0.loadToUse::samples     38028836                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::mean   109.534453                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::stdev   168.003898                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::0-9     21191509     55.72%     55.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::10-19        30695      0.08%     55.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::20-29      3488863      9.17%     64.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::30-39         9253      0.02%     65.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::40-49        11761      0.03%     65.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::50-59         9760      0.03%     65.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::60-69        11912      0.03%     65.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::70-79         7679      0.02%     65.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::80-89         6751      0.02%     65.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::90-99         5327      0.01%     65.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::100-109         5683      0.01%     65.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::110-119         9004      0.02%     65.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::120-129         5690      0.01%     65.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::130-139         5138      0.01%     65.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::140-149         5141      0.01%     65.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::150-159         4741      0.01%     65.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::160-169         5795      0.02%     65.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::170-179         6186      0.02%     65.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::180-189         6977      0.02%     65.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::190-199         6673      0.02%     65.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::200-209         7545      0.02%     65.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::210-219         7822      0.02%     65.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::220-229         9386      0.02%     65.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::230-239         8855      0.02%     65.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::240-249         8725      0.02%     65.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::250-259         8618      0.02%     65.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::260-269        10194      0.03%     65.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::270-279        13611      0.04%     65.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::280-289     12752212     33.53%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::290-299         8291      0.02%     99.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::overflows       359039      0.94%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::max_value         2602                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::total     38028836                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.mmu.alignFaults             1                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus.mmu.prefetchFaults           12                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus.mmu.permsFaults           943                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus.mmu.dtb.readHits     29927875                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.dtb.readMisses      8230131                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeHits      4756054                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.dtb.writeMisses       110208                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.dtb.inserts       8314920                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlb         2148                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.dtb.flushedEntries          923                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.readAccesses     38158006                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeAccesses      4866262                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.hits         34683929                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.dtb.misses        8340339                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.dtb.accesses     43024268                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walks        28290                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongDescriptor        28290                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2            9                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3         2874                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.squashedBefore        13985                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::samples        14305                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::mean  3608.755680                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::stdev 18325.928853                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::0-32767        13973     97.68%     97.68% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::32768-65535            8      0.06%     97.74% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::65536-98303          221      1.54%     99.28% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::98304-131071           47      0.33%     99.61% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::131072-163839           27      0.19%     99.80% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::163840-196607           11      0.08%     99.87% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::229376-262143            2      0.01%     99.89% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::262144-294911            2      0.01%     99.90% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::294912-327679            6      0.04%     99.94% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::327680-360447            4      0.03%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::458752-491519            4      0.03%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::total        14305                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::samples         8455                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::mean  3881.845062                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::gmean  1088.789989                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::stdev 20266.925048                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::0-32767         8243     97.49%     97.49% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::32768-65535            7      0.08%     97.58% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::65536-98303          135      1.60%     99.17% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::98304-131071            6      0.07%     99.24% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::131072-163839           38      0.45%     99.69% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::163840-196607            7      0.08%     99.78% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::196608-229375            4      0.05%     99.82% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::262144-294911            1      0.01%     99.83% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::294912-327679            3      0.04%     99.87% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::327680-360447           11      0.13%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::total         8455                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::samples    521409690                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::mean    -9.642521                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::0   5696703654   1092.56%   1092.56% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::1  -5213620964   -999.91%     92.65% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::2      5709750      1.10%     93.74% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::3      2646750      0.51%     94.25% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::4      8775250      1.68%     95.94% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::5      2038250      0.39%     96.33% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::6     17419250      3.34%     99.67% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::7        87250      0.02%     99.68% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::8       108500      0.02%     99.70% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::9       480000      0.09%     99.80% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::10       903750      0.17%     99.97% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::11        11500      0.00%     99.97% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::12       120750      0.02%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::13        26000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::total    521409690                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::4KiB         2874     99.69%     99.69% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::2MiB            9      0.31%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::total         2883                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Data        28290                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::total        28290                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Data         2883                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::total         2883                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin::total        31173                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.itb.instHits     42451218                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.itb.instMisses          739                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.itb.inserts           532                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlb         2148                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.itb.flushedEntries           92                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.itb.instAccesses     42451957                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.itb.hits         42451218                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.itb.misses            739                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.itb.accesses     42451957                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walks          570                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongDescriptor          570                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level3          363                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.itb_walker.squashedBefore           57                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::samples          513                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::mean   855.263158                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::stdev 11792.088498                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::0-16383          509     99.22%     99.22% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::16384-32767            1      0.19%     99.42% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::49152-65535            1      0.19%     99.61% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::65536-81919            1      0.19%     99.81% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::245760-262143            1      0.19%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::total          513                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::samples          420                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::mean 21833.928571                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::gmean  5560.724069                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::stdev 45117.173199                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::0-32767          330     78.57%     78.57% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::32768-65535            1      0.24%     78.81% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::65536-98303           78     18.57%     97.38% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::98304-131071            2      0.48%     97.86% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::131072-163839            1      0.24%     98.10% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::163840-196607            1      0.24%     98.33% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::196608-229375            2      0.48%     98.81% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::229376-262143            2      0.48%     99.29% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::294912-327679            1      0.24%     99.52% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::327680-360447            1      0.24%     99.76% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::360448-393215            1      0.24%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::total          420                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::samples   4808698736                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::mean     0.643819                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::stdev     0.478870                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::0   1712768500     35.62%     35.62% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::1   3095930236     64.38%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::total   4808698736                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::4KiB          363    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::total          363                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Inst          570                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::total          570                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Inst          363                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::total          363                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin::total          933                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.l2_shared.partialHits        27299                       # partial translation hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instHits          702                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instMisses           37                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readHits      8228918                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readMisses         1213                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeHits       109885                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeMisses          323                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.inserts         3310                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlb         2148                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushedEntries         2289                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readAccesses      8230131                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeAccesses       110208                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instAccesses          739                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.hits      8339505                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.misses         1573                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.accesses      8341078                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.numTransitions          126                       # Number of power state transitions (Count)
system.cpu_cluster.cpus.power_state.ticksClkGated::samples           63                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::mean          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::underflows           63    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::max_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::total           63                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON 1009966112186                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::CLK_GATED        15813                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.rename.squashCycles        66114                       # Number of cycles rename is squashing (Cycle)
system.cpu_cluster.cpus.rename.idleCycles     24154301                       # Number of cycles rename is idle (Cycle)
system.cpu_cluster.cpus.rename.blockCycles   1398998417                       # Number of cycles rename is blocking (Cycle)
system.cpu_cluster.cpus.rename.serializeStallCycles     19695601                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu_cluster.cpus.rename.runCycles     20572909                       # Number of cycles rename is running (Cycle)
system.cpu_cluster.cpus.rename.unblockCycles   2571624572                       # Number of cycles rename is unblocking (Cycle)
system.cpu_cluster.cpus.rename.renamedInsts     97439745                       # Number of instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.squashedInsts        89677                       # Number of squashed instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.ROBFullEvents       528412                       # Number of times rename has blocked due to ROB full (Count)
system.cpu_cluster.cpus.rename.IQFullEvents       349823                       # Number of times rename has blocked due to IQ full (Count)
system.cpu_cluster.cpus.rename.LQFullEvents   2555635044                       # Number of times rename has blocked due to LQ full (Count)
system.cpu_cluster.cpus.rename.SQFullEvents      2657195                       # Number of times rename has blocked due to SQ full (Count)
system.cpu_cluster.cpus.rename.fullRegistersEvents         3863                       # Number of times there has been no free registers (Count)
system.cpu_cluster.cpus.rename.renamedOperands     81040462                       # Number of destination operands rename has renamed (Count)
system.cpu_cluster.cpus.rename.lookups      129008387                       # Number of register rename lookups that rename has made (Count)
system.cpu_cluster.cpus.rename.intLookups    118717063                       # Number of integer rename lookups (Count)
system.cpu_cluster.cpus.rename.vecLookups         2309                       # Number of vector rename lookups (Count)
system.cpu_cluster.cpus.rename.committedMaps     80139436                       # Number of HB maps that are committed (Count)
system.cpu_cluster.cpus.rename.undoneMaps       901021                       # Number of HB maps that are undone due to squashing (Count)
system.cpu_cluster.cpus.rename.serializing       781998                       # count of serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.tempSerializing       417460                       # count of temporary serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.skidInsts     56613763                       # count of insts added to the skid buffer (Count)
system.cpu_cluster.cpus.rob.reads          4131182116                       # The number of ROB reads (Count)
system.cpu_cluster.cpus.rob.writes          194629212                       # The number of ROB writes (Count)
system.cpu_cluster.cpus.thread_0.numInsts     91987671                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps      96522356                       # Number of Ops committed (Count)
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.dtb_walker         2266                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.itb_walker          341                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.inst        62439                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.data      3542625                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::total       3607671                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.dtb_walker         2266                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.itb_walker          341                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.inst        62439                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.data      3542625                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::total      3607671                       # number of overall hits (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.dtb_walker          309                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.itb_walker           97                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.inst        20777                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.data     13161467                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::total     13182650                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.dtb_walker          309                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.itb_walker           97                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.inst        20777                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.data     13161467                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::total     13182650                       # number of overall misses (Count)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.dtb_walker     28116202                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.itb_walker      7876905                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.inst   1655662748                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.data 973650964749                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::total 975342620604                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.dtb_walker     28116202                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.itb_walker      7876905                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.inst   1655662748                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.data 973650964749                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::total 975342620604                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.dtb_walker         2575                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.itb_walker          438                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.inst        83216                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.data     16704092                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::total     16790321                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.dtb_walker         2575                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.itb_walker          438                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.inst        83216                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.data     16704092                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::total     16790321                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.120000                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.itb_walker     0.221461                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.inst     0.249676                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.data     0.787919                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::total     0.785134                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.120000                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.itb_walker     0.221461                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.inst     0.249676                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.data     0.787919                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::total     0.785134                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 90990.944984                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 81205.206186                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.inst 79687.286326                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.data 73977.389052                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::total 73986.840325                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 90990.944984                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 81205.206186                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.inst 79687.286326                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.data 73977.389052                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::total 73986.840325                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.writebacks::writebacks       331495                       # number of writebacks (Count)
system.cpu_cluster.l2.writebacks::total        331495                       # number of writebacks (Count)
system.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus.data           98                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.demandMshrHits::total           98                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus.data           98                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::total           98                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.dtb_walker          309                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.itb_walker           97                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.inst        20777                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.data     13161369                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::total     13182552                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.dtb_walker          309                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.itb_walker           97                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.inst        20777                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.data     13161369                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.l2.prefetcher         7440                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::total     13189992                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus.data         1163                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::total         1163                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker     27189202                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      7585905                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.inst   1593328748                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.data 934163509249                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::total 935791613104                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker     27189202                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      7585905                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.inst   1593328748                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.data 934163509249                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.l2.prefetcher    960880372                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::total 936752493476                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus.data     84008000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::total     84008000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.120000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.221461                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.inst     0.249676                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.data     0.787913                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::total     0.785128                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.120000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.221461                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.inst     0.249676                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.data     0.787913                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::total     0.785571                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 87990.944984                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 78205.206186                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 76687.141936                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.data 70977.685471                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::total 70987.136110                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 87990.944984                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 78205.206186                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 76687.141936                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.data 70977.685471                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.l2.prefetcher 129150.587634                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::total 71019.944021                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 72233.877902                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::total 72233.877902                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.replacements           13333359                       # number of replacements (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::cpu_cluster.l2.prefetcher         7440                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::total         7440                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::cpu_cluster.l2.prefetcher    960880372                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::total    960880372                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::cpu_cluster.l2.prefetcher 129150.587634                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::total 129150.587634                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus.data        34883                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.hits::total        34883                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus.data       144153                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.misses::total       144153                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus.data        19000                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.missLatency::total        19000                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus.data       179036                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::total       179036                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus.data     0.805162                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.missRate::total     0.805162                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus.data     0.131804                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::total     0.131804                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.mshrHits::cpu_cluster.cpus.data            1                       # number of InvalidateReq MSHR hits (Count)
system.cpu_cluster.l2.InvalidateReq.mshrHits::total            1                       # number of InvalidateReq MSHR hits (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus.data       144152                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::total       144152                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data   2878780020                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total   2878780020                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data     0.805157                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::total     0.805157                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 19970.447999                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 19970.447999                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus.inst        62439                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.hits::total        62439                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus.inst        20777                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::total        20777                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus.inst   1655662748                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.missLatency::total   1655662748                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus.inst        83216                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.accesses::total        83216                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus.inst     0.249676                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.missRate::total     0.249676                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus.inst 79687.286326                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::total 79687.286326                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus.inst        20777                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::total        20777                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus.inst   1593328748                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::total   1593328748                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus.inst     0.249676                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::total     0.249676                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus.inst 76687.141936                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::total 76687.141936                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus.data        59216                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.hits::total        59216                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus.data       137774                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.misses::total       137774                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus.data  13871397999                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.missLatency::total  13871397999                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus.data       196990                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.accesses::total       196990                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus.data     0.699396                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.missRate::total     0.699396                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 100682.262248                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMissLatency::total 100682.262248                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus.data           41                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrHits::total           41                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus.data       137733                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::total       137733                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data  13457515999                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::total  13457515999                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus.data     0.699188                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::total     0.699188                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 97707.274212                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 97707.274212                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.dtb_walker         2266                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.itb_walker          341                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::total         2607                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.dtb_walker          309                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.itb_walker           97                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::total          406                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.dtb_walker     28116202                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.itb_walker      7876905                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::total     35993107                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.dtb_walker         2575                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.itb_walker          438                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::total         3013                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.dtb_walker     0.120000                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.itb_walker     0.221461                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::total     0.134749                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 90990.944984                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.itb_walker 81205.206186                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::total 88652.972906                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.dtb_walker          309                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.itb_walker           97                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::total          406                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus.data          858                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::total          858                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker     27189202                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      7585905                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::total     34775107                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data     84008000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::total     84008000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.120000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.221461                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::total     0.134749                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 87990.944984                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 78205.206186                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::total 85652.972906                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 97911.421911                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::total 97911.421911                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.data      3483409                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::total      3483409                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.data     13023693                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::total     13023693                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.data 959779566750                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::total 959779566750                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.data     16507102                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::total     16507102                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.788975                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::total     0.788975                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 73694.885679                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 73694.885679                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus.data           57                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrHits::total           57                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data     13023636                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::total     13023636                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data 920705993250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total 920705993250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.788972                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.788972                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 70695.003550                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 70695.003550                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.misses::cpu_cluster.cpus.data           34                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.misses::total           34                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::cpu_cluster.cpus.data       505500                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::total       505500                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.accesses::cpu_cluster.cpus.data           34                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.accesses::total           34                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::cpu_cluster.cpus.data 14867.647059                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::total 14867.647059                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::cpu_cluster.cpus.data           34                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::total           34                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus.data       420750                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::total       420750                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data        12375                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::total        12375                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus.data         2338                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.misses::total         2338                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus.data      2943250                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.missLatency::total      2943250                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus.data         2338                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.accesses::total         2338                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus.data  1258.875107                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::total  1258.875107                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus.data         2338                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMisses::total         2338                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus.data     28596260                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::total     28596260                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 12231.077844                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::total 12231.077844                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          305                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WriteReq.mshrUncacheable::total          305                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WritebackClean.hits::writebacks     16370015                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.hits::total     16370015                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.accesses::writebacks     16370015                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackClean.accesses::total     16370015                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.hits::writebacks       596326                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.hits::total       596326                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::writebacks       596326                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::total       596326                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.prefetcher.demandMshrMisses     13182552                       # demands not covered by prefetchs (Count)
system.cpu_cluster.l2.prefetcher.pfIssued         8715                       # number of hwpf issued (Count)
system.cpu_cluster.l2.prefetcher.pfUnused         7129                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.l2.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.l2.prefetcher.accuracy            0                       # accuracy of the prefetcher (Count)
system.cpu_cluster.l2.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.l2.prefetcher.pfHitInCache          842                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.l2.prefetcher.pfHitInMSHR          433                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.l2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.l2.prefetcher.pfLate          1275                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.l2.prefetcher.pfIdentified         8780                       # number of prefetch candidates identified (Count)
system.cpu_cluster.l2.prefetcher.pfBufferHit           60                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedDemand            4                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.l2.prefetcher.pfSpanPage         4156                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.tags.tagsInUse     16309.041852                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.l2.tags.totalRefs         20616498                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.sampledRefs       16973356                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.avgRefs           1.214639                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.l2.tags.warmupTick               0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.l2.tags.occupancies::writebacks 16307.415089                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.dtb_walker     0.107706                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.itb_walker     0.095710                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.l2.prefetcher     1.423347                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.avgOccs::writebacks     0.995326                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.dtb_walker     0.000007                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.itb_walker     0.000006                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.l2.prefetcher     0.000087                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::total     0.995425                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.occupanciesTaskId::1022           74                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1023           45                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1024        16033                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::1           17                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::2           57                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::2           43                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::0          297                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::1         1434                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::2         7420                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::3         6882                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.004517                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1023     0.002747                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.978577                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.tagAccesses      559982999                       # Number of tag accesses (Count)
system.cpu_cluster.l2.tags.dataAccesses     559982999                       # Number of data accesses (Count)
system.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.transDist::ReadReq        15907                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadResp     16606226                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteReq          305                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteResp          305                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackDirty       927821                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackClean     16370019                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanEvict     13001864                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::HardPFReq        13266                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeReq         2338                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::SCUpgradeReq           34                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeResp         2372                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExReq       196990                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExResp       196990                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadCleanReq        83216                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadSharedReq     16507102                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateReq       179036                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateResp       179036                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port       249650                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port     50656454                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port          999                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port        17063                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount::total     50924166                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port     10651776                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port   2149586562                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port         3504                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port        20600                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize::total   2160262442                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.snoops            13358661                       # Total snoops (Count)
system.cpu_cluster.toL2Bus.snoopTraffic      21311968                       # Total snoop traffic (Byte)
system.cpu_cluster.toL2Bus.snoopFanout::samples     30347859                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::mean     0.000409                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::stdev     0.020229                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::0     30335435     99.96%     99.96% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::1        12424      0.04%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::total     30347859                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.occupancy  12750613359                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer0.occupancy     41616966                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer1.occupancy   8397915700                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer2.occupancy       280871                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer3.occupancy      7256065                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.snoop_filter.totRequests     33982738                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests     17000088                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.totSnoops          228                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops          228                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.transDist::ReadReq                   330                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  330                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                   41                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                  41                       # Transaction distribution (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.pci_devices.pio           48                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.realview_io.pio          584                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.uart0.pio          110                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::total          742                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                      742                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.iobridge.mem_side_port::system.pci_devices.pio           36                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.realview_io.pio         1168                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.uart0.pio          110                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::total         1314                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                      1314                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer0.occupancy                45750                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer14.occupancy              110250                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer4.occupancy               427500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy              701000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    329816.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.dtb_walker::samples       305.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.itb_walker::samples        97.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.inst::samples     20777.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.data::samples  13155436.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.l2.prefetcher::samples      6947.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000016871                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.013265636834                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        15788                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        15788                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            26777372                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             316448                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                    13189731                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     331495                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                  13189731                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   331495                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   6169                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                  1679                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.61                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                       365                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6              13189731                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               331495                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                13035189                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   37387                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   33785                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   32698                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   26089                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   15339                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                     940                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                     773                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                     698                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                     292                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                    151                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                     98                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                     71                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                     52                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   7405                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   7899                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   9445                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  11406                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  13639                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  15927                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  18041                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  19052                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  20056                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  21678                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  21860                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  20880                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  19965                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  19900                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  19957                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  19694                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  19321                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  18866                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                   3679                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                   2745                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                   2150                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                   1611                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                   1236                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                    975                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                    786                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                    592                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                    497                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                    415                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                    368                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                    310                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                    292                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                    296                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                    285                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                    255                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                    232                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                    216                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                    217                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                    215                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                    230                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                    234                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                    270                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                    349                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                    454                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                    542                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                    735                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                    972                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                   1219                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                   1236                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                   1212                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        15788                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     835.037814                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   4103.699833                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023        14909     94.43%     94.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-2047           67      0.42%     94.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-3071           30      0.19%     95.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-4095           18      0.11%     95.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-5119           22      0.14%     95.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5120-6143           43      0.27%     95.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-7167           65      0.41%     95.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7168-8191           75      0.48%     96.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-9215           47      0.30%     96.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9216-10239           53      0.34%     97.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10240-11263           38      0.24%     97.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11264-12287           30      0.19%     97.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12288-13311           30      0.19%     97.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13312-14335           25      0.16%     97.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14336-15359           18      0.11%     97.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15360-16383           16      0.10%     98.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16384-17407           14      0.09%     98.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::17408-18431           20      0.13%     98.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18432-19455           21      0.13%     98.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::19456-20479            6      0.04%     98.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20480-21503           12      0.08%     98.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::21504-22527           16      0.10%     98.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22528-23551           18      0.11%     98.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::23552-24575           14      0.09%     98.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24576-25599            8      0.05%     98.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::25600-26623           15      0.10%     99.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26624-27647           11      0.07%     99.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::27648-28671           11      0.07%     99.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28672-29695           15      0.10%     99.23% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::29696-30719           16      0.10%     99.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::30720-31743           21      0.13%     99.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::31744-32767           14      0.09%     99.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32768-33791           15      0.10%     99.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::33792-34815           16      0.10%     99.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::34816-35839           19      0.12%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::35840-36863            7      0.04%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36864-37887            8      0.05%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::37888-38911            5      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         15788                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        15788                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      20.890613                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     19.005761                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev     31.945155                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::0-31          14231     90.14%     90.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-63          1435      9.09%     99.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-95            70      0.44%     99.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::96-127           45      0.29%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-159            3      0.02%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::1856-1887            1      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::1888-1919            2      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::1920-1951            1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         15788                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  394816                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               844142784                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             21215680                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              835905128.50011921                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              21008644.57145843                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  1009854712750                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      74686.62                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.dtb_walker        19520                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.itb_walker         6208                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.inst      1329728                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.data    841947904                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.l2.prefetcher       444608                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     21108544                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.dtb_walker 19329.512041794966                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.itb_walker 6147.418583783972                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.inst 1316751.710466800025                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.data 833731667.465780258179                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.l2.prefetcher 440269.246407703671                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 20902554.069301169366                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.dtb_walker          309                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.itb_walker           97                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.inst        20777                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.data     13161323                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.l2.prefetcher         7225                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       331495                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.dtb_walker     16307531                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.itb_walker      4147302                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.inst    869635380                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.data 486241927613                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.l2.prefetcher    724150792                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 23982632234341                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.dtb_walker     52775.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.itb_walker     42755.69                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.inst     41855.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.data     36944.76                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.l2.prefetcher    100228.48                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  72346889.80                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.dtb_walker        19776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.itb_walker         6208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.inst      1329792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.data    842324672                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.l2.prefetcher       462400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      844142848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus.inst      1329792                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      1329792                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     21215680                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     21215680                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.dtb_walker          309                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.itb_walker           97                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.inst        20778                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.data     13161323                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.l2.prefetcher         7225                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total        13189732                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       331495                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         331495                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.dtb_walker        19583                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.itb_walker         6147                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.inst      1316815                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.data    834104759                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.l2.prefetcher       457888                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         835905192                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus.inst      1316815                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1316815                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     21008645                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         21008645                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     21008645                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.dtb_walker        19583                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.itb_walker         6147                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.inst      1316815                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.data    834104759                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.l2.prefetcher       457888                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        856913836                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts             13183562                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              329821                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       390888                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       390295                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       391395                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       388211                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       378804                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       380376                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       377959                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       379268                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       421567                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       424717                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       424200                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       424339                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       422208                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       423435                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       422084                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       427970                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16       434626                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17       432320                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18       432290                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19       432065                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20       434337                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21       431771                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22       432897                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23       435139                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24       423481                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25       423353                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26       422464                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27       423761                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28       390724                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29       388905                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30       389022                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31       388691                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         9428                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         9799                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         9688                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         9486                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         9310                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        10200                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         9506                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        10341                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        10080                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        10441                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        11071                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        10784                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        10145                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        10172                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        10663                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        13405                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        11641                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17         9883                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18         9963                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        10012                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        10397                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21         9953                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        10698                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        10642                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        10865                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        10762                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        10653                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        11333                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28         9537                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29         9640                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30         9598                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31         9725                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            265436294116                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           32906170752                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       487856168618                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                20133.88                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               2496.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           37004.88                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                4758                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              25197                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate             0.04                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate            7.64                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples     13483428                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    64.142183                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    64.083422                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev     4.412003                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127     13462154     99.84%     99.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191        16749      0.12%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255         2637      0.02%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319          796      0.01%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383          350      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447          460      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511          216      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575           32      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::576-639           21      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-703            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::832-895            5      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-959            6      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total     13483428                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead         843747968                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten       21108544                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              835.514165                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               20.902554                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 25641.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    3.34                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.26                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.08                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                0.22                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    -38130711398.205040                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    25543874626.066982                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   56177427491.404861                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  1220690212.684779                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 45564866249.722038                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 308683046501.256714                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 208797413263.297272                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  607856606945.522217                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   601.924775                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 324758444682                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  76669025000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 608427311068                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                  858                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            13052903                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                 305                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                305                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        331495                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          13001861                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              2384                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq              34                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             137687                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            137687                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq        13052044                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq         144152                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port     39859389                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port          742                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         1584                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::total     39861715                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                39861715                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port    865358528                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port         1314                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         3168                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::total    865363010                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                865363010                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           13337464                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 13337464    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             13337464                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         28055510245                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy              593500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer13.occupancy            1223000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        75725690954                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       26670022                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     13336155                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_devices.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1010188088000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                       63                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   1.001151                       # Number of seconds simulated (Second)
simTicks                                 1001150941000                       # Number of ticks simulated (Tick)
finalTick                                7221179886750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2317.48                       # Real time elapsed on the host (Second)
hostTickRate                                431999716                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  409051488                       # Number of bytes of host memory used (Byte)
simInsts                                    373439804                       # Number of instructions simulated (Count)
simOps                                      375930441                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   161140                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     162215                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus.numCycles          4004603746                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus.cpi                 10.723111                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu_cluster.cpus.ipc                  0.093257                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus.instsAdded          376186329                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu_cluster.cpus.nonSpecInstsAdded       239647                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu_cluster.cpus.instsIssued         376481506                       # Number of instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsIssued        36004                       # Number of squashed instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsExamined       495535                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu_cluster.cpus.squashedOperandsExamined       308988                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu_cluster.cpus.squashedNonSpecRemoved         5007                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu_cluster.cpus.numIssuedDist::samples   4001208327                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::mean     0.094092                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::stdev     0.313657                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::0   3648326077     91.18%     91.18% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::1    331660844      8.29%     99.47% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::2     19081018      0.48%     99.95% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::3      1979790      0.05%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::4        83734      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::5        76864      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::6            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::7            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::8            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::max_value            5                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::total   4001208327                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntAlu      1689330     44.56%     44.56% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntMult          575      0.02%     44.57% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntDiv         8578      0.23%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatAdd            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCmp            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCvt            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMult            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMultAcc            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatDiv            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMisc            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatSqrt            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAdd            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAddAcc            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAlu            2      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCmp            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCvt            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMisc            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMult            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMultAcc            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMatMultAcc            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShift            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShiftAcc            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdDiv            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSqrt            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAdd            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAlu            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCmp            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCvt            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatDiv            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMisc            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMult            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatSqrt            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAdd            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAlu            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceCmp            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAes            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAesMix            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash2            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash2            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma2            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma3            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdPredAlu            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::Matrix            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixMov            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixOP            0      0.00%     44.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemRead      1176931     31.04%     75.84% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemWrite       915878     24.16%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::No_OpClass          596      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntAlu    190886235     50.70%     50.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntMult        96983      0.03%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntDiv        83356      0.02%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatAdd            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCmp            9      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCvt           15      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMult            6      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatDiv            5      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMisc            8      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAdd           43      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAlu           77      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCmp           56      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCvt            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMisc           74      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMult            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShift            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdDiv            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAes            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::Matrix            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixMov            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixOP            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemRead    182802590     48.56%     99.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemWrite      2611453      0.69%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::total    376481506                       # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.issueRate            0.094012                       # Inst issue rate ((Count/Cycle))
system.cpu_cluster.cpus.fuBusy                3791294                       # FU busy when requested (Count)
system.cpu_cluster.cpus.fuBusyRate           0.010070                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu_cluster.cpus.intInstQueueReads   4757992692                       # Number of integer instruction queue reads (Count)
system.cpu_cluster.cpus.intInstQueueWrites    376920006                       # Number of integer instruction queue writes (Count)
system.cpu_cluster.cpus.intInstQueueWakeupAccesses    376193749                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
system.cpu_cluster.cpus.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
system.cpu_cluster.cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.vecInstQueueReads         5945                       # Number of vector instruction queue reads (Count)
system.cpu_cluster.cpus.vecInstQueueWrites         2604                       # Number of vector instruction queue writes (Count)
system.cpu_cluster.cpus.vecInstQueueWakeupAccesses         2282                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.intAluAccesses      380268660                       # Number of integer alu accesses (Count)
system.cpu_cluster.cpus.fpAluAccesses               0                       # Number of floating point alu accesses (Count)
system.cpu_cluster.cpus.vecAluAccesses           3544                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.numSquashedInsts        49171                       # Number of squashed instructions skipped in execute (Count)
system.cpu_cluster.cpus.numSwp                      0                       # Number of swp insts executed (Count)
system.cpu_cluster.cpus.timesIdled              19215                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu_cluster.cpus.idleCycles            3395419                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu_cluster.cpus.quiesceCycles              18                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu_cluster.cpus.MemDepUnit__0.insertedLoads    182624904                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.insertedStores      2632574                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingLoads       100300                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingStores        66771                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::NoBranch         1799      0.00%      0.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::Return       440843      0.47%      0.48% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallDirect       412508      0.44%      0.92% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallIndirect        17098      0.02%      0.94% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectCond     91933458     98.82%     99.75% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectUncond       140398      0.15%     99.91% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectCond            0      0.00%     99.91% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectUncond        88157      0.09%    100.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::total     93034261                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::NoBranch           28      0.01%      0.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::Return        56383     16.00%     16.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallDirect        41292     11.72%     27.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallIndirect         3838      1.09%     28.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectCond       221681     62.91%     91.72% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectUncond        23208      6.59%     98.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectCond            0      0.00%     98.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectUncond         5962      1.69%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::total       352392                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::NoBranch         1771      3.23%      3.23% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::Return          211      0.38%      3.62% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallDirect        12870     23.48%     27.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallIndirect          644      1.17%     28.27% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectCond        35679     65.08%     93.35% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectUncond         3479      6.35%     99.69% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectCond            0      0.00%     99.69% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectUncond          168      0.31%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::total        54822                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.committed_0::NoBranch         1771      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::Return       384460      0.41%      0.42% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallDirect       371216      0.40%      0.82% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallIndirect        13260      0.01%      0.83% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectCond     91711777     98.95%     99.78% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectUncond       117190      0.13%     99.91% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectCond            0      0.00%     99.91% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectUncond        82195      0.09%    100.00% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::total     92681869                       # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::NoBranch         1771      3.54%      3.54% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::Return          156      0.31%      3.85% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallDirect        10654     21.29%     25.14% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallIndirect          622      1.24%     26.39% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectCond        34267     68.48%     94.87% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectUncond         2422      4.84%     99.71% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.71% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectUncond          144      0.29%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::total        50036                       # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::NoTarget      1260627      1.36%      1.36% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::BTB     91231910     98.06%     99.42% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::RAS       440843      0.47%     99.89% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::Indirect       100881      0.11%    100.00% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::total     93034261                       # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::NoBranch        41813     76.27%     76.27% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::Return        12707     23.18%     99.45% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallDirect          211      0.38%     99.83% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallIndirect           91      0.17%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::total        54822                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.condPredicted     91935257                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condPredictedTaken     90753458                       # Number of conditional branches predicted as taken (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect        54822                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.predTakenBTBMiss        28404                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu_cluster.cpus.branchPred.NotTakenMispredicted        42115                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu_cluster.cpus.branchPred.TakenMispredicted        12707                       # Number branches predicted taken but are actually not taken (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups     93034261                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBUpdates        39321                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.BTBHits     91441660                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.982882                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.BTBMispredicted        30424                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu_cluster.cpus.branchPred.indirectLookups       105255                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus.branchPred.indirectHits       100881                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus.branchPred.indirectMisses         4374                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::NoBranch         1799      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::Return       440843      0.47%      0.48% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallDirect       412508      0.44%      0.92% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallIndirect        17098      0.02%      0.94% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectCond     91933458     98.82%     99.75% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectUncond       140398      0.15%     99.91% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectCond            0      0.00%     99.91% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectUncond        88157      0.09%    100.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::total     93034261                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::NoBranch         1799      0.11%      0.11% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::Return       440843     27.68%     27.79% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallDirect        20291      1.27%     29.07% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallIndirect        17098      1.07%     30.14% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectCond      1016897     63.85%     93.99% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectUncond         7516      0.47%     94.46% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectCond            0      0.00%     94.46% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectUncond        88157      5.54%    100.00% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::total      1592601                       # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallDirect        12870     32.73%     32.73% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallIndirect            0      0.00%     32.73% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectCond        22972     58.42%     91.15% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectUncond         3479      8.85%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::total        39321                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallDirect        12870     32.73%     32.73% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%     32.73% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectCond        22972     58.42%     91.15% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectUncond         3479      8.85%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::total        39321                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.lookups       105255                       # Number of lookups (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.hits       100881                       # Number of hits of a tag (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.misses         4374                       # Number of misses (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.targetRecords          812                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.indirectRecords       106067                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu_cluster.cpus.branchPred.ras.pushes       485989                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.pops       485973                       # Number of times a PC was poped from the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.squashes       101513                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu_cluster.cpus.branchPred.ras.used       384460                       # Number of times the RAS is the provider (Count)
system.cpu_cluster.cpus.branchPred.ras.correct       384304                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu_cluster.cpus.branchPred.ras.incorrect          156                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu_cluster.cpus.commit.commitSquashedInsts       438465                       # The number of squashed insts skipped by commit (Count)
system.cpu_cluster.cpus.commit.commitNonSpecStalls       234640                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu_cluster.cpus.commit.branchMispredicts        38738                       # The number of times a branch was mispredicted (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::samples   4001130886                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::mean     0.093960                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::stdev     0.606015                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::0   3904055137     97.57%     97.57% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::1      3752782      0.09%     97.67% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::2      1596790      0.04%     97.71% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::3       679131      0.02%     97.72% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::4     90039877      2.25%     99.97% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::5       345610      0.01%     99.98% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::6        76124      0.00%     99.99% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::7        65499      0.00%     99.99% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::8       519936      0.01%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::total   4001130886                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.amos                 0                       # Number of atomic instructions committed (Count)
system.cpu_cluster.cpus.commit.membars         204498                       # Number of memory barriers committed (Count)
system.cpu_cluster.cpus.commit.functionCalls       384476                       # Number of function calls committed. (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::No_OpClass           14      0.00%      0.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntAlu    190659500     50.71%     50.71% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntMult        95030      0.03%     50.74% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntDiv        83324      0.02%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatAdd            0      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCmp            9      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCvt           15      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMult            6      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatDiv            5      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMisc            8      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAdd           43      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAlu           77      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCmp           56      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCvt            0      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMisc           66      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMult            0      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShift            0      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdDiv            0      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAes            0      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::Matrix            0      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixMov            0      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixOP            0      0.00%     50.76% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemRead    182535573     48.55%     99.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemWrite      2572312      0.68%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::total    375946038                       # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.commitEligibleSamples       519936                       # number cycles where commit BW limit reached (Cycle)
system.cpu_cluster.cpus.commitStats0.numInsts    373455401                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numOps    375946038                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numInstsNotNOP    373439804                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus.commitStats0.numOpsNotNOP    375930441                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus.commitStats0.cpi    10.723111                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus.commitStats0.ipc     0.093257                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus.commitStats0.numMemRefs    185107885                       # Number of memory references committed (Count)
system.cpu_cluster.cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu_cluster.cpus.commitStats0.numIntInsts    374674709                       # Number of integer instructions (Count)
system.cpu_cluster.cpus.commitStats0.numLoadInsts    182535573                       # Number of load instructions (Count)
system.cpu_cluster.cpus.commitStats0.numStoreInsts      2572312                       # Number of store instructions (Count)
system.cpu_cluster.cpus.commitStats0.numVecInsts         2260                       # Number of vector instructions (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::No_OpClass           14      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntAlu    190659500     50.71%     50.71% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntMult        95030      0.03%     50.74% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntDiv        83324      0.02%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatAdd            0      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCmp            9      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCvt           15      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMult            6      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatDiv            5      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMisc            8      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAdd           43      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAlu           77      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCmp           56      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCvt            0      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMisc           66      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMult            0      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShift            0      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAes            0      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::Matrix            0      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     50.76% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemRead    182535573     48.55%     99.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemWrite      2572312      0.68%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::total    375946038                       # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsControl     92681869                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsDirectControl     92200183                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsIndirectControl       479915                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCondControl     91711777                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsUncondControl       968321                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCall       384476                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsReturn       384460                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data     94472155                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total     94472155                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data     94497081                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total     94497081                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data     90236736                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total     90236736                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data     90239568                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total     90239568                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data 958335590254                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total 958335590254                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data 958335590254                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total 958335590254                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data    184708891                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total    184708891                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data    184736649                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total    184736649                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.488535                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.488535                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.488477                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.488477                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data 10620.237752                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total 10620.237752                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data 10619.904455                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total 10619.904455                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs      1551835                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets       480896                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs       127013                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets        10026                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs    12.217923                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets    47.964891                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks     90105394                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total     90105394                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data       132544                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total       132544                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data       132544                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total       132544                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data     90104192                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total     90104192                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data     90106558                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total     90106558                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::cpu_cluster.cpus.data         1083                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::total         1083                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data 910433407789                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total 910433407789                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data 910502659539                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total 910502659539                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus.data     82816250                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::total     82816250                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.487817                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.487817                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.487757                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.487757                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data 10104.229199                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total 10104.229199                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data 10104.732438                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total 10104.732438                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 76469.298246                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::total 76469.298246                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.replacements     90105394                       # number of replacements (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::cpu_cluster.cpus.data       190237                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::total       190237                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::cpu_cluster.cpus.data         2527                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::total         2527                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus.data     74091000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::total     74091000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::cpu_cluster.cpus.data       192764                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::total       192764                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::cpu_cluster.cpus.data     0.013109                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::total     0.013109                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus.data 29319.746735                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::total 29319.746735                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus.data         2439                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::total         2439                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus.data           88                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::total           88                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus.data      1871750                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::total      1871750                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus.data     0.000457                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::total     0.000457                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus.data 21269.886364                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::total 21269.886364                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data     92360845                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total     92360845                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data     89967686                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total     89967686                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data 953494365500                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total 953494365500                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data    182328531                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total    182328531                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.493437                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.493437                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data 10598.187059                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total 10598.187059                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data        56350                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total        56350                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data     89911336                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total     89911336                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus.data          805                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::total          805                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data 906599833500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total 906599833500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data     82816250                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::total     82816250                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.493128                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.493128                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data 10083.265068                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total 10083.265068                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 102877.329193                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::total 102877.329193                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::cpu_cluster.cpus.data        24768                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::total        24768                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::cpu_cluster.cpus.data         2641                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::total         2641                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::cpu_cluster.cpus.data        27409                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::total        27409                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::cpu_cluster.cpus.data     0.096355                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::total     0.096355                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus.data         2175                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::total         2175                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus.data     62579750                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::total     62579750                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus.data     0.079353                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::total     0.079353                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus.data 28772.298851                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::total 28772.298851                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::cpu_cluster.cpus.data          158                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::total          158                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::cpu_cluster.cpus.data          191                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::total          191                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::cpu_cluster.cpus.data          349                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::total          349                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::cpu_cluster.cpus.data     0.547278                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::total     0.547278                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus.data          191                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::total          191                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus.data      6672000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::total      6672000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus.data     0.547278                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::total     0.547278                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus.data 34931.937173                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::total 34931.937173                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::cpu_cluster.cpus.data       191613                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::total       191613                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::cpu_cluster.cpus.data           99                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::total           99                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::cpu_cluster.cpus.data      1602250                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::total      1602250                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::cpu_cluster.cpus.data       191712                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::total       191712                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::cpu_cluster.cpus.data     0.000516                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::total     0.000516                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus.data 16184.343434                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::total 16184.343434                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus.data           98                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::total           98                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus.data      1553250                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::total      1553250                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus.data     0.000511                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::total     0.000511                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus.data 15849.489796                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::total 15849.489796                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::cpu_cluster.cpus.data         1153                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::total         1153                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::cpu_cluster.cpus.data        90423                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::total        90423                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::cpu_cluster.cpus.data    985666209                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::total    985666209                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::cpu_cluster.cpus.data        91576                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::total        91576                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::cpu_cluster.cpus.data     0.987409                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::total     0.987409                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus.data 10900.613881                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::total 10900.613881                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus.data           13                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::total           13                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus.data        90410                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::total        90410                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus.data    940220209                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::total    940220209                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus.data     0.987267                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::total     0.987267                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data 10399.515640                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total 10399.515640                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data      2110157                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total      2110157                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data       178627                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total       178627                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data   3855558545                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total   3855558545                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data      2288784                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total      2288784                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.078044                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.078044                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data 21584.410783                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total 21584.410783                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data        76181                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total        76181                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data       102446                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total       102446                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          278                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::total          278                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data   2893354080                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total   2893354080                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.044760                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.044760                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data 28242.723776                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total 28242.723776                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs    184986331                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs     90105394                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs     2.053000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::0          112                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::1          334                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::2           66                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.tagAccesses    460347644                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.dcache.tags.dataAccesses    460347644                       # Number of data accesses (Count)
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.decode.idleCycles     61777023                       # Number of cycles decode is idle (Cycle)
system.cpu_cluster.cpus.decode.blockedCycles   3813480181                       # Number of cycles decode is blocked (Cycle)
system.cpu_cluster.cpus.decode.runCycles      4694323                       # Number of cycles decode is running (Cycle)
system.cpu_cluster.cpus.decode.unblockCycles    121212654                       # Number of cycles decode is unblocking (Cycle)
system.cpu_cluster.cpus.decode.squashCycles        44146                       # Number of cycles decode is squashing (Cycle)
system.cpu_cluster.cpus.decode.branchResolved     91168245                       # Number of times decode resolved a branch (Count)
system.cpu_cluster.cpus.decode.branchMispred        16636                       # Number of times decode detected a branch misprediction (Count)
system.cpu_cluster.cpus.decode.decodedInsts    376679757                       # Number of instructions handled by decode (Count)
system.cpu_cluster.cpus.decode.squashedInsts       213806                       # Number of squashed instructions handled by decode (Count)
system.cpu_cluster.cpus.executeStats0.numInsts    376417405                       # Number of executed instructions (Count)
system.cpu_cluster.cpus.executeStats0.numNop        16653                       # Number of nop insts executed (Count)
system.cpu_cluster.cpus.executeStats0.numBranches     92735469                       # Number of branches executed (Count)
system.cpu_cluster.cpus.executeStats0.numLoadInsts    182784014                       # Number of load instructions executed (Count)
system.cpu_cluster.cpus.executeStats0.numStoreInsts      2592314                       # Number of stores executed (Count)
system.cpu_cluster.cpus.executeStats0.instRate     0.093996                       # Inst execution rate ((Count/Cycle))
system.cpu_cluster.cpus.executeStats0.numCCRegReads      3891000                       # Number of times the CC registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numCCRegWrites      3901368                       # Number of times the CC registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegReads    468811702                       # Number of times the integer registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegWrites    280800799                       # Number of times the integer registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numMemRefs    185376328                       # Number of memory refs (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegReads   4283029151                       # Number of times the Misc registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegWrites       800730                       # Number of times the Misc registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegReads         1955                       # Number of times the vector registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegWrites          782                       # Number of times the vector registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus.fetch.predictedBranches     91773634                       # Number of branches that fetch has predicted taken (Count)
system.cpu_cluster.cpus.fetch.cycles       3999393431                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu_cluster.cpus.fetch.squashCycles       120990                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu_cluster.cpus.fetch.tlbCycles          9113                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu_cluster.cpus.fetch.miscStallCycles       253169                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu_cluster.cpus.fetch.pendingTrapStallCycles         7231                       # Number of stall cycles due to pending traps (Cycle)
system.cpu_cluster.cpus.fetch.pendingQuiesceStallCycles         6895                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu_cluster.cpus.fetch.icacheWaitRetryStallCycles        14363                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu_cluster.cpus.fetch.cacheLines    184970321                       # Number of cache lines fetched (Count)
system.cpu_cluster.cpus.fetch.icacheSquashes        11535                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.tlbSquashes          164                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.nisnDist::samples   4001208327                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::mean     0.094424                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::stdev     0.400181                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::0   3768356162     94.18%     94.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::1     92252474      2.31%     96.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::2    136240463      3.40%     99.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::3      4359228      0.11%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::total   4001208327                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetchStats0.numInsts    375066516                       # Number of instructions fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.fetchRate     0.093659                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu_cluster.cpus.fetchStats0.numBranches     93034261                       # Number of branches fetched (Count)
system.cpu_cluster.cpus.fetchStats0.branchRate     0.023232                       # Number of branch fetches per cycle (Ratio)
system.cpu_cluster.cpus.fetchStats0.icacheStallCycles      1463630                       # ICache total stall cycles (Cycle)
system.cpu_cluster.cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst    184907041                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total    184907041                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst    184907041                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total    184907041                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.demandMisses::cpu_cluster.cpus.inst        63171                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.demandMisses::total        63171                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::cpu_cluster.cpus.inst        63171                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::total        63171                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst   1608130584                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total   1608130584                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst   1608130584                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total   1608130584                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst    184970212                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total    184970212                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst    184970212                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total    184970212                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.000342                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.000342                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.000342                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.000342                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst 25456.785297                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total 25456.785297                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst 25456.785297                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total 25456.785297                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs       646308                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets            8                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCauses::no_mshrs         6619                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.avgBlocked::no_mshrs    97.644357                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.avgBlocked::no_targets            8                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.writebacks::writebacks        59741                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.writebacks::total        59741                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::cpu_cluster.cpus.inst         3430                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::total         3430                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::cpu_cluster.cpus.inst         3430                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::total         3430                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::cpu_cluster.cpus.inst        59741                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::total        59741                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::cpu_cluster.cpus.inst        59741                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::total        59741                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::cpu_cluster.cpus.inst   1431308883                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::total   1431308883                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::cpu_cluster.cpus.inst   1431308883                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::total   1431308883                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissRate::cpu_cluster.cpus.inst     0.000323                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMshrMissRate::total     0.000323                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::cpu_cluster.cpus.inst     0.000323                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::total     0.000323                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 23958.569207                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::total 23958.569207                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 23958.569207                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::total 23958.569207                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.replacements        59741                       # number of replacements (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::cpu_cluster.cpus.inst    184907041                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::total    184907041                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::cpu_cluster.cpus.inst        63171                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::total        63171                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::cpu_cluster.cpus.inst   1608130584                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::total   1608130584                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.accesses::cpu_cluster.cpus.inst    184970212                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.accesses::total    184970212                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.missRate::cpu_cluster.cpus.inst     0.000342                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.missRate::total     0.000342                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::cpu_cluster.cpus.inst 25456.785297                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::total 25456.785297                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::cpu_cluster.cpus.inst         3430                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::total         3430                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::cpu_cluster.cpus.inst        59741                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::total        59741                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus.inst   1431308883                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::total   1431308883                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::cpu_cluster.cpus.inst     0.000323                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::total     0.000323                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.inst 23958.569207                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::total 23958.569207                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.icache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.icache.tags.totalRefs    184966036                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.sampledRefs        59741                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.avgRefs  3096.132237                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.icache.tags.occupancies::cpu_cluster.cpus.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::cpu_cluster.cpus.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::0          168                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::1          297                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::2           47                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.icache.tags.tagAccesses    370000165                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.icache.tags.dataAccesses    370000165                       # Number of data accesses (Count)
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.iew.idleCycles              0                       # Number of cycles IEW is idle (Cycle)
system.cpu_cluster.cpus.iew.squashCycles        44146                       # Number of cycles IEW is squashing (Cycle)
system.cpu_cluster.cpus.iew.blockCycles       6849426                       # Number of cycles IEW is blocking (Cycle)
system.cpu_cluster.cpus.iew.unblockCycles   1216963911                       # Number of cycles IEW is unblocking (Cycle)
system.cpu_cluster.cpus.iew.dispatchedInsts    376442629                       # Number of instructions dispatched to IQ (Count)
system.cpu_cluster.cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu_cluster.cpus.iew.dispLoadInsts    182624904                       # Number of dispatched load instructions (Count)
system.cpu_cluster.cpus.iew.dispStoreInsts      2632574                       # Number of dispatched store instructions (Count)
system.cpu_cluster.cpus.iew.dispNonSpecInsts       218247                       # Number of dispatched non-speculative instructions (Count)
system.cpu_cluster.cpus.iew.iqFullEvents          737                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.lsqFullEvents   1216934504                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.memOrderViolationEvents         1108                       # Number of memory order violations (Count)
system.cpu_cluster.cpus.iew.predictedTakenIncorrect        13757                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu_cluster.cpus.iew.predictedNotTakenIncorrect        27406                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu_cluster.cpus.iew.branchMispredicts        41163                       # Number of branch mispredicts detected at execute (Count)
system.cpu_cluster.cpus.iew.instsToCommit    376203268                       # Cumulative count of insts sent to commit (Count)
system.cpu_cluster.cpus.iew.writebackCount    376196031                       # Cumulative count of insts written-back (Count)
system.cpu_cluster.cpus.iew.producerInst    188079693                       # Number of instructions producing a value (Count)
system.cpu_cluster.cpus.iew.consumerInst    194057786                       # Number of instructions consuming a value (Count)
system.cpu_cluster.cpus.iew.wbRate           0.093941                       # Insts written-back per cycle ((Count/Cycle))
system.cpu_cluster.cpus.iew.wbFanout         0.969194                       # Average fanout of values written-back ((Count/Count))
system.cpu_cluster.cpus.lsq0.forwLoads          37779                       # Number of loads that had data forwarded from stores (Count)
system.cpu_cluster.cpus.lsq0.squashedLoads        89331                       # Number of loads squashed (Count)
system.cpu_cluster.cpus.lsq0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu_cluster.cpus.lsq0.memOrderViolation         1108                       # Number of memory ordering violations (Count)
system.cpu_cluster.cpus.lsq0.squashedStores        60262                       # Number of stores squashed (Count)
system.cpu_cluster.cpus.lsq0.rescheduledLoads         6418                       # Number of loads that were rescheduled (Count)
system.cpu_cluster.cpus.lsq0.blockedByCache       106131                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu_cluster.cpus.lsq0.loadToUse::samples    182509133                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::mean    23.944722                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::stdev    69.379919                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::0-9     92476192     50.67%     50.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::10-19        44372      0.02%     50.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::20-29     82396388     45.15%     95.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::30-39        10686      0.01%     95.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::40-49         4736      0.00%     95.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::50-59         3671      0.00%     95.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::60-69         2426      0.00%     95.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::70-79         1920      0.00%     95.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::80-89         1200      0.00%     95.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::90-99         1032      0.00%     95.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::100-109         1706      0.00%     95.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::110-119         9175      0.01%     95.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::120-129         1452      0.00%     95.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::130-139         1185      0.00%     95.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::140-149          895      0.00%     95.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::150-159          805      0.00%     95.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::160-169         1186      0.00%     95.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::170-179         1316      0.00%     95.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::180-189         1215      0.00%     95.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::190-199         1016      0.00%     95.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::200-209          921      0.00%     95.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::210-219          771      0.00%     95.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::220-229          828      0.00%     95.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::230-239          866      0.00%     95.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::240-249          839      0.00%     95.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::250-259         1121      0.00%     95.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::260-269         2158      0.00%     95.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::270-279         5175      0.00%     95.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::280-289      7258643      3.98%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::290-299         3835      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::overflows       271402      0.15%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::max_value         2096                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::total    182509133                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.mmu.alignFaults             1                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus.mmu.prefetchFaults            9                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus.mmu.permsFaults           924                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus.mmu.dtb.readHits    182220465                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.dtb.readMisses       375547                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeHits      2586753                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.dtb.writeMisses        15433                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.dtb.inserts        377566                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlb         1115                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.dtb.flushedEntries          929                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.readAccesses    182596012                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeAccesses      2602186                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.hits        184807218                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.dtb.misses         390980                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.dtb.accesses    185198198                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walks        14958                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongDescriptor        14958                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2            4                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3         1549                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.squashedBefore         7248                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::samples         7710                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::mean  1922.341115                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::stdev 10938.304676                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::0-32767         7659     99.34%     99.34% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::32768-65535            4      0.05%     99.39% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::65536-98303           36      0.47%     99.86% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::98304-131071            3      0.04%     99.90% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::131072-163839            2      0.03%     99.92% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::196608-229375            2      0.03%     99.95% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::327680-360447            2      0.03%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::360448-393215            2      0.03%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::total         7710                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::samples         4458                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::mean  3157.413638                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::gmean  1127.463371                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::stdev 14323.299547                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::0-32767         4370     98.03%     98.03% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::32768-65535            2      0.04%     98.07% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::65536-98303           64      1.44%     99.51% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::98304-131071            2      0.04%     99.55% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::131072-163839           16      0.36%     99.91% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::196608-229375            2      0.04%     99.96% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::262144-294911            1      0.02%     99.98% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::294912-327679            1      0.02%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::total         4458                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::samples   9021798374                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::mean     0.653703                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::stdev     0.501893                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::0   3167645850     35.11%     35.11% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::1   5841047274     64.74%     99.85% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::2      2518500      0.03%     99.88% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::3      1438750      0.02%     99.90% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::4      4501000      0.05%     99.95% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::5       876250      0.01%     99.96% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::6      3114750      0.03%     99.99% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::7        57250      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::8        70250      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::9       235000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::10       242750      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::11        28500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::12         4750      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::13        17500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::total   9021798374                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::4KiB         1549     99.74%     99.74% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::2MiB            4      0.26%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::total         1553                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Data        14958                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::total        14958                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Data         1553                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::total         1553                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin::total        16511                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.itb.instHits    184970871                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.itb.instMisses          712                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.itb.inserts           506                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlb         1115                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.itb.flushedEntries           91                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.itb.instAccesses    184971583                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.itb.hits        184970871                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.itb.misses            712                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.itb.accesses    184971583                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walks          530                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongDescriptor          530                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level3          324                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.itb_walker.squashedBefore           59                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::samples          471                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::mean   262.738854                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::stdev  3160.611497                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::0-8191          469     99.58%     99.58% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::8192-16383            1      0.21%     99.79% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::65536-73727            1      0.21%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::total          471                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::samples          383                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::mean 15701.044386                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::gmean  4497.835461                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::stdev 30917.234328                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::0-32767          319     83.29%     83.29% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::32768-65535            3      0.78%     84.07% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::65536-98303           56     14.62%     98.69% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::98304-131071            1      0.26%     98.96% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::131072-163839            3      0.78%     99.74% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::294912-327679            1      0.26%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::total          383                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::samples   4694792328                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::mean     1.024786                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::0   -116336342     -2.48%     -2.48% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::1   4811098170    102.48%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::2        30500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::total   4694792328                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::4KiB          324    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::total          324                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Inst          530                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::total          530                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Inst          324                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::total          324                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin::total          854                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.l2_shared.partialHits        14215                       # partial translation hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instHits          677                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instMisses           35                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readHits       374517                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readMisses         1030                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeHits        15216                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeMisses          217                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.inserts         1931                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlb         1115                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushedEntries         1260                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readAccesses       375547                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeAccesses        15433                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instAccesses          712                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.hits       390410                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.misses         1282                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.accesses       391692                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.numTransitions           36                       # Number of power state transitions (Count)
system.cpu_cluster.cpus.power_state.ticksClkGated::samples           18                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::mean          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::underflows           18    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::max_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::total           18                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON 1001261516981                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::CLK_GATED         4518                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.rename.squashCycles        44146                       # Number of cycles rename is squashing (Cycle)
system.cpu_cluster.cpus.rename.idleCycles    107568179                       # Number of cycles rename is idle (Cycle)
system.cpu_cluster.cpus.rename.blockCycles   1227232466                       # Number of cycles rename is blocking (Cycle)
system.cpu_cluster.cpus.rename.serializeStallCycles     10581508                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu_cluster.cpus.rename.runCycles     65122200                       # Number of cycles rename is running (Cycle)
system.cpu_cluster.cpus.rename.unblockCycles   2590659828                       # Number of cycles rename is unblocking (Cycle)
system.cpu_cluster.cpus.rename.renamedInsts    376500060                       # Number of instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.squashedInsts        55679                       # Number of squashed instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.ROBFullEvents       236240                       # Number of times rename has blocked due to ROB full (Count)
system.cpu_cluster.cpus.rename.IQFullEvents       175620                       # Number of times rename has blocked due to IQ full (Count)
system.cpu_cluster.cpus.rename.LQFullEvents   2527644599                       # Number of times rename has blocked due to LQ full (Count)
system.cpu_cluster.cpus.rename.SQFullEvents      1831594                       # Number of times rename has blocked due to SQ full (Count)
system.cpu_cluster.cpus.rename.fullRegistersEvents         2287                       # Number of times there has been no free registers (Count)
system.cpu_cluster.cpus.rename.renamedOperands    286565752                       # Number of destination operands rename has renamed (Count)
system.cpu_cluster.cpus.rename.lookups      474297930                       # Number of register rename lookups that rename has made (Count)
system.cpu_cluster.cpus.rename.intLookups    468786040                       # Number of integer rename lookups (Count)
system.cpu_cluster.cpus.rename.vecLookups         2169                       # Number of vector rename lookups (Count)
system.cpu_cluster.cpus.rename.committedMaps    286009961                       # Number of HB maps that are committed (Count)
system.cpu_cluster.cpus.rename.undoneMaps       555791                       # Number of HB maps that are undone due to squashing (Count)
system.cpu_cluster.cpus.rename.serializing       430894                       # count of serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.tempSerializing       218907                       # count of temporary serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.skidInsts    286823868                       # count of insts added to the skid buffer (Count)
system.cpu_cluster.cpus.rob.reads          4376969579                       # The number of ROB reads (Count)
system.cpu_cluster.cpus.rob.writes          752844505                       # The number of ROB writes (Count)
system.cpu_cluster.cpus.thread_0.numInsts    373439804                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps     375930441                       # Number of Ops committed (Count)
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.dtb_walker         1665                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.itb_walker          306                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.inst        44037                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.data     82457787                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::total      82503795                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.dtb_walker         1665                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.itb_walker          306                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.inst        44037                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.data     82457787                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::total     82503795                       # number of overall hits (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.dtb_walker          104                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.itb_walker           66                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.inst        15704                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.data      7556125                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::total      7571999                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.dtb_walker          104                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.itb_walker           66                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.inst        15704                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.data      7556125                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::total      7571999                       # number of overall misses (Count)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.dtb_walker      8712650                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.itb_walker      4845686                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.inst   1257316497                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.data 574015917500                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::total 575286792333                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.dtb_walker      8712650                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.itb_walker      4845686                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.inst   1257316497                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.data 574015917500                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::total 575286792333                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.dtb_walker         1769                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.itb_walker          372                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.inst        59741                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.data     90013912                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::total     90075794                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.dtb_walker         1769                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.itb_walker          372                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.inst        59741                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.data     90013912                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::total     90075794                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.058790                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.itb_walker     0.177419                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.inst     0.262868                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.data     0.083944                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::total     0.084063                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.058790                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.itb_walker     0.177419                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.inst     0.262868                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.data     0.083944                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::total     0.084063                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 83775.480769                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 73419.484848                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.inst 80063.454980                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.data 75966.969511                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::total 75975.550490                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 83775.480769                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 73419.484848                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.inst 80063.454980                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.data 75966.969511                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::total 75975.550490                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.writebacks::writebacks       114379                       # number of writebacks (Count)
system.cpu_cluster.l2.writebacks::total        114379                       # number of writebacks (Count)
system.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus.data           48                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.demandMshrHits::total           48                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus.data           48                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::total           48                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.dtb_walker          104                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.itb_walker           66                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.inst        15704                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.data      7556077                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::total      7571951                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.dtb_walker          104                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.itb_walker           66                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.inst        15704                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.data      7556077                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.l2.prefetcher         3610                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::total      7575561                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus.data         1083                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::total         1083                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker      8400650                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      4647686                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.inst   1210204497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.data 551345996501                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::total 552569249334                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker      8400650                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      4647686                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.inst   1210204497                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.data 551345996501                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.l2.prefetcher    465455253                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::total 553034704587                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus.data     78992500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::total     78992500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.058790                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.177419                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.inst     0.262868                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.data     0.083943                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::total     0.084062                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.058790                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.177419                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.inst     0.262868                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.data     0.083943                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::total     0.084102                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 80775.480769                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 70419.484848                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 77063.454980                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.data 72967.228431                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::total 72975.808921                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 80775.480769                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 70419.484848                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 77063.454980                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.data 72967.228431                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.l2.prefetcher 128934.973130                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::total 73002.475274                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 72938.596491                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::total 72938.596491                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.replacements            7608317                       # number of replacements (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::cpu_cluster.l2.prefetcher         3610                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::total         3610                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::cpu_cluster.l2.prefetcher    465455253                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::total    465455253                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::cpu_cluster.l2.prefetcher 128934.973130                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::total 128934.973130                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus.data        58108                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.hits::total        58108                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus.data        33374                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.misses::total        33374                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus.data        18000                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.missLatency::total        18000                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus.data        91482                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::total        91482                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus.data     0.364815                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.missRate::total     0.364815                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus.data     0.539342                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::total     0.539342                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.mshrHits::cpu_cluster.cpus.data            1                       # number of InvalidateReq MSHR hits (Count)
system.cpu_cluster.l2.InvalidateReq.mshrHits::total            1                       # number of InvalidateReq MSHR hits (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus.data        33373                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::total        33373                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data    544092988                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total    544092988                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data     0.364804                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::total     0.364804                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 16303.388608                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 16303.388608                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus.inst        44037                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.hits::total        44037                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus.inst        15704                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::total        15704                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus.inst   1257316497                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.missLatency::total   1257316497                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus.inst        59741                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.accesses::total        59741                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus.inst     0.262868                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.missRate::total     0.262868                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus.inst 80063.454980                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::total 80063.454980                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus.inst        15704                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::total        15704                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus.inst   1210204497                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::total   1210204497                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus.inst     0.262868                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::total     0.262868                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus.inst 77063.454980                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::total 77063.454980                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus.data        73530                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.hits::total        73530                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus.data        28775                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.misses::total        28775                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus.data   2592883250                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.missLatency::total   2592883250                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus.data       102305                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.accesses::total       102305                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus.data     0.281267                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.missRate::total     0.281267                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 90108.887924                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMissLatency::total 90108.887924                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus.data            7                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrHits::total            7                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus.data        28768                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::total        28768                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data   2506501500                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::total   2506501500                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus.data     0.281198                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::total     0.281198                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 87128.111096                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 87128.111096                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.dtb_walker         1665                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.itb_walker          306                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::total         1971                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.dtb_walker          104                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.itb_walker           66                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::total          170                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.dtb_walker      8712650                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.itb_walker      4845686                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::total     13558336                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.dtb_walker         1769                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.itb_walker          372                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::total         2141                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.dtb_walker     0.058790                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.itb_walker     0.177419                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::total     0.079402                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 83775.480769                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.itb_walker 73419.484848                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::total 79754.917647                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.dtb_walker          104                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.itb_walker           66                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::total          170                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus.data          805                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::total          805                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker      8400650                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      4647686                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::total     13048336                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data     78992500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::total     78992500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.058790                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.177419                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::total     0.079402                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 80775.480769                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 70419.484848                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::total 76754.917647                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 98127.329193                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::total 98127.329193                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.data     82384257                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::total     82384257                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.data      7527350                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::total      7527350                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.data 571423034250                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::total 571423034250                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.data     89911607                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::total     89911607                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.083719                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::total     0.083719                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 75912.908826                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 75912.908826                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus.data           41                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrHits::total           41                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data      7527309                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::total      7527309                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data 548839495001                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total 548839495001                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.083719                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.083719                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 72913.108124                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 72913.108124                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.misses::cpu_cluster.cpus.data           98                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.misses::total           98                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::cpu_cluster.cpus.data      1462750                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::total      1462750                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.accesses::cpu_cluster.cpus.data           98                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.accesses::total           98                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::cpu_cluster.cpus.data 14926.020408                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::total 14926.020408                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::cpu_cluster.cpus.data           98                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::total           98                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus.data      1185750                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::total      1185750                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 12099.489796                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::total 12099.489796                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus.data         1252                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.misses::total         1252                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus.data      2543250                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.missLatency::total      2543250                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus.data         1252                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.accesses::total         1252                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus.data  2031.349840                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::total  2031.349840                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus.data         1252                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMisses::total         1252                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus.data     15218000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::total     15218000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 12154.952077                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::total 12154.952077                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          278                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WriteReq.mshrUncacheable::total          278                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WritebackClean.hits::writebacks     69068527                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.hits::total     69068527                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.accesses::writebacks     69068527                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackClean.accesses::total     69068527                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.hits::writebacks     21096600                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.hits::total     21096600                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::writebacks     21096600                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::total     21096600                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.prefetcher.demandMshrMisses      7571951                       # demands not covered by prefetchs (Count)
system.cpu_cluster.l2.prefetcher.pfIssued         3950                       # number of hwpf issued (Count)
system.cpu_cluster.l2.prefetcher.pfUnused         3448                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.l2.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.l2.prefetcher.accuracy            0                       # accuracy of the prefetcher (Count)
system.cpu_cluster.l2.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.l2.prefetcher.pfHitInCache          219                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.l2.prefetcher.pfHitInMSHR          121                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.l2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.l2.prefetcher.pfLate           340                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.l2.prefetcher.pfIdentified         3989                       # number of prefetch candidates identified (Count)
system.cpu_cluster.l2.prefetcher.pfBufferHit           35                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedDemand            2                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.l2.prefetcher.pfSpanPage         3051                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.tags.tagsInUse     15921.895530                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.l2.tags.totalRefs        172730632                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.sampledRefs       90168197                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.avgRefs           1.915649                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.l2.tags.warmupTick               0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.l2.tags.occupancies::writebacks 15912.910205                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.dtb_walker     4.736923                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.itb_walker     2.051987                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.l2.prefetcher     2.196414                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.avgOccs::writebacks     0.971247                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.dtb_walker     0.000289                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.itb_walker     0.000125                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.l2.prefetcher     0.000134                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::total     0.971795                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.occupanciesTaskId::1022           97                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1023           31                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1024        16031                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::1           17                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::2           80                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::2           29                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::0          290                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::1         1383                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::2        14220                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::4          138                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.005920                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1023     0.001892                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.978455                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.tagAccesses     2975508762                       # Number of tag accesses (Count)
system.cpu_cluster.l2.tags.dataAccesses    2975508762                       # Number of data accesses (Count)
system.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.transDist::ReadReq         9184                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadResp     89980532                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteReq          278                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteResp          278                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackDirty     21210979                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackClean     69068535                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanEvict      7493938                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::HardPFReq         6235                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeReq         1252                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::SCUpgradeReq           98                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeResp         1350                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExReq       102305                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExResp       102305                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadCleanReq        59741                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadSharedReq     89911607                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateReq        91482                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateResp        91482                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port       179223                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port    270321048                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port          890                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port         9630                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount::total    270510791                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port      7646848                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port  11527639810                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port         2976                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port        14152                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize::total  11535303786                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.snoops             7620790                       # Total snoops (Count)
system.cpu_cluster.toL2Bus.snoopTraffic       7370160                       # Total snoop traffic (Byte)
system.cpu_cluster.toL2Bus.snoopFanout::samples     97792726                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::mean     0.000066                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::stdev     0.008132                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::0     97786259     99.99%     99.99% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::1         6467      0.01%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::total     97792726                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.occupancy  67631260249                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer0.occupancy     29881705                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer1.occupancy  45030647205                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer2.occupancy       259641                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer3.occupancy      3936806                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.snoop_filter.totRequests    180343260                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests     90175898                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.totSnoops           88                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops           88                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.transDist::ReadReq                   305                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  305                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                   28                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                  28                       # Transaction distribution (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.realview_io.pio          560                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.uart0.pio          106                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::total          666                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                      666                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.realview_io.pio         1120                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.uart0.pio          106                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::total         1226                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                      1226                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer14.occupancy              106250                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer4.occupancy               367000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy              638000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    112078.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.dtb_walker::samples       102.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.itb_walker::samples        65.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.inst::samples     15704.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.data::samples   7546470.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.l2.prefetcher::samples      3424.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000016871                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.032676266622                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         5984                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         5984                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            15473113                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             106540                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     7575472                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     114379                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   7575472                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   114379                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   9707                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                  2301                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.22                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         6                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               7575472                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               114379                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 7527918                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   15923                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    9215                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    6006                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                    3606                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    1799                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                     333                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                     289                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                     256                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                     143                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     94                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                     63                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                     64                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                     55                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   3023                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   3254                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   5046                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   5650                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   6056                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   6278                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   6506                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   6590                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   6848                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   6980                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   7040                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   6616                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   6525                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   6460                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   6448                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   6445                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   6374                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   6336                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                    406                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                    304                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                    251                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                    214                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                    176                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                    160                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                    139                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                    146                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                    136                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                    150                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                    157                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                    165                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                    152                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                    140                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                    120                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                    103                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                     68                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                     87                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                     67                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                     68                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                     80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                     65                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                     49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                     35                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                     27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                     18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         5984                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean    1264.334726                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   4731.983806                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023         5392     90.11%     90.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-2047           58      0.97%     91.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-3071           38      0.64%     91.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-4095           44      0.74%     92.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-5119           39      0.65%     93.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5120-6143           42      0.70%     93.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-7167           29      0.48%     94.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7168-8191           22      0.37%     94.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-9215           20      0.33%     94.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9216-10239           16      0.27%     95.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10240-11263           20      0.33%     95.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11264-12287           18      0.30%     95.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12288-13311           13      0.22%     96.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13312-14335           14      0.23%     96.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14336-15359           18      0.30%     96.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15360-16383           17      0.28%     96.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16384-17407           27      0.45%     97.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::17408-18431           17      0.28%     97.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18432-19455           14      0.23%     97.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::19456-20479            4      0.07%     97.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20480-21503            7      0.12%     98.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::21504-22527            4      0.07%     98.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22528-23551            3      0.05%     98.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::23552-24575            5      0.08%     98.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24576-25599            6      0.10%     98.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::25600-26623           17      0.28%     98.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26624-27647           11      0.18%     98.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::27648-28671           13      0.22%     99.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28672-29695           12      0.20%     99.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::29696-30719           15      0.25%     99.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::30720-31743           14      0.23%     99.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::31744-32767            9      0.15%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32768-33791            3      0.05%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::33792-34815            2      0.03%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::34816-35839            1      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          5984                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         5984                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      18.728944                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.880566                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev     17.840662                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-31          5798     96.89%     96.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-47           146      2.44%     99.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-63            25      0.42%     99.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-79             3      0.05%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::80-95             3      0.05%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::96-111            1      0.02%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::112-127            1      0.02%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::176-191            1      0.02%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::208-223            1      0.02%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::224-239            1      0.02%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::640-655            2      0.03%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::656-671            1      0.02%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::672-687            1      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          5984                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  621248                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               484830208                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              7320256                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              484272838.53494382                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              7311840.50297966                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  1001150940500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     130191.20                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.dtb_walker         6528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.itb_walker         4160                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.inst      1005056                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.data    482974080                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.l2.prefetcher       219136                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      7172736                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.dtb_walker 6520.495294625110                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.itb_walker 4155.217589712080                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.inst 1003900.569674438448                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.data 482418844.372838735580                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.l2.prefetcher 218884.077341140917                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 7164490.094606025144                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.dtb_walker          104                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.itb_walker           66                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.inst        15704                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.data      7556072                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.l2.prefetcher         3526                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       114379                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.dtb_walker      4691363                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.itb_walker      2310954                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.inst    665544738                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.data 294476340672                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.l2.prefetcher    350275220                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 24395073097421                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.dtb_walker     45109.26                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.itb_walker     35014.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.inst     42380.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.data     38972.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.l2.prefetcher     99340.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 213282797.52                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.dtb_walker         6656                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.itb_walker         4224                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.inst      1005056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.data    483588608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.l2.prefetcher       225664                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      484830208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus.inst      1005056                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      1005056                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      7320256                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      7320256                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.dtb_walker          104                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.itb_walker           66                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.inst        15704                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.data      7556072                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.l2.prefetcher         3526                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         7575472                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       114379                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         114379                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.dtb_walker         6648                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.itb_walker         4219                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.inst      1003901                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.data    483032666                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.l2.prefetcher       225405                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         484272839                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus.inst      1003901                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1003901                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      7311841                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          7311841                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      7311841                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.dtb_walker         6648                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.itb_walker         4219                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.inst      1003901                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.data    483032666                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.l2.prefetcher       225405                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        491584679                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              7565765                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              112074                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       149592                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       142066                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       150808                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       135703                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       143386                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       149226                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       153099                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       155923                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       224204                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       240014                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       238661                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       236360                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        61091                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        63978                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        59329                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        91800                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16       260340                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17       245925                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18       242566                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19       245061                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20       403645                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21       400456                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22       398547                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23       399272                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24       400006                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25       402332                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26       402830                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27       400480                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28       242703                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29       241090                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30       242844                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31       242428                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         3433                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         3452                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         3132                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         3035                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         2974                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         3451                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         3594                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         4020                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         3685                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         4308                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         4710                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         4524                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         3070                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         3158                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         3180                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         5078                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16         4875                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17         2946                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18         2894                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19         2951                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20         3437                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21         3102                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22         3559                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23         3550                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24         3564                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25         3349                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26         3796                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27         3394                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28         3021                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29         2831                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30         2890                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31         3111                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            167857141632                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           18884149440                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       295499162947                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                22186.41                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               2496.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           39057.41                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                2182                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               9782                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate             0.03                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate            8.73                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      7665875                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    64.099884                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    64.056302                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev     3.915794                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127      7658086     99.90%     99.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191         5746      0.07%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255          971      0.01%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319          535      0.01%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383          218      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447          216      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511           67      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575           15      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::576-639            9      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-703            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::704-767            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-831            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::832-895            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-959            5      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      7665875                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead         484208960                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten        7172736                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              483.652305                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                7.164490                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 25641.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    1.91                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.89                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.03                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                0.16                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    -21678902923.388874                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    14522760210.820786                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   32239100886.174763                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  414793584.691188                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 45172148804.597527                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 196726224022.225403                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 277810182035.434937                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  545206306620.548706                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   544.579528                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 574367350481                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  76008225000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 350775387144                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                  805                       # Transaction distribution (Count)
system.membus.transDist::ReadResp             7547515                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                 278                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                278                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        114379                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           7493937                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              1258                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq              98                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              28762                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             28762                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq         7546710                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq          33373                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port     22793989                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port          666                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         1500                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::total     22796155                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                22796155                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port    492150464                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port         1226                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         3000                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::total    492154690                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                492154690                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            7611284                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  7611284    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              7611284                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         15710287772                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy              513750                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer13.occupancy            1181250                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        43479584764                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       15218523                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      7609693                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_devices.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1001482608000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                       18                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.999909                       # Number of seconds simulated (Second)
simTicks                                 999908958250                       # Number of ticks simulated (Tick)
finalTick                                8221422077750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   3562.09                       # Real time elapsed on the host (Second)
hostTickRate                                280708685                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  409051488                       # Number of bytes of host memory used (Byte)
simInsts                                    805322923                       # Number of instructions simulated (Count)
simOps                                      806833113                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   226082                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     226506                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus.numCycles          3999635816                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus.cpi                  4.966431                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu_cluster.cpus.ipc                  0.201352                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus.instsAdded          807068139                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu_cluster.cpus.nonSpecInstsAdded       138703                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu_cluster.cpus.instsIssued         807123018                       # Number of instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsIssued        25177                       # Number of squashed instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsExamined       373726                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu_cluster.cpus.squashedOperandsExamined       241517                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu_cluster.cpus.squashedNonSpecRemoved         4466                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu_cluster.cpus.numIssuedDist::samples   3998344050                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::mean     0.201864                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::stdev     0.425626                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::0   3229752973     80.78%     80.78% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::1    731420614     18.29%     99.07% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::2     35945139      0.90%     99.97% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::3      1127506      0.03%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::4        59482      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::5        38336      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::6            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::7            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::8            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::max_value            5                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::total   3998344050                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntAlu       982675     45.29%     45.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntMult          573      0.03%     45.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntDiv         8375      0.39%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatAdd            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCmp            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCvt            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMult            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMultAcc            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatDiv            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMisc            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatSqrt            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAdd            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAddAcc            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAlu            2      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCmp            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCvt            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMisc            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMult            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMultAcc            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMatMultAcc            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShift            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShiftAcc            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdDiv            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSqrt            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAdd            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAlu            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCmp            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCvt            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatDiv            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMisc            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMult            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatSqrt            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAdd            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAlu            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceCmp            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAes            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAesMix            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash2            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash2            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma2            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma3            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdPredAlu            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::Matrix            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixMov            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixOP            0      0.00%     45.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemRead       626939     28.89%     74.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemWrite       551276     25.41%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::No_OpClass          565      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntAlu    405153006     50.20%     50.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntMult        53894      0.01%     50.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntDiv        42393      0.01%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatAdd            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCmp            9      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCvt           15      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMult            6      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatDiv            5      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMisc            8      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAdd           43      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAlu           77      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCmp           56      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCvt            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMisc           75      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMult            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShift            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdDiv            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAes            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::Matrix            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixMov            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixOP            0      0.00%     50.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemRead    400359630     49.60%     99.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemWrite      1513236      0.19%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::total    807123018                       # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.issueRate            0.201799                       # Inst issue rate ((Count/Cycle))
system.cpu_cluster.cpus.fuBusy                2169840                       # FU busy when requested (Count)
system.cpu_cluster.cpus.fuBusyRate           0.002688                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu_cluster.cpus.intInstQueueReads   5614779156                       # Number of integer instruction queue reads (Count)
system.cpu_cluster.cpus.intInstQueueWrites    807579186                       # Number of integer instruction queue writes (Count)
system.cpu_cluster.cpus.intInstQueueWakeupAccesses    807021312                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
system.cpu_cluster.cpus.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
system.cpu_cluster.cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.vecInstQueueReads         5946                       # Number of vector instruction queue reads (Count)
system.cpu_cluster.cpus.vecInstQueueWrites         2566                       # Number of vector instruction queue writes (Count)
system.cpu_cluster.cpus.vecInstQueueWakeupAccesses         2281                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.intAluAccesses      809288737                       # Number of integer alu accesses (Count)
system.cpu_cluster.cpus.fpAluAccesses               0                       # Number of floating point alu accesses (Count)
system.cpu_cluster.cpus.vecAluAccesses           3556                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.numSquashedInsts        39980                       # Number of squashed instructions skipped in execute (Count)
system.cpu_cluster.cpus.numSwp                      0                       # Number of swp insts executed (Count)
system.cpu_cluster.cpus.timesIdled               8687                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu_cluster.cpus.idleCycles            1291766                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu_cluster.cpus.quiesceCycles              18                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu_cluster.cpus.MemDepUnit__0.insertedLoads    400346964                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.insertedStores      1528485                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingLoads        83754                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingStores        58078                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::NoBranch         1146      0.00%      0.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::Return       276859      0.14%      0.14% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallDirect       260668      0.13%      0.27% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallIndirect        12990      0.01%      0.27% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectCond    200549959     99.66%     99.94% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectUncond        84844      0.04%     99.98% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectCond            0      0.00%     99.98% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectUncond        44593      0.02%    100.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::total    201231059                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::NoBranch           23      0.01%      0.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::Return        41766     15.07%     15.07% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallDirect        35360     12.76%     27.83% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallIndirect         3190      1.15%     28.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectCond       175977     63.48%     92.46% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectUncond        17547      6.33%     98.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectCond            0      0.00%     98.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectUncond         3358      1.21%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::total       277221                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::NoBranch         1123      2.41%      2.41% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::Return          198      0.43%      2.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallDirect        12030     25.87%     28.71% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallIndirect          625      1.34%     30.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectCond        28928     62.21%     92.26% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectUncond         3418      7.35%     99.61% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectCond            0      0.00%     99.61% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectUncond          181      0.39%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::total        46503                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.committed_0::NoBranch         1123      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::Return       235092      0.12%      0.12% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallDirect       225308      0.11%      0.23% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallIndirect         9800      0.00%      0.23% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectCond    200373981     99.71%     99.95% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectUncond        67296      0.03%     99.98% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectCond            0      0.00%     99.98% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectUncond        41235      0.02%    100.00% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::total    200953835                       # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::NoBranch         1123      2.69%      2.69% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::Return          144      0.34%      3.04% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallDirect         9844     23.58%     26.62% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallIndirect          606      1.45%     28.07% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectCond        27513     65.92%     93.99% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectUncond         2355      5.64%     99.63% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.63% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectUncond          155      0.37%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::total        41740                       # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::NoTarget       782443      0.39%      0.39% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::BTB    200117978     99.45%     99.84% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::RAS       276859      0.14%     99.97% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::Indirect        53779      0.03%    100.00% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::total    201231059                       # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::NoBranch        37489     80.62%     80.62% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::Return         8729     18.77%     99.39% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallDirect          198      0.43%     99.81% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallIndirect           87      0.19%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::total        46503                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.condPredicted    200551105                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condPredictedTaken    199844029                       # Number of conditional branches predicted as taken (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect        46503                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.predTakenBTBMiss        26549                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu_cluster.cpus.branchPred.NotTakenMispredicted        37774                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu_cluster.cpus.branchPred.TakenMispredicted         8729                       # Number branches predicted taken but are actually not taken (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups    201231059                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBUpdates        35647                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.BTBHits    200238128                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.995066                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.BTBMispredicted        28389                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu_cluster.cpus.branchPred.indirectLookups        57583                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus.branchPred.indirectHits        53779                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus.branchPred.indirectMisses         3804                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::NoBranch         1146      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::Return       276859      0.14%      0.14% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallDirect       260668      0.13%      0.27% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallIndirect        12990      0.01%      0.27% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectCond    200549959     99.66%     99.94% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectUncond        84844      0.04%     99.98% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectCond            0      0.00%     99.98% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectUncond        44593      0.02%    100.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::total    201231059                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::NoBranch         1146      0.12%      0.12% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::Return       276859     27.88%     28.00% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallDirect        19698      1.98%     29.98% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallIndirect        12990      1.31%     31.29% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectCond       630107     63.46%     94.75% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectUncond         7538      0.76%     95.51% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectCond            0      0.00%     95.51% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectUncond        44593      4.49%    100.00% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::total       992931                       # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallDirect        12030     33.75%     33.75% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallIndirect            0      0.00%     33.75% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectCond        20199     56.66%     90.41% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectUncond         3418      9.59%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::total        35647                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallDirect        12030     33.75%     33.75% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%     33.75% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectCond        20199     56.66%     90.41% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectUncond         3418      9.59%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::total        35647                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.lookups        57583                       # Number of lookups (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.hits        53779                       # Number of hits of a tag (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.misses         3804                       # Number of misses (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.targetRecords          806                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.indirectRecords        58389                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu_cluster.cpus.branchPred.ras.pushes       315424                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.pops       315409                       # Number of times a PC was poped from the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.squashes        80316                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu_cluster.cpus.branchPred.ras.used       235092                       # Number of times the RAS is the provider (Count)
system.cpu_cluster.cpus.branchPred.ras.correct       234948                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu_cluster.cpus.branchPred.ras.incorrect          144                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu_cluster.cpus.commit.commitSquashedInsts       331047                       # The number of squashed insts skipped by commit (Count)
system.cpu_cluster.cpus.commit.commitNonSpecStalls       134237                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu_cluster.cpus.commit.branchMispredicts        31287                       # The number of times a branch was mispredicted (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::samples   3998284151                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::mean     0.201798                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::stdev     0.875500                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::0   3794753080     94.91%     94.91% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::1      2191942      0.05%     94.96% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::2       936934      0.02%     94.99% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::3       406784      0.01%     95.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::4    199417012      4.99%     99.99% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::5       195405      0.00%     99.99% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::6        51167      0.00%     99.99% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::7        48713      0.00%     99.99% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::8       283114      0.01%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::total   3998284151                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.amos                 0                       # Number of atomic instructions committed (Count)
system.cpu_cluster.cpus.commit.membars         115188                       # Number of memory barriers committed (Count)
system.cpu_cluster.cpus.commit.functionCalls       235108                       # Number of function calls committed. (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::No_OpClass           14      0.00%      0.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntAlu    404991426     50.19%     50.19% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntMult        52026      0.01%     50.20% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntDiv        42362      0.01%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatAdd            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCmp            9      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCvt           15      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMult            6      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatDiv            5      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMisc            8      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAdd           43      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAlu           77      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCmp           56      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCvt            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMisc           66      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMult            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShift            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdDiv            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAes            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::Matrix            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixMov            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixOP            0      0.00%     50.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemRead    400270911     49.61%     99.82% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemWrite      1487116      0.18%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::total    806844140                       # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.commitEligibleSamples       283114                       # number cycles where commit BW limit reached (Cycle)
system.cpu_cluster.cpus.commitStats0.numInsts    805333950                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numOps    806844140                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numInstsNotNOP    805322923                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus.commitStats0.numOpsNotNOP    806833113                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus.commitStats0.cpi     4.966431                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus.commitStats0.ipc     0.201352                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus.commitStats0.numMemRefs    401758027                       # Number of memory references committed (Count)
system.cpu_cluster.cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu_cluster.cpus.commitStats0.numIntInsts    806124919                       # Number of integer instructions (Count)
system.cpu_cluster.cpus.commitStats0.numLoadInsts    400270911                       # Number of load instructions (Count)
system.cpu_cluster.cpus.commitStats0.numStoreInsts      1487116                       # Number of store instructions (Count)
system.cpu_cluster.cpus.commitStats0.numVecInsts         2260                       # Number of vector instructions (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::No_OpClass           14      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntAlu    404991426     50.19%     50.19% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntMult        52026      0.01%     50.20% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntDiv        42362      0.01%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatAdd            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCmp            9      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCvt           15      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMult            6      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatDiv            5      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMisc            8      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAdd           43      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAlu           77      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCmp           56      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCvt            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMisc           66      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMult            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShift            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAes            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::Matrix            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     50.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemRead    400270911     49.61%     99.82% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemWrite      1487116      0.18%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::total    806844140                       # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsControl    200953835                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsDirectControl    200666585                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsIndirectControl       286127                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCondControl    200373981                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsUncondControl       578731                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCall       235108                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsReturn       235092                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data    202020854                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total    202020854                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data    202037993                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total    202037993                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data    199529820                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total    199529820                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data    199532396                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total    199532396                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data 899676151155                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total 899676151155                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data 899676151155                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total 899676151155                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data    401550674                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total    401550674                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data    401570389                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total    401570389                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.496898                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.496898                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.496880                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.496880                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data  4508.980919                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total  4508.980919                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data  4508.922707                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total  4508.922707                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs       249578                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets       196534                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs        48066                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets         5631                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs     5.192402                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets    34.902149                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks    199436437                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total    199436437                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data        95315                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total        95315                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data        95315                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total        95315                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data    199434505                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total    199434505                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data    199436841                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total    199436841                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::cpu_cluster.cpus.data         1083                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::total         1083                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data 798721063418                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total 798721063418                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data 798741976418                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total 798741976418                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus.data     82891750                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::total     82891750                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.496661                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.496661                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.496642                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.496642                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data  4004.929154                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total  4004.929154                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data  4004.987105                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total  4004.987105                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 76539.012004                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::total 76539.012004                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.replacements    199436437                       # number of replacements (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::cpu_cluster.cpus.data        99626                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::total        99626                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::cpu_cluster.cpus.data         2529                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::total         2529                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus.data     22163250                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::total     22163250                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::cpu_cluster.cpus.data       102155                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::total       102155                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::cpu_cluster.cpus.data     0.024756                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::total     0.024756                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus.data  8763.641756                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::total  8763.641756                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus.data         2244                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::total         2244                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus.data          285                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::total          285                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus.data      1957500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::total      1957500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus.data     0.002790                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::total     0.002790                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus.data  6868.421053                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::total  6868.421053                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data    200788100                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total    200788100                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data    199377411                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total    199377411                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data 898433785750                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total 898433785750                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data    400165511                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total    400165511                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.498237                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.498237                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data  4506.196471                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total  4506.196471                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data        44674                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total        44674                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data    199332737                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total    199332737                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus.data          805                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::total          805                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data 797893607000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total 797893607000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data     82891750                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::total     82891750                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.498126                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.498126                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data  4002.822712                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total  4002.822712                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 102971.118012                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::total 102971.118012                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::cpu_cluster.cpus.data        16982                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::total        16982                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::cpu_cluster.cpus.data         2382                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::total         2382                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::cpu_cluster.cpus.data        19364                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::total        19364                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::cpu_cluster.cpus.data     0.123012                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::total     0.123012                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus.data         2142                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::total         2142                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus.data     16297500                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::total     16297500                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus.data     0.110618                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::total     0.110618                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus.data  7608.543417                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::total  7608.543417                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::cpu_cluster.cpus.data          157                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::total          157                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::cpu_cluster.cpus.data          194                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::total          194                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::cpu_cluster.cpus.data          351                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::total          351                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::cpu_cluster.cpus.data     0.552707                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::total     0.552707                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus.data          194                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::total          194                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus.data      4615500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::total      4615500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus.data     0.552707                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::total     0.552707                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus.data 23791.237113                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::total 23791.237113                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::cpu_cluster.cpus.data       101596                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::total       101596                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::cpu_cluster.cpus.data          115                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::total          115                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::cpu_cluster.cpus.data      1870750                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::total      1870750                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::cpu_cluster.cpus.data       101711                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::total       101711                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::cpu_cluster.cpus.data     0.001131                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::total     0.001131                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus.data 16267.391304                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::total 16267.391304                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus.data          114                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::total          114                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus.data      1813750                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::total      1813750                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus.data     0.001121                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::total     0.001121                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus.data 15910.087719                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::total 15910.087719                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::cpu_cluster.cpus.data          672                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::total          672                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::cpu_cluster.cpus.data        46872                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::total        46872                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::cpu_cluster.cpus.data    342842387                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::total    342842387                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::cpu_cluster.cpus.data        47544                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::total        47544                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::cpu_cluster.cpus.data     0.985866                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::total     0.985866                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus.data  7314.439047                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::total  7314.439047                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus.data           13                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::total           13                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus.data        46859                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::total        46859                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus.data    319280387                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::total    319280387                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus.data     0.985592                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::total     0.985592                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data  6813.640645                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total  6813.640645                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data      1232082                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total      1232082                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data       105537                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total       105537                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data    899523018                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total    899523018                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data      1337619                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total      1337619                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.078899                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.078899                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data  8523.295318                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total  8523.295318                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data        50628                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total        50628                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data        54909                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total        54909                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          278                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::total          278                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data    508176031                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total    508176031                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.041050                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.041050                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data  9254.876814                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total  9254.876814                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs    401644010                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs    199436437                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs     2.013895                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::0          131                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::1          357                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::2           24                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.tagAccesses   1002984947                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.dcache.tags.dataAccesses   1002984947                       # Number of data accesses (Count)
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.decode.idleCycles    134057728                       # Number of cycles decode is idle (Cycle)
system.cpu_cluster.cpus.decode.blockedCycles   3594813258                       # Number of cycles decode is blocked (Cycle)
system.cpu_cluster.cpus.decode.runCycles      2906815                       # Number of cycles decode is running (Cycle)
system.cpu_cluster.cpus.decode.unblockCycles    266530757                       # Number of cycles decode is unblocking (Cycle)
system.cpu_cluster.cpus.decode.squashCycles        35492                       # Number of cycles decode is squashing (Cycle)
system.cpu_cluster.cpus.decode.branchResolved    200075740                       # Number of times decode resolved a branch (Count)
system.cpu_cluster.cpus.decode.branchMispred        15680                       # Number of times decode detected a branch misprediction (Count)
system.cpu_cluster.cpus.decode.decodedInsts    807402439                       # Number of instructions handled by decode (Count)
system.cpu_cluster.cpus.decode.squashedInsts       181313                       # Number of squashed instructions handled by decode (Count)
system.cpu_cluster.cpus.executeStats0.numInsts    807074648                       # Number of executed instructions (Count)
system.cpu_cluster.cpus.executeStats0.numNop        12054                       # Number of nop insts executed (Count)
system.cpu_cluster.cpus.executeStats0.numBranches    200992535                       # Number of branches executed (Count)
system.cpu_cluster.cpus.executeStats0.numLoadInsts    400342530                       # Number of load instructions executed (Count)
system.cpu_cluster.cpus.executeStats0.numStoreInsts      1502303                       # Number of stores executed (Count)
system.cpu_cluster.cpus.executeStats0.instRate     0.201787                       # Inst execution rate ((Count/Cycle))
system.cpu_cluster.cpus.executeStats0.numCCRegReads      2192280                       # Number of times the CC registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numCCRegWrites      2200470                       # Number of times the CC registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegReads   1007698610                       # Number of times the integer registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegWrites    604528733                       # Number of times the integer registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numMemRefs    401844833                       # Number of memory refs (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegReads   4602274102                       # Number of times the Misc registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegWrites       428925                       # Number of times the Misc registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegReads         1954                       # Number of times the vector registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegWrites          782                       # Number of times the vector registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus.fetch.predictedBranches    200448616                       # Number of branches that fetch has predicted taken (Count)
system.cpu_cluster.cpus.fetch.cycles       3997314623                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu_cluster.cpus.fetch.squashCycles       101880                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu_cluster.cpus.fetch.tlbCycles         10486                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu_cluster.cpus.fetch.miscStallCycles       104337                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu_cluster.cpus.fetch.pendingTrapStallCycles         7044                       # Number of stall cycles due to pending traps (Cycle)
system.cpu_cluster.cpus.fetch.pendingQuiesceStallCycles         4785                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu_cluster.cpus.fetch.icacheWaitRetryStallCycles        12048                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu_cluster.cpus.fetch.cacheLines    401767166                       # Number of cache lines fetched (Count)
system.cpu_cluster.cpus.fetch.icacheSquashes        10949                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.tlbSquashes          168                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.nisnDist::samples   3998344050                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::mean     0.202156                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::stdev     0.561595                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::0   3495488764     87.42%     87.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::1    200060715      5.00%     92.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::2    300155969      7.51%     99.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::3      2638602      0.07%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::total   3998344050                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetchStats0.numInsts    806572709                       # Number of instructions fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.fetchRate     0.201662                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu_cluster.cpus.fetchStats0.numBranches    201231059                       # Number of branches fetched (Count)
system.cpu_cluster.cpus.fetchStats0.branchRate     0.050312                       # Number of branch fetches per cycle (Ratio)
system.cpu_cluster.cpus.fetchStats0.icacheStallCycles       839787                       # ICache total stall cycles (Cycle)
system.cpu_cluster.cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst    401712785                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total    401712785                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst    401712785                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total    401712785                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.demandMisses::cpu_cluster.cpus.inst        54278                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.demandMisses::total        54278                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::cpu_cluster.cpus.inst        54278                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::total        54278                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst    793227357                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total    793227357                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst    793227357                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total    793227357                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst    401767063                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total    401767063                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst    401767063                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total    401767063                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.000135                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.000135                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.000135                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.000135                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst 14614.159641                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total 14614.159641                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst 14614.159641                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total 14614.159641                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs       382016                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets           16                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCauses::no_mshrs         6392                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.blockedCauses::no_targets            3                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.avgBlocked::no_mshrs    59.764706                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.avgBlocked::no_targets     5.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.writebacks::writebacks        51310                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.writebacks::total        51310                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::cpu_cluster.cpus.inst         2969                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::total         2969                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::cpu_cluster.cpus.inst         2969                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::total         2969                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::cpu_cluster.cpus.inst        51309                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::total        51309                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::cpu_cluster.cpus.inst        51309                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::total        51309                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::cpu_cluster.cpus.inst    671745151                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::total    671745151                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::cpu_cluster.cpus.inst    671745151                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::total    671745151                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissRate::cpu_cluster.cpus.inst     0.000128                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMshrMissRate::total     0.000128                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::cpu_cluster.cpus.inst     0.000128                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::total     0.000128                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 13092.150519                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::total 13092.150519                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 13092.150519                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::total 13092.150519                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.replacements        51310                       # number of replacements (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::cpu_cluster.cpus.inst    401712785                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::total    401712785                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::cpu_cluster.cpus.inst        54278                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::total        54278                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::cpu_cluster.cpus.inst    793227357                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::total    793227357                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.accesses::cpu_cluster.cpus.inst    401767063                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.accesses::total    401767063                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.missRate::cpu_cluster.cpus.inst     0.000135                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.missRate::total     0.000135                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::cpu_cluster.cpus.inst 14614.159641                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::total 14614.159641                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::cpu_cluster.cpus.inst         2969                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::total         2969                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::cpu_cluster.cpus.inst        51309                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::total        51309                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus.inst    671745151                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::total    671745151                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::cpu_cluster.cpus.inst     0.000128                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::total     0.000128                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.inst 13092.150519                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::total 13092.150519                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.icache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.icache.tags.totalRefs    401764470                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.sampledRefs        51310                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.avgRefs  7830.139739                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.icache.tags.occupancies::cpu_cluster.cpus.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::cpu_cluster.cpus.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::0          190                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::1          287                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::2           35                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.icache.tags.tagAccesses    803585436                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.icache.tags.dataAccesses    803585436                       # Number of data accesses (Count)
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.iew.idleCycles              0                       # Number of cycles IEW is idle (Cycle)
system.cpu_cluster.cpus.iew.squashCycles        35492                       # Number of cycles IEW is squashing (Cycle)
system.cpu_cluster.cpus.iew.blockCycles        905428                       # Number of cycles IEW is blocking (Cycle)
system.cpu_cluster.cpus.iew.unblockCycles   1045270070                       # Number of cycles IEW is unblocking (Cycle)
system.cpu_cluster.cpus.iew.dispatchedInsts    807218896                       # Number of instructions dispatched to IQ (Count)
system.cpu_cluster.cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu_cluster.cpus.iew.dispLoadInsts    400346964                       # Number of dispatched load instructions (Count)
system.cpu_cluster.cpus.iew.dispStoreInsts      1528485                       # Number of dispatched store instructions (Count)
system.cpu_cluster.cpus.iew.dispNonSpecInsts       119930                       # Number of dispatched non-speculative instructions (Count)
system.cpu_cluster.cpus.iew.iqFullEvents          480                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.lsqFullEvents   1045255495                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.memOrderViolationEvents         1193                       # Number of memory order violations (Count)
system.cpu_cluster.cpus.iew.predictedTakenIncorrect         9571                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu_cluster.cpus.iew.predictedNotTakenIncorrect        24003                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu_cluster.cpus.iew.branchMispredicts        33574                       # Number of branch mispredicts detected at execute (Count)
system.cpu_cluster.cpus.iew.instsToCommit    807028790                       # Cumulative count of insts sent to commit (Count)
system.cpu_cluster.cpus.iew.writebackCount    807023593                       # Cumulative count of insts written-back (Count)
system.cpu_cluster.cpus.iew.producerInst    403470324                       # Number of instructions producing a value (Count)
system.cpu_cluster.cpus.iew.consumerInst    406868576                       # Number of instructions consuming a value (Count)
system.cpu_cluster.cpus.iew.wbRate           0.201774                       # Insts written-back per cycle ((Count/Cycle))
system.cpu_cluster.cpus.iew.wbFanout         0.991648                       # Average fanout of values written-back ((Count/Count))
system.cpu_cluster.cpus.lsq0.forwLoads          24098                       # Number of loads that had data forwarded from stores (Count)
system.cpu_cluster.cpus.lsq0.squashedLoads        76053                       # Number of loads squashed (Count)
system.cpu_cluster.cpus.lsq0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu_cluster.cpus.lsq0.memOrderViolation         1193                       # Number of memory ordering violations (Count)
system.cpu_cluster.cpus.lsq0.squashedStores        41369                       # Number of stores squashed (Count)
system.cpu_cluster.cpus.lsq0.rescheduledLoads         5592                       # Number of loads that were rescheduled (Count)
system.cpu_cluster.cpus.lsq0.blockedByCache        38638                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu_cluster.cpus.lsq0.loadToUse::samples    400251903                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::mean    11.983312                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::stdev     8.391049                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::0-9    200869642     50.19%     50.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::10-19        31063      0.01%     50.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::20-29    199331534     49.80%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::30-39         1599      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::40-49          414      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::50-59          322      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::60-69          282      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::70-79          258      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::80-89          167      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::90-99          142      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::100-109          138      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::110-119          689      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::120-129          551      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::130-139           73      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::140-149           43      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::150-159           41      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::160-169           78      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::170-179          121      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::180-189          151      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::190-199           66      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::200-209           98      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::210-219           96      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::220-229          101      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::230-239          161      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::240-249          257      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::250-259          545      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::260-269          664      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::270-279         1816      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::280-289         5861      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::290-299          709      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::overflows         4221      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::max_value         2136                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::total    400251903                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.mmu.alignFaults             1                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus.mmu.prefetchFaults            9                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus.mmu.permsFaults           875                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus.mmu.dtb.readHits    400318126                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.dtb.readMisses         1533                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeHits      1500470                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.dtb.writeMisses         6958                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.dtb.inserts           954                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlb          603                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.dtb.flushedEntries          607                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.readAccesses    400319659                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeAccesses      1507428                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.hits        401818596                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.dtb.misses           8491                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.dtb.accesses    401827087                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walks         8416                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongDescriptor         8416                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2            3                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3          885                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.squashedBefore         3883                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::samples         4533                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::mean  1379.219060                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::stdev  6682.685873                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::0-32767         4521     99.74%     99.74% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::32768-65535            6      0.13%     99.87% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::65536-98303            4      0.09%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::262144-294911            2      0.04%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::total         4533                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::samples         2480                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::mean  4474.193548                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::gmean  1283.873693                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::stdev 16872.159476                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::0-16383         2391     96.41%     96.41% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::32768-49151            1      0.04%     96.45% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::65536-81919           68      2.74%     99.19% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::81920-98303            1      0.04%     99.23% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::114688-131071            2      0.08%     99.31% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::131072-147455           16      0.65%     99.96% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::196608-212991            1      0.04%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::total         2480                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::samples   -831109718                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::mean     2.422059                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::0   1203101508   -144.76%   -144.76% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::1  -2040499476    245.52%    100.76% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::2      1390000     -0.17%    100.59% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::3       637750     -0.08%    100.51% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::4      2226000     -0.27%    100.24% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::5       640000     -0.08%    100.17% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::6       791000     -0.10%    100.07% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::7        64000     -0.01%    100.06% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::8        45250     -0.01%    100.06% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::9        31750     -0.00%    100.06% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::10       285250     -0.03%    100.02% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::11       142000     -0.02%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::12         9250     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::13        26000     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::total   -831109718                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::4KiB          885     99.66%     99.66% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::2MiB            3      0.34%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::total          888                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Data         8416                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::total         8416                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Data          888                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::total          888                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin::total         9304                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.itb.instHits    401767666                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.itb.instMisses          714                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.itb.inserts           499                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlb          603                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.itb.flushedEntries           82                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.itb.instAccesses    401768380                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.itb.hits        401767666                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.itb.misses            714                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.itb.accesses    401768380                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walks          512                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongDescriptor          512                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level3          297                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.itb_walker.squashedBefore           62                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::samples          450                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::mean   368.888889                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::stdev  4012.546982                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::0-8191          447     99.33%     99.33% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::8192-16383            1      0.22%     99.56% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::49152-57343            1      0.22%     99.78% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::65536-73727            1      0.22%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::total          450                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::samples          359                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::mean 13094.011142                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::gmean  3875.273622                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::stdev 30695.397751                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::0-16383          314     87.47%     87.47% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::32768-49151            1      0.28%     87.74% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::49152-65535            3      0.84%     88.58% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::65536-81919           36     10.03%     98.61% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::114688-131071            1      0.28%     98.89% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::131072-147455            1      0.28%     99.16% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::180224-196607            1      0.28%     99.44% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::245760-262143            2      0.56%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::total          359                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::samples   -836939468                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::mean     0.638870                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::stdev     0.480328                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::0   -302243842     36.11%     36.11% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::1   -534695626     63.89%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::total   -836939468                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::4KiB          297    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::total          297                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Inst          512                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::total          512                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Inst          297                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::total          297                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin::total          809                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.l2_shared.partialHits         7657                       # partial translation hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instHits          682                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instMisses           32                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readHits          493                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readMisses         1040                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeHits         6750                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeMisses          208                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.inserts         1236                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlb          603                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushedEntries          733                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readAccesses         1533                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeAccesses         6958                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instAccesses          714                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.hits         7925                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.misses         1280                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.accesses         9205                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.numTransitions           36                       # Number of power state transitions (Count)
system.cpu_cluster.cpus.power_state.ticksClkGated::samples           18                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::mean          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::underflows           18    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::max_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::total           18                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON 1000019663981                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::CLK_GATED         4518                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.rename.squashCycles        35492                       # Number of cycles rename is squashing (Cycle)
system.cpu_cluster.cpus.rename.idleCycles    234239237                       # Number of cycles rename is idle (Cycle)
system.cpu_cluster.cpus.rename.blockCycles   1047185373                       # Number of cycles rename is blocking (Cycle)
system.cpu_cluster.cpus.rename.serializeStallCycles      5022656                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu_cluster.cpus.rename.runCycles    136033986                       # Number of cycles rename is running (Cycle)
system.cpu_cluster.cpus.rename.unblockCycles   2575827306                       # Number of cycles rename is unblocking (Cycle)
system.cpu_cluster.cpus.rename.renamedInsts    807263294                       # Number of instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.squashedInsts        41810                       # Number of squashed instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.ROBFullEvents        84849                       # Number of times rename has blocked due to ROB full (Count)
system.cpu_cluster.cpus.rename.IQFullEvents        88887                       # Number of times rename has blocked due to IQ full (Count)
system.cpu_cluster.cpus.rename.LQFullEvents   2441834706                       # Number of times rename has blocked due to LQ full (Count)
system.cpu_cluster.cpus.rename.SQFullEvents       387332                       # Number of times rename has blocked due to SQ full (Count)
system.cpu_cluster.cpus.rename.fullRegistersEvents         2648                       # Number of times there has been no free registers (Count)
system.cpu_cluster.cpus.rename.renamedOperands    607839493                       # Number of destination operands rename has renamed (Count)
system.cpu_cluster.cpus.rename.lookups     1011078373                       # Number of register rename lookups that rename has made (Count)
system.cpu_cluster.cpus.rename.intLookups   1007872189                       # Number of integer rename lookups (Count)
system.cpu_cluster.cpus.rename.vecLookups         2134                       # Number of vector rename lookups (Count)
system.cpu_cluster.cpus.rename.committedMaps    607418788                       # Number of HB maps that are committed (Count)
system.cpu_cluster.cpus.rename.undoneMaps       420700                       # Number of HB maps that are undone due to squashing (Count)
system.cpu_cluster.cpus.rename.serializing       261458                       # count of serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.tempSerializing       120536                       # count of temporary serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.skidInsts    632091958                       # count of insts added to the skid buffer (Count)
system.cpu_cluster.cpus.rob.reads          4805159409                       # The number of ROB reads (Count)
system.cpu_cluster.cpus.rob.writes         1614408978                       # The number of ROB writes (Count)
system.cpu_cluster.cpus.thread_0.numInsts    805322923                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps     806833113                       # Number of Ops committed (Count)
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.dtb_walker         1368                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.itb_walker          324                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.inst        45110                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.data    199377935                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::total     199424737                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.dtb_walker         1368                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.itb_walker          324                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.inst        45110                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.data    199377935                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::total    199424737                       # number of overall hits (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.dtb_walker           43                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.itb_walker           41                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.inst         6199                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.data        10626                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::total        16909                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.dtb_walker           43                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.itb_walker           41                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.inst         6199                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.data        10626                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::total        16909                       # number of overall misses (Count)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.dtb_walker      3182211                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.itb_walker      3368709                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.inst    498455749                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.data    879086000                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::total   1384092669                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.dtb_walker      3182211                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.itb_walker      3368709                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.inst    498455749                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.data    879086000                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::total   1384092669                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.dtb_walker         1411                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.itb_walker          365                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.inst        51309                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.data    199388561                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::total    199441646                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.dtb_walker         1411                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.itb_walker          365                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.inst        51309                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.data    199388561                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::total    199441646                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.030475                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.itb_walker     0.112329                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.inst     0.120817                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.data     0.000053                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::total     0.000085                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.030475                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.itb_walker     0.112329                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.inst     0.120817                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.data     0.000053                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::total     0.000085                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 74004.906977                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 82163.634146                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.inst 80409.057751                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.data 82729.719556                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::total 81855.382873                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 74004.906977                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 82163.634146                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.inst 80409.057751                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.data 82729.719556                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::total 81855.382873                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.writebacks::writebacks        12829                       # number of writebacks (Count)
system.cpu_cluster.l2.writebacks::total         12829                       # number of writebacks (Count)
system.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus.data           24                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.demandMshrHits::total           24                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus.data           24                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::total           24                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.dtb_walker           43                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.itb_walker           41                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.inst         6199                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.data        10602                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::total        16885                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.dtb_walker           43                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.itb_walker           41                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.inst         6199                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.data        10602                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.l2.prefetcher         1389                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::total        18274                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus.data         1083                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::total         1083                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker      3053211                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      3245709                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.inst    479855749                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.data    846563250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::total   1332717919                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker      3053211                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      3245709                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.inst    479855749                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.data    846563250                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.l2.prefetcher    175052441                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::total   1507770360                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus.data     79066750                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::total     79066750                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.030475                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.112329                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.inst     0.120817                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.data     0.000053                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::total     0.000085                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.030475                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.112329                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.inst     0.120817                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.data     0.000053                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::total     0.000092                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 71004.906977                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 79163.634146                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 77408.573802                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.data 79849.391624                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::total 78929.103879                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 71004.906977                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 79163.634146                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 77408.573802                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.data 79849.391624                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.l2.prefetcher 126027.675306                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::total 82509.048922                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 73007.156048                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::total 73007.156048                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.replacements              25843                       # number of replacements (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::cpu_cluster.l2.prefetcher         1389                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::total         1389                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::cpu_cluster.l2.prefetcher    175052441                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::total    175052441                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::cpu_cluster.l2.prefetcher 126027.675306                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::total 126027.675306                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus.data        39887                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.hits::total        39887                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus.data         7989                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.misses::total         7989                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus.data        37000                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.missLatency::total        37000                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus.data        47876                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::total        47876                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus.data     0.166869                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.missRate::total     0.166869                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus.data     4.631368                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::total     4.631368                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.mshrHits::cpu_cluster.cpus.data            1                       # number of InvalidateReq MSHR hits (Count)
system.cpu_cluster.l2.InvalidateReq.mshrHits::total            1                       # number of InvalidateReq MSHR hits (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus.data         7988                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::total         7988                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data    113240128                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total    113240128                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data     0.166848                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::total     0.166848                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 14176.280421                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 14176.280421                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus.inst        45110                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.hits::total        45110                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus.inst         6199                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::total         6199                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus.inst    498455749                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.missLatency::total    498455749                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus.inst        51309                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.accesses::total        51309                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus.inst     0.120817                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.missRate::total     0.120817                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus.inst 80409.057751                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::total 80409.057751                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus.inst         6199                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::total         6199                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus.inst    479855749                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::total    479855749                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus.inst     0.120817                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::total     0.120817                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus.inst 77408.573802                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::total 77408.573802                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus.data        52027                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.hits::total        52027                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus.data         3321                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.misses::total         3321                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus.data    290047500                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.missLatency::total    290047500                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus.data        55348                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.accesses::total        55348                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus.data     0.060002                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.missRate::total     0.060002                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 87337.398374                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMissLatency::total 87337.398374                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus.data            3                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrHits::total            3                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus.data         3318                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::total         3318                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data    280032750                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::total    280032750                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus.data     0.059948                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::total     0.059948                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 84398.056058                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 84398.056058                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.dtb_walker         1368                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.itb_walker          324                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::total         1692                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.dtb_walker           43                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.itb_walker           41                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::total           84                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.dtb_walker      3182211                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.itb_walker      3368709                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::total      6550920                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.dtb_walker         1411                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.itb_walker          365                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::total         1776                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.dtb_walker     0.030475                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.itb_walker     0.112329                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::total     0.047297                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 74004.906977                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.itb_walker 82163.634146                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::total 77987.142857                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.dtb_walker           43                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.itb_walker           41                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::total           84                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus.data          805                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::total          805                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker      3053211                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      3245709                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::total      6298920                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data     79066750                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::total     79066750                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.030475                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.112329                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::total     0.047297                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 71004.906977                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 79163.634146                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::total 74987.142857                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 98219.565217                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::total 98219.565217                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.data    199325908                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::total    199325908                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.data         7305                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::total         7305                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.data    589038500                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::total    589038500                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.data    199333213                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::total    199333213                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.000037                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::total     0.000037                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 80634.976044                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 80634.976044                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus.data           21                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrHits::total           21                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data         7284                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::total         7284                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data    566530500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total    566530500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.000037                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.000037                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 77777.388797                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 77777.388797                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.misses::cpu_cluster.cpus.data          114                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.misses::total          114                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::cpu_cluster.cpus.data      1728250                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::total      1728250                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.accesses::cpu_cluster.cpus.data          114                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.accesses::total          114                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::cpu_cluster.cpus.data 15160.087719                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::total 15160.087719                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::cpu_cluster.cpus.data          114                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::total          114                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus.data      1386250                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::total      1386250                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 12160.087719                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::total 12160.087719                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus.data          689                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.misses::total          689                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus.data       887750                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.missLatency::total       887750                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus.data          689                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.accesses::total          689                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus.data  1288.461538                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::total  1288.461538                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus.data          689                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMisses::total          689                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus.data      8291750                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::total      8291750                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 12034.470247                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::total 12034.470247                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          278                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WriteReq.mshrUncacheable::total          278                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WritebackClean.hits::writebacks     10520276                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.hits::total     10520276                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.accesses::writebacks     10520276                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackClean.accesses::total     10520276                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.hits::writebacks    188967465                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.hits::total    188967465                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::writebacks    188967465                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::total    188967465                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.prefetcher.demandMshrMisses        16885                       # demands not covered by prefetchs (Count)
system.cpu_cluster.l2.prefetcher.pfIssued         1561                       # number of hwpf issued (Count)
system.cpu_cluster.l2.prefetcher.pfUnused         1340                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.l2.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.l2.prefetcher.accuracy            0                       # accuracy of the prefetcher (Count)
system.cpu_cluster.l2.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.l2.prefetcher.pfHitInCache          140                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.l2.prefetcher.pfHitInMSHR           32                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.l2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.l2.prefetcher.pfLate           172                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.l2.prefetcher.pfIdentified         1573                       # number of prefetch candidates identified (Count)
system.cpu_cluster.l2.prefetcher.pfBufferHit           11                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.l2.prefetcher.pfSpanPage          331                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.tags.tagsInUse     15601.827238                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.l2.tags.totalRefs        398953635                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.sampledRefs      199488693                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.avgRefs           1.999881                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.l2.tags.warmupTick               0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.l2.tags.occupancies::writebacks 15532.965479                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.dtb_walker    14.997923                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.itb_walker    14.703686                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.l2.prefetcher    39.160149                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.avgOccs::writebacks     0.948057                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.dtb_walker     0.000915                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.itb_walker     0.000897                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.l2.prefetcher     0.002390                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::total     0.952260                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.occupanciesTaskId::1022           87                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1023           42                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1024        15889                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::0            7                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::1           19                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::2           39                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::4           22                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::2           25                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::4           16                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::0          334                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::1         1738                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::2        11042                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::4         2775                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.005310                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1023     0.002563                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.969788                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.tagAccesses     6583138136                       # Number of tag accesses (Count)
system.cpu_cluster.l2.tags.dataAccesses    6583138136                       # Number of data accesses (Count)
system.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.transDist::ReadReq         5984                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadResp    199390507                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteReq          278                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteResp          278                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackDirty    188980294                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackClean     10520282                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanEvict        13014                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::HardPFReq         2480                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeReq          689                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::SCUpgradeReq          114                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeResp          803                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExReq        55348                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExResp        55348                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadCleanReq        51309                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadSharedReq    199333213                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateReq        47876                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateResp        47876                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port       153929                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port    598313083                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port          859                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port         6096                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount::total    598473967                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port      6567680                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port  25524804098                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port         2920                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port        11288                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize::total  25531385986                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.snoops               31726                       # Total snoops (Count)
system.cpu_cluster.toL2Bus.snoopTraffic        848280                       # Total snoop traffic (Byte)
system.cpu_cluster.toL2Bus.snoopFanout::samples    199523568                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::mean     0.000018                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::stdev     0.004209                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::0    199520033    100.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::1         3535      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::total    199523568                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.occupancy 149619262777                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer0.occupancy     25666205                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer1.occupancy  99706928724                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.1                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer2.occupancy       247624                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer3.occupancy      2345989                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.snoop_filter.totRequests    398980572                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests    199492392                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.totSnoops           21                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops           21                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.transDist::ReadReq                   305                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  305                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                   28                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                  28                       # Transaction distribution (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.realview_io.pio          560                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.uart0.pio          106                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::total          666                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                      666                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.realview_io.pio         1120                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.uart0.pio          106                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::total         1226                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                      1226                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer14.occupancy              106500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer4.occupancy               470000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy              638000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     12818.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.dtb_walker::samples        41.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.itb_walker::samples        41.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.inst::samples      6199.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.data::samples      9935.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.l2.prefetcher::samples      1368.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000031246                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.576234248084                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          682                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          682                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              301182                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              12209                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       18254                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      12829                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     18254                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    12829                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    670                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                    11                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      22.51                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 18254                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                12829                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   11120                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    3270                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    1171                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     658                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     454                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     278                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                     166                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                     149                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                     132                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                      76                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     40                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                     26                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                     24                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                     20                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    405                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    465                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    635                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    708                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    741                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    790                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    833                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    833                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    813                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    836                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    788                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    714                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    705                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    699                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    696                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    690                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    690                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    688                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          682                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      25.793255                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     23.958599                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-3             143     20.97%     20.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4-7              40      5.87%     26.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-11             35      5.13%     31.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-15            40      5.87%     37.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-19            49      7.18%     45.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-23            45      6.60%     51.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-27            49      7.18%     58.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-31            56      8.21%     67.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-35            46      6.74%     73.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-39            40      5.87%     79.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-43            25      3.67%     83.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::44-47            20      2.93%     86.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-51            15      2.20%     88.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::52-55            13      1.91%     90.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::56-59            11      1.61%     91.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::60-63             7      1.03%     92.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-67            12      1.76%     94.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::68-71             4      0.59%     95.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::72-75             4      0.59%     95.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::76-79             1      0.15%     96.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-83             7      1.03%     97.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::84-87             2      0.29%     97.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::88-91             1      0.15%     97.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::92-95             2      0.29%     97.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-99             4      0.59%     98.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::100-103            4      0.59%     98.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::104-107            1      0.15%     99.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::124-127            1      0.15%     99.27% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::132-135            1      0.15%     99.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::136-139            2      0.29%     99.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::140-143            1      0.15%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::148-151            1      0.15%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           682                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          682                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      18.799120                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     18.441674                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      4.319726                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              237     34.75%     34.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               20      2.93%     37.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              229     33.58%     71.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               73     10.70%     81.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               20      2.93%     84.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               18      2.64%     87.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                7      1.03%     88.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                6      0.88%     89.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24               10      1.47%     90.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25               10      1.47%     92.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26               11      1.61%     93.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27                6      0.88%     94.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28                9      1.32%     96.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29                4      0.59%     96.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30                1      0.15%     96.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::31                3      0.44%     97.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32                3      0.44%     97.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::33                2      0.29%     98.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34                1      0.15%     98.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::35                1      0.15%     98.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36                2      0.29%     98.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::37                1      0.15%     98.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::38                1      0.15%     98.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::39                1      0.15%     99.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40                1      0.15%     99.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::42                1      0.15%     99.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44                1      0.15%     99.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::45                1      0.15%     99.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::46                1      0.15%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::47                1      0.15%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           682                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   42880                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 1168256                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               821056                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1168362.36975478                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              821130.75718111                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  999908898750                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                   32168995.87                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.dtb_walker         2624                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.itb_walker         2624                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.inst       396736                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.data       635840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.l2.prefetcher        87552                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       820544                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.dtb_walker 2624.238915303267                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.itb_walker 2624.238915303267                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.inst 396772.122828413500                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.data 635897.893257023417                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.l2.prefetcher 87559.971613045593                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 820618.710563492379                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.dtb_walker           43                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.itb_walker           41                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.inst         6199                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.data        10603                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.l2.prefetcher         1368                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        12829                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.dtb_walker      1549814                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.itb_walker      1798319                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.inst    264495765                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.data    482392389                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.l2.prefetcher    129438960                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 21362672499310                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.dtb_walker     36042.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.itb_walker     43861.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.inst     42667.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.data     45495.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.l2.prefetcher     94619.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 1665186101.75                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.dtb_walker         2752                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.itb_walker         2624                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.inst       396800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.data       678592                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.l2.prefetcher        87552                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        1168320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus.inst       396800                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       396800                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       821056                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       821056                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.dtb_walker           43                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.itb_walker           41                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.inst         6200                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.data        10603                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.l2.prefetcher         1368                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           18255                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        12829                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          12829                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.dtb_walker         2752                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.itb_walker         2624                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.inst       396836                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.data       678654                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.l2.prefetcher        87560                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total           1168426                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus.inst       396836                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        396836                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks       821131                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total           821131                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks       821131                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.dtb_walker         2752                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.itb_walker         2624                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.inst       396836                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.data       678654                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.l2.prefetcher        87560                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total          1989557                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                17584                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               12821                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          552                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          393                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          421                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          410                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          482                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          447                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          488                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          378                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          493                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          516                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          596                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          545                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          500                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          579                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          603                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          689                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16          674                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17          530                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18          558                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19          605                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20          635                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21          611                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22          629                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23          838                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24          785                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25          578                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26          575                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27          541                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28          473                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29          488                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30          490                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31          482                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          376                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          305                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          278                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          295                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          338                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          329                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          385                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          296                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          335                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          369                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          373                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          340                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          356                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          402                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          387                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          441                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16          522                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17          431                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18          433                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19          520                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20          514                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21          487                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22          542                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23          668                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24          498                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25          386                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26          394                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27          404                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28          358                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29          338                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30          348                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31          373                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               583015583                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              43889664                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          879675247                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                33156.03                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               2496.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           50027.03                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 932                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                970                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate             5.30                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate            7.57                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        28502                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    68.270858                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    66.368385                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    27.434329                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127        27315     95.84%     95.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191          900      3.16%     98.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255          121      0.42%     99.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319           47      0.16%     99.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383           55      0.19%     99.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447           24      0.08%     99.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511           25      0.09%     99.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575            6      0.02%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::576-639            5      0.02%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-703            1      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::832-895            1      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-959            2      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        28502                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead           1125376                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten         820544                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                1.125478                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                0.820619                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 25641.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.01                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                6.26                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    -80636679.552000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    54016852.032000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   74975307.264000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  47451403.084800                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 45116046312.436882                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 45460888128.985947                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 375310019237.813416                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  465982760559.346558                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   466.025188                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 923241592357                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  75913825000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    753549393                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                  805                       # Transaction distribution (Count)
system.membus.transDist::ReadResp               15742                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                 278                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                278                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         12829                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             13014                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               689                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq             114                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               3318                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              3318                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           14936                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq           7988                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port        71143                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port          666                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         1500                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::total        73309                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   73309                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port      1989376                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port         1226                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         3000                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::total      1993602                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1993602                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              28128                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    28128    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                28128                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           112876945                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy              465500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer13.occupancy            1248750                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          103140283                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          52888                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        26657                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_devices.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1000242191000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                       18                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000310                       # Number of seconds simulated (Second)
simTicks                                    309669000                       # Number of ticks simulated (Tick)
finalTick                                8221731746750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      1.91                       # Real time elapsed on the host (Second)
hostTickRate                                162197963                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  409051488                       # Number of bytes of host memory used (Byte)
simInsts                                       612946                       # Number of instructions simulated (Count)
simOps                                         738922                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   321044                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     387026                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus.numCycles             1238668                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus.cpi                  2.016373                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu_cluster.cpus.ipc                  0.495940                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus.instsAdded             785694                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu_cluster.cpus.nonSpecInstsAdded         9909                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu_cluster.cpus.instsIssued            778943                       # Number of instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsIssued         3661                       # Number of squashed instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsExamined        56680                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu_cluster.cpus.squashedOperandsExamined        39331                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu_cluster.cpus.squashedNonSpecRemoved          324                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu_cluster.cpus.numIssuedDist::samples      1000031                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::mean     0.778919                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::stdev     1.043798                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::0       574604     57.46%     57.46% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::1       168419     16.84%     74.30% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::2       169142     16.91%     91.21% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::3        79227      7.92%     99.14% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::4         8636      0.86%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::5            3      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::6            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::7            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::8            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::max_value            5                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::total      1000031                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntAlu        82888     46.26%     46.26% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntMult            3      0.00%     46.26% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntDiv           44      0.02%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatAdd            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCmp            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCvt            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMult            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMultAcc            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatDiv            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMisc            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatSqrt            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAdd            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAddAcc            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAlu            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCmp            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCvt            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMisc            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMult            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMultAcc            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMatMultAcc            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShift            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShiftAcc            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdDiv            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSqrt            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAdd            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAlu            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCmp            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCvt            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatDiv            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMisc            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMult            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatSqrt            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAdd            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAlu            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceCmp            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAes            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAesMix            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash2            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash2            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma2            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma3            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdPredAlu            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::Matrix            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixMov            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixOP            0      0.00%     46.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemRead        47373     26.44%     72.72% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemWrite        48888     27.28%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::No_OpClass           88      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntAlu       523877     67.25%     67.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntMult          260      0.03%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntDiv           14      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatAdd            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCmp            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCvt            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMult            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatDiv            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMisc            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAdd           11      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAlu           16      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCmp           12      0.00%     67.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCvt            0      0.00%     67.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMisc           15      0.00%     67.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMult            0      0.00%     67.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     67.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShift            0      0.00%     67.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdDiv            0      0.00%     67.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     67.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     67.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     67.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     67.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     67.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     67.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     67.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     67.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     67.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     67.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     67.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     67.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     67.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     67.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     67.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAes            0      0.00%     67.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     67.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     67.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     67.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     67.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     67.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     67.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     67.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     67.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::Matrix            0      0.00%     67.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixMov            0      0.00%     67.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixOP            0      0.00%     67.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemRead       145761     18.71%     86.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemWrite       108889     13.98%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::total       778943                       # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.issueRate            0.628855                       # Inst issue rate ((Count/Cycle))
system.cpu_cluster.cpus.fuBusy                 179196                       # FU busy when requested (Count)
system.cpu_cluster.cpus.fuBusyRate           0.230050                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu_cluster.cpus.intInstQueueReads      2739553                       # Number of integer instruction queue reads (Count)
system.cpu_cluster.cpus.intInstQueueWrites       851898                       # Number of integer instruction queue writes (Count)
system.cpu_cluster.cpus.intInstQueueWakeupAccesses       764168                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
system.cpu_cluster.cpus.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
system.cpu_cluster.cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.vecInstQueueReads         1221                       # Number of vector instruction queue reads (Count)
system.cpu_cluster.cpus.vecInstQueueWrites          510                       # Number of vector instruction queue writes (Count)
system.cpu_cluster.cpus.vecInstQueueWakeupAccesses          467                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.intAluAccesses         957318                       # Number of integer alu accesses (Count)
system.cpu_cluster.cpus.fpAluAccesses               0                       # Number of floating point alu accesses (Count)
system.cpu_cluster.cpus.vecAluAccesses            733                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.numSquashedInsts         8363                       # Number of squashed instructions skipped in execute (Count)
system.cpu_cluster.cpus.numSwp                      0                       # Number of swp insts executed (Count)
system.cpu_cluster.cpus.timesIdled               1838                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu_cluster.cpus.idleCycles             238637                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu_cluster.cpus.quiesceCycles               8                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu_cluster.cpus.MemDepUnit__0.insertedLoads       146498                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.insertedStores       111144                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingLoads        13721                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingStores        10425                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::NoBranch           77      0.04%      0.04% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::Return        25186     14.50%     14.54% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallDirect        25372     14.60%     29.14% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallIndirect         1795      1.03%     30.18% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectCond       113204     65.16%     95.33% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectUncond         7846      4.52%     99.85% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectCond            0      0.00%     99.85% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectUncond          265      0.15%    100.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::total       173745                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::NoBranch            2      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::Return         5323     12.17%     12.17% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallDirect         6853     15.66%     27.83% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallIndirect          440      1.01%     28.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectCond        27974     63.94%     92.78% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectUncond         3014      6.89%     99.67% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectCond            0      0.00%     99.67% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectUncond          145      0.33%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::total        43751                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::NoBranch           75      0.75%      0.75% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::Return           55      0.55%      1.30% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallDirect         2834     28.32%     29.62% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallIndirect          192      1.92%     31.54% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectCond         5574     55.71%     87.25% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectUncond         1234     12.33%     99.58% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectCond            0      0.00%     99.58% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectUncond           42      0.42%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::total        10006                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.committed_0::NoBranch           75      0.06%      0.06% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::Return        19863     15.28%     15.34% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallDirect        18519     14.25%     29.58% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallIndirect         1355      1.04%     30.63% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectCond        85229     65.56%     96.19% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectUncond         4832      3.72%     99.91% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectCond            0      0.00%     99.91% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectUncond          120      0.09%    100.00% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::total       129993                       # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::NoBranch           75      0.86%      0.86% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::Return           36      0.41%      1.27% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallDirect         2150     24.62%     25.89% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallIndirect          191      2.19%     28.08% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectCond         5297     60.66%     88.74% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectUncond          946     10.83%     99.58% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.58% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectUncond           37      0.42%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::total         8732                       # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::NoTarget        83936     48.31%     48.31% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::BTB        63220     36.39%     84.70% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::RAS        25186     14.50%     99.19% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::Indirect         1403      0.81%    100.00% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::total       173745                       # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::NoBranch         8778     87.73%     87.73% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::Return         1127     11.26%     98.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallDirect           55      0.55%     99.54% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallIndirect           46      0.46%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::total        10006                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.condPredicted       113281                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condPredictedTaken        47318                       # Number of conditional branches predicted as taken (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect        10006                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.predTakenBTBMiss         6638                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu_cluster.cpus.branchPred.NotTakenMispredicted         8879                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu_cluster.cpus.branchPred.TakenMispredicted         1127                       # Number branches predicted taken but are actually not taken (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups       173745                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBUpdates         8515                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.BTBHits        80415                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.462833                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.BTBMispredicted         7168                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu_cluster.cpus.branchPred.indirectLookups         2060                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus.branchPred.indirectHits         1403                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus.branchPred.indirectMisses          657                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::NoBranch           77      0.04%      0.04% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::Return        25186     14.50%     14.54% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallDirect        25372     14.60%     29.14% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallIndirect         1795      1.03%     30.18% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectCond       113204     65.16%     95.33% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectUncond         7846      4.52%     99.85% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectCond            0      0.00%     99.85% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectUncond          265      0.15%    100.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::total       173745                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::NoBranch           77      0.08%      0.08% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::Return        25186     26.99%     27.07% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallDirect         5355      5.74%     32.81% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallIndirect         1795      1.92%     34.73% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectCond        58404     62.58%     97.31% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectUncond         2248      2.41%     99.72% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectCond            0      0.00%     99.72% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectUncond          265      0.28%    100.00% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::total        93330                       # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallDirect         2834     33.28%     33.28% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallIndirect            0      0.00%     33.28% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectCond         4447     52.23%     85.51% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectUncond         1234     14.49%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::total         8515                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallDirect         2834     33.28%     33.28% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%     33.28% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectCond         4447     52.23%     85.51% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectUncond         1234     14.49%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::total         8515                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.lookups         2060                       # Number of lookups (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.hits         1403                       # Number of hits of a tag (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.misses          657                       # Number of misses (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.targetRecords          234                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.indirectRecords         2294                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu_cluster.cpus.branchPred.ras.pushes        32490                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.pops        32479                       # Number of times a PC was poped from the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.squashes        12616                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu_cluster.cpus.branchPred.ras.used        19863                       # Number of times the RAS is the provider (Count)
system.cpu_cluster.cpus.branchPred.ras.correct        19827                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu_cluster.cpus.branchPred.ras.incorrect           36                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu_cluster.cpus.commit.commitSquashedInsts        48772                       # The number of squashed insts skipped by commit (Count)
system.cpu_cluster.cpus.commit.commitNonSpecStalls         9585                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu_cluster.cpus.commit.branchMispredicts         5996                       # The number of times a branch was mispredicted (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::samples       990383                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::mean     0.747469                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::stdev     1.527929                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::0       668355     67.48%     67.48% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::1       158484     16.00%     83.49% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::2        74561      7.53%     91.02% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::3        27892      2.82%     93.83% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::4        21808      2.20%     96.03% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::5        11806      1.19%     97.23% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::6         5637      0.57%     97.79% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::7         5805      0.59%     98.38% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::8        16035      1.62%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::total       990383                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.amos                 0                       # Number of atomic instructions committed (Count)
system.cpu_cluster.cpus.commit.membars           7495                       # Number of memory barriers committed (Count)
system.cpu_cluster.cpus.commit.functionCalls        19874                       # Number of function calls committed. (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::No_OpClass            3      0.00%      0.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntAlu       500697     67.64%     67.64% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntMult          233      0.03%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntDiv           11      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatAdd            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCmp            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCvt            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMult            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatDiv            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMisc            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAdd           11      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAlu           16      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCmp           12      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCvt            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMisc           14      0.00%     67.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMult            0      0.00%     67.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     67.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShift            0      0.00%     67.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdDiv            0      0.00%     67.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     67.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     67.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     67.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     67.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAes            0      0.00%     67.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     67.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::Matrix            0      0.00%     67.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixMov            0      0.00%     67.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixOP            0      0.00%     67.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemRead       133520     18.04%     85.71% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemWrite       105764     14.29%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::total       740281                       # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.commitEligibleSamples        16035                       # number cycles where commit BW limit reached (Cycle)
system.cpu_cluster.cpus.commitStats0.numInsts       614305                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numOps       740281                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numInstsNotNOP       612946                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus.commitStats0.numOpsNotNOP       738922                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus.commitStats0.cpi     2.016373                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus.commitStats0.ipc     0.495940                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus.commitStats0.numMemRefs       239284                       # Number of memory references committed (Count)
system.cpu_cluster.cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu_cluster.cpus.commitStats0.numIntInsts       692814                       # Number of integer instructions (Count)
system.cpu_cluster.cpus.commitStats0.numLoadInsts       133520                       # Number of load instructions (Count)
system.cpu_cluster.cpus.commitStats0.numStoreInsts       105764                       # Number of store instructions (Count)
system.cpu_cluster.cpus.commitStats0.numVecInsts          462                       # Number of vector instructions (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::No_OpClass            3      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntAlu       500697     67.64%     67.64% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntMult          233      0.03%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntDiv           11      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatAdd            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCmp            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCvt            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMult            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatDiv            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMisc            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAdd           11      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAlu           16      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCmp           12      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCvt            0      0.00%     67.67% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMisc           14      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMult            0      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShift            0      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAes            0      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::Matrix            0      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemRead       133520     18.04%     85.71% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemWrite       105764     14.29%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::total       740281                       # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsControl       129993                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsDirectControl       108580                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsIndirectControl        21338                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCondControl        85229                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsUncondControl        44689                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCall        19874                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsReturn        19863                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data       211883                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total       211883                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data       216282                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total       216282                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data        16277                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total        16277                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data        16630                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total        16630                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data    215912539                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total    215912539                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data    215912539                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total    215912539                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data       228160                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total       228160                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data       232912                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total       232912                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.071340                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.071340                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.071400                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.071400                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data 13264.885360                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total 13264.885360                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data 12983.315634                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total 12983.315634                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs         4651                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets        30305                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs         1390                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets          576                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs     3.346043                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets    52.612847                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks         7975                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total         7975                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data         8572                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total         8572                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data         8572                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total         8572                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data         7705                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total         7705                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data         7982                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total         7982                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::cpu_cluster.cpus.data            7                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::total            7                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data     82481047                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total     82481047                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data     85913047                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total     85913047                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus.data      1577250                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::total      1577250                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.033770                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.033770                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.034270                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.034270                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data 10704.873069                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total 10704.873069                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data 10763.348409                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total 10763.348409                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 225321.428571                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::total 225321.428571                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.replacements         7975                       # number of replacements (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::cpu_cluster.cpus.data         4583                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::total         4583                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::cpu_cluster.cpus.data          268                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::total          268                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus.data      2430000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::total      2430000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::cpu_cluster.cpus.data         4851                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::total         4851                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::cpu_cluster.cpus.data     0.055246                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::total     0.055246                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus.data  9067.164179                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::total  9067.164179                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus.data          227                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::total          227                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus.data           41                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::total           41                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus.data       426000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::total       426000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus.data     0.008452                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::total     0.008452                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus.data 10390.243902                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::total 10390.243902                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data       119141                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total       119141                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data         7981                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total         7981                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data    116014750                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total    116014750                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data       127122                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total       127122                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.062782                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.062782                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data 14536.367623                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total 14536.367623                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data         3500                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total         3500                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data         4481                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total         4481                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus.data            7                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::total            7                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data     53275250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total     53275250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data      1577250                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::total      1577250                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.035250                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.035250                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data 11889.143048                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total 11889.143048                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 225321.428571                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::total 225321.428571                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::cpu_cluster.cpus.data         4300                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::total         4300                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::cpu_cluster.cpus.data          273                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::total          273                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::cpu_cluster.cpus.data         4573                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::total         4573                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::cpu_cluster.cpus.data     0.059698                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::total     0.059698                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus.data          197                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::total          197                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus.data      1762500                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::total      1762500                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus.data     0.043079                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::total     0.043079                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus.data  8946.700508                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::total  8946.700508                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::cpu_cluster.cpus.data           99                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::total           99                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::cpu_cluster.cpus.data           80                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::total           80                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::cpu_cluster.cpus.data          179                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::total          179                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::cpu_cluster.cpus.data     0.446927                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::total     0.446927                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus.data           80                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::total           80                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus.data      1669500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::total      1669500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus.data     0.446927                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::total     0.446927                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus.data 20868.750000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::total 20868.750000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::cpu_cluster.cpus.data         4727                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::total         4727                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::cpu_cluster.cpus.data           24                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::total           24                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::cpu_cluster.cpus.data       396750                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::total       396750                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::cpu_cluster.cpus.data         4751                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::total         4751                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::cpu_cluster.cpus.data     0.005052                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::total     0.005052                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus.data 16531.250000                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::total 16531.250000                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus.data           24                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::total           24                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus.data       384750                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::total       384750                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus.data     0.005052                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::total     0.005052                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus.data 16031.250000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::total 16031.250000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::cpu_cluster.cpus.data           47                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::total           47                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::cpu_cluster.cpus.data         1770                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::total         1770                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::cpu_cluster.cpus.data     11550538                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::total     11550538                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::cpu_cluster.cpus.data         1817                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::total         1817                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::cpu_cluster.cpus.data     0.974133                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::total     0.974133                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus.data  6525.727684                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::total  6525.727684                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus.data            4                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::total            4                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus.data         1766                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::total         1766                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus.data     10654288                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::total     10654288                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus.data     0.971932                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::total     0.971932                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data  6033.005663                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total  6033.005663                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data        92695                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total        92695                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data         6526                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total         6526                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data     88347251                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total     88347251                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data        99221                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total        99221                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.065772                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.065772                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data 13537.733834                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total 13537.733834                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data         5068                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total         5068                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data         1458                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total         1458                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data     18551509                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total     18551509                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.014694                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.014694                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data 12723.943073                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total 12723.943073                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs       283611                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs         8487                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs    33.417109                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::0          211                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::1          293                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::2            8                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.tagAccesses       493003                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.dcache.tags.dataAccesses       493003                       # Number of data accesses (Count)
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.decode.idleCycles       160333                       # Number of cycles decode is idle (Cycle)
system.cpu_cluster.cpus.decode.blockedCycles       506169                       # Number of cycles decode is blocked (Cycle)
system.cpu_cluster.cpus.decode.runCycles       264350                       # Number of cycles decode is running (Cycle)
system.cpu_cluster.cpus.decode.unblockCycles        62890                       # Number of cycles decode is unblocking (Cycle)
system.cpu_cluster.cpus.decode.squashCycles         6289                       # Number of cycles decode is squashing (Cycle)
system.cpu_cluster.cpus.decode.branchResolved        60682                       # Number of times decode resolved a branch (Count)
system.cpu_cluster.cpus.decode.branchMispred         4159                       # Number of times decode detected a branch misprediction (Count)
system.cpu_cluster.cpus.decode.decodedInsts       824750                       # Number of instructions handled by decode (Count)
system.cpu_cluster.cpus.decode.squashedInsts        37605                       # Number of squashed instructions handled by decode (Count)
system.cpu_cluster.cpus.executeStats0.numInsts       769945                       # Number of executed instructions (Count)
system.cpu_cluster.cpus.executeStats0.numNop         1560                       # Number of nop insts executed (Count)
system.cpu_cluster.cpus.executeStats0.numBranches       135486                       # Number of branches executed (Count)
system.cpu_cluster.cpus.executeStats0.numLoadInsts       141892                       # Number of load instructions executed (Count)
system.cpu_cluster.cpus.executeStats0.numStoreInsts       107742                       # Number of stores executed (Count)
system.cpu_cluster.cpus.executeStats0.instRate     0.621591                       # Inst execution rate ((Count/Cycle))
system.cpu_cluster.cpus.executeStats0.numCCRegReads       153618                       # Number of times the CC registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numCCRegWrites       153777                       # Number of times the CC registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegReads       824290                       # Number of times the integer registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegWrites       525769                       # Number of times the integer registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numMemRefs       249634                       # Number of memory refs (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegReads      1348898                       # Number of times the Misc registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegWrites        20409                       # Number of times the Misc registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegReads          360                       # Number of times the vector registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegWrites          195                       # Number of times the vector registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus.fetch.predictedBranches        89809                       # Number of branches that fetch has predicted taken (Count)
system.cpu_cluster.cpus.fetch.cycles           839051                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu_cluster.cpus.fetch.squashCycles        20714                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu_cluster.cpus.fetch.tlbCycles          2731                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu_cluster.cpus.fetch.miscStallCycles         2265                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu_cluster.cpus.fetch.pendingTrapStallCycles         1297                       # Number of stall cycles due to pending traps (Cycle)
system.cpu_cluster.cpus.fetch.pendingQuiesceStallCycles          961                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu_cluster.cpus.fetch.icacheWaitRetryStallCycles         3574                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu_cluster.cpus.fetch.cacheLines       272980                       # Number of cache lines fetched (Count)
system.cpu_cluster.cpus.fetch.icacheSquashes         2869                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.tlbSquashes           92                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.nisnDist::samples      1000031                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::mean     0.952465                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::stdev     1.234469                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::0       560055     56.00%     56.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::1       154279     15.43%     71.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::2        58875      5.89%     77.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::3       226822     22.68%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::total      1000031                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetchStats0.numInsts       799258                       # Number of instructions fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.fetchRate     0.645256                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu_cluster.cpus.fetchStats0.numBranches       173745                       # Number of branches fetched (Count)
system.cpu_cluster.cpus.fetchStats0.branchRate     0.140268                       # Number of branch fetches per cycle (Ratio)
system.cpu_cluster.cpus.fetchStats0.icacheStallCycles       139795                       # ICache total stall cycles (Cycle)
system.cpu_cluster.cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst       263056                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total       263056                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst       263056                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total       263056                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.demandMisses::cpu_cluster.cpus.inst         9899                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.demandMisses::total         9899                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::cpu_cluster.cpus.inst         9899                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::total         9899                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst    148729374                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total    148729374                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst    148729374                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total    148729374                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst       272955                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total       272955                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst       272955                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total       272955                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.036266                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.036266                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.036266                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.036266                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst 15024.686736                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total 15024.686736                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst 15024.686736                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total 15024.686736                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs        62607                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCauses::no_mshrs         1854                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.avgBlocked::no_mshrs    33.768608                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.writebacks::writebacks         9135                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.writebacks::total         9135                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::cpu_cluster.cpus.inst          764                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::total          764                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::cpu_cluster.cpus.inst          764                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::total          764                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::cpu_cluster.cpus.inst         9135                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::total         9135                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::cpu_cluster.cpus.inst         9135                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::total         9135                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::cpu_cluster.cpus.inst    120194385                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::total    120194385                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::cpu_cluster.cpus.inst    120194385                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::total    120194385                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissRate::cpu_cluster.cpus.inst     0.033467                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMshrMissRate::total     0.033467                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::cpu_cluster.cpus.inst     0.033467                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::total     0.033467                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 13157.568144                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::total 13157.568144                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 13157.568144                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::total 13157.568144                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.replacements         9135                       # number of replacements (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::cpu_cluster.cpus.inst       263056                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::total       263056                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::cpu_cluster.cpus.inst         9899                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::total         9899                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::cpu_cluster.cpus.inst    148729374                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::total    148729374                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.accesses::cpu_cluster.cpus.inst       272955                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.accesses::total       272955                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.missRate::cpu_cluster.cpus.inst     0.036266                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.missRate::total     0.036266                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::cpu_cluster.cpus.inst 15024.686736                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::total 15024.686736                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::cpu_cluster.cpus.inst          764                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::total          764                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::cpu_cluster.cpus.inst         9135                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::total         9135                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus.inst    120194385                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::total    120194385                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::cpu_cluster.cpus.inst     0.033467                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::total     0.033467                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.inst 13157.568144                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::total 13157.568144                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.icache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.icache.tags.totalRefs       293075                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.sampledRefs         9647                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.avgRefs    30.379911                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.icache.tags.occupancies::cpu_cluster.cpus.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::cpu_cluster.cpus.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::0          313                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::1          190                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::2            9                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.icache.tags.tagAccesses       555045                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.icache.tags.dataAccesses       555045                       # Number of data accesses (Count)
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.iew.idleCycles              0                       # Number of cycles IEW is idle (Cycle)
system.cpu_cluster.cpus.iew.squashCycles         6289                       # Number of cycles IEW is squashing (Cycle)
system.cpu_cluster.cpus.iew.blockCycles          4009                       # Number of cycles IEW is blocking (Cycle)
system.cpu_cluster.cpus.iew.unblockCycles         1425                       # Number of cycles IEW is unblocking (Cycle)
system.cpu_cluster.cpus.iew.dispatchedInsts       797163                       # Number of instructions dispatched to IQ (Count)
system.cpu_cluster.cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu_cluster.cpus.iew.dispLoadInsts       146498                       # Number of dispatched load instructions (Count)
system.cpu_cluster.cpus.iew.dispStoreInsts       111144                       # Number of dispatched store instructions (Count)
system.cpu_cluster.cpus.iew.dispNonSpecInsts         5960                       # Number of dispatched non-speculative instructions (Count)
system.cpu_cluster.cpus.iew.iqFullEvents           15                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.lsqFullEvents         1400                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.memOrderViolationEvents          127                       # Number of memory order violations (Count)
system.cpu_cluster.cpus.iew.predictedTakenIncorrect         1384                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu_cluster.cpus.iew.predictedNotTakenIncorrect         5071                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu_cluster.cpus.iew.branchMispredicts         6455                       # Number of branch mispredicts detected at execute (Count)
system.cpu_cluster.cpus.iew.instsToCommit       765211                       # Cumulative count of insts sent to commit (Count)
system.cpu_cluster.cpus.iew.writebackCount       764635                       # Cumulative count of insts written-back (Count)
system.cpu_cluster.cpus.iew.producerInst       372584                       # Number of instructions producing a value (Count)
system.cpu_cluster.cpus.iew.consumerInst       606910                       # Number of instructions consuming a value (Count)
system.cpu_cluster.cpus.iew.wbRate           0.617304                       # Insts written-back per cycle ((Count/Cycle))
system.cpu_cluster.cpus.iew.wbFanout         0.613903                       # Average fanout of values written-back ((Count/Count))
system.cpu_cluster.cpus.lsq0.forwLoads           3314                       # Number of loads that had data forwarded from stores (Count)
system.cpu_cluster.cpus.lsq0.squashedLoads        12977                       # Number of loads squashed (Count)
system.cpu_cluster.cpus.lsq0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu_cluster.cpus.lsq0.memOrderViolation          127                       # Number of memory ordering violations (Count)
system.cpu_cluster.cpus.lsq0.squashedStores         5380                       # Number of stores squashed (Count)
system.cpu_cluster.cpus.lsq0.rescheduledLoads         1125                       # Number of loads that were rescheduled (Count)
system.cpu_cluster.cpus.lsq0.blockedByCache         1537                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu_cluster.cpus.lsq0.loadToUse::samples       128863                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::mean     7.955837                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::stdev    36.607805                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::0-9       120406     93.44%     93.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::10-19         2748      2.13%     95.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::20-29         4246      3.29%     98.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::30-39          199      0.15%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::40-49            7      0.01%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::50-59            6      0.00%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::60-69           47      0.04%     99.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::70-79           13      0.01%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::80-89            4      0.00%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::100-109            3      0.00%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::110-119            6      0.00%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::160-169            1      0.00%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::170-179            6      0.00%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::180-189           11      0.01%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::200-209            2      0.00%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::210-219            1      0.00%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::220-229            1      0.00%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::230-239            5      0.00%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::240-249            1      0.00%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::250-259            5      0.00%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::260-269           26      0.02%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::270-279          302      0.23%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::280-289          372      0.29%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::290-299          138      0.11%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::overflows          307      0.24%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::max_value         1447                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::total       128863                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.mmu.alignFaults             0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus.mmu.prefetchFaults            3                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus.mmu.permsFaults           150                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus.mmu.dtb.readHits       141205                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.dtb.readMisses          462                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeHits       107737                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.dtb.writeMisses          184                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.dtb.inserts            89                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlb           34                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.dtb.flushedEntries           39                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.readAccesses       141667                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeAccesses       107921                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.hits           248942                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.dtb.misses            646                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.dtb.accesses       249588                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walks          641                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongDescriptor          641                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2            1                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3           86                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.squashedBefore          188                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::samples          453                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::mean  1090.507726                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::stdev  5158.395765                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::0-8191          434     95.81%     95.81% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::8192-16383           10      2.21%     98.01% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::16384-24575            4      0.88%     98.90% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::24576-32767            2      0.44%     99.34% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::32768-40959            2      0.44%     99.78% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::65536-73727            1      0.22%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::total          453                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::samples          180                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::mean  9555.555556                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::gmean  3447.296459                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::stdev 22741.097398                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::0-16383          167     92.78%     92.78% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::65536-81919           11      6.11%     98.89% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::131072-147455            2      1.11%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::total          180                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::samples    323130250                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::mean     0.811777                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::stdev     0.437136                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::0     62463750     19.33%     19.33% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::1    260279000     80.55%     99.88% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::2       114750      0.04%     99.92% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::3        33000      0.01%     99.93% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::4        17500      0.01%     99.93% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::5        31000      0.01%     99.94% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::6       102250      0.03%     99.97% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::7        22750      0.01%     99.98% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::8        19500      0.01%     99.99% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::9         6000      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::10         5750      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::11         5750      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::12        12500      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::13        10750      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::14         6000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::total    323130250                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::4KiB           86     98.85%     98.85% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::2MiB            1      1.15%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::total           87                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Data          641                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::total          641                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Data           87                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::total           87                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin::total          728                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.itb.instHits       273038                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.itb.instMisses          339                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.itb.inserts           240                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlb           34                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.itb.flushedEntries           41                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.itb.instAccesses       273377                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.itb.hits           273038                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.itb.misses            339                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.itb.accesses       273377                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walks          243                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongDescriptor          243                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level3          144                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.itb_walker.squashedBefore           30                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::samples          213                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::mean   126.760563                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::stdev   524.527931                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::0-255          199     93.43%     93.43% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::512-767            1      0.47%     93.90% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::768-1023            2      0.94%     94.84% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::1280-1535            2      0.94%     95.77% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::1536-1791            3      1.41%     97.18% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::1792-2047            1      0.47%     97.65% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::2048-2303            3      1.41%     99.06% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::3328-3583            1      0.47%     99.53% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::3584-3839            1      0.47%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::total          213                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::samples          174                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::mean  8465.517241                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::gmean  3279.113391                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::stdev 18884.064926                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::0-8191          158     90.80%     90.80% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::8192-16383            2      1.15%     91.95% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::65536-73727           10      5.75%     97.70% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::73728-81919            4      2.30%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::total          174                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::samples    330122500                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::mean     0.771857                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::stdev     0.419636                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::0     75315250     22.81%     22.81% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::1    254807250     77.19%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::total    330122500                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::4KiB          144    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::total          144                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Inst          243                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::total          243                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Inst          144                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::total          144                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin::total          387                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.l2_shared.partialHits          488                       # partial translation hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instHits          325                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instMisses           14                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readHits          157                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readMisses          305                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeHits          104                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeMisses           80                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.inserts          251                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlb           34                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushedEntries          101                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readAccesses          462                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeAccesses          184                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instAccesses          339                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.hits          586                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.misses          399                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.accesses          985                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.numTransitions           16                       # Number of power state transitions (Count)
system.cpu_cluster.cpus.power_state.ticksClkGated::samples            8                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::mean          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::underflows            8    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::max_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::total            8                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON    309666992                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::CLK_GATED         2008                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.rename.squashCycles         6289                       # Number of cycles rename is squashing (Cycle)
system.cpu_cluster.cpus.rename.idleCycles       214746                       # Number of cycles rename is idle (Cycle)
system.cpu_cluster.cpus.rename.blockCycles        85689                       # Number of cycles rename is blocking (Cycle)
system.cpu_cluster.cpus.rename.serializeStallCycles       326677                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu_cluster.cpus.rename.runCycles       273824                       # Number of cycles rename is running (Cycle)
system.cpu_cluster.cpus.rename.unblockCycles        92806                       # Number of cycles rename is unblocking (Cycle)
system.cpu_cluster.cpus.rename.renamedInsts       804899                       # Number of instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.squashedInsts         6690                       # Number of squashed instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.ROBFullEvents         8372                       # Number of times rename has blocked due to ROB full (Count)
system.cpu_cluster.cpus.rename.IQFullEvents           68                       # Number of times rename has blocked due to IQ full (Count)
system.cpu_cluster.cpus.rename.LQFullEvents           86                       # Number of times rename has blocked due to LQ full (Count)
system.cpu_cluster.cpus.rename.SQFullEvents        37206                       # Number of times rename has blocked due to SQ full (Count)
system.cpu_cluster.cpus.rename.fullRegistersEvents          454                       # Number of times there has been no free registers (Count)
system.cpu_cluster.cpus.rename.renamedOperands       776867                       # Number of destination operands rename has renamed (Count)
system.cpu_cluster.cpus.rename.lookups        1118786                       # Number of register rename lookups that rename has made (Count)
system.cpu_cluster.cpus.rename.intLookups       859588                       # Number of integer rename lookups (Count)
system.cpu_cluster.cpus.rename.vecLookups          390                       # Number of vector rename lookups (Count)
system.cpu_cluster.cpus.rename.committedMaps       711226                       # Number of HB maps that are committed (Count)
system.cpu_cluster.cpus.rename.undoneMaps        65638                       # Number of HB maps that are undone due to squashing (Count)
system.cpu_cluster.cpus.rename.serializing        20638                       # count of serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.tempSerializing         6079                       # count of temporary serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.skidInsts       119362                       # count of insts added to the skid buffer (Count)
system.cpu_cluster.cpus.rob.reads             1762313                       # The number of ROB reads (Count)
system.cpu_cluster.cpus.rob.writes            1587688                       # The number of ROB writes (Count)
system.cpu_cluster.cpus.thread_0.numInsts       612946                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps        738922                       # Number of Ops committed (Count)
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.dtb_walker          433                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.itb_walker          157                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.inst         8012                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.data         5507                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::total         14109                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.dtb_walker          433                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.itb_walker          157                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.inst         8012                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.data         5507                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::total        14109                       # number of overall hits (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.dtb_walker            8                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.itb_walker           12                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.inst         1123                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.data          632                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::total         1775                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.dtb_walker            8                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.itb_walker           12                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.inst         1123                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.data          632                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::total         1775                       # number of overall misses (Count)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.dtb_walker       556993                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.itb_walker       831489                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.inst     89324500                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.data     51582250                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::total    142295232                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.dtb_walker       556993                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.itb_walker       831489                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.inst     89324500                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.data     51582250                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::total    142295232                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.dtb_walker          441                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.itb_walker          169                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.inst         9135                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.data         6139                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::total        15884                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.dtb_walker          441                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.itb_walker          169                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.inst         9135                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.data         6139                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::total        15884                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.018141                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.itb_walker     0.071006                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.inst     0.122934                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.data     0.102948                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::total     0.111748                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.018141                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.itb_walker     0.071006                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.inst     0.122934                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.data     0.102948                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::total     0.111748                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 69624.125000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 69290.750000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.inst 79540.961710                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.data 81617.484177                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::total 80166.327887                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 69624.125000                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 69290.750000                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.inst 79540.961710                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.data 81617.484177                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::total 80166.327887                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.writebacks::writebacks         1244                       # number of writebacks (Count)
system.cpu_cluster.l2.writebacks::total          1244                       # number of writebacks (Count)
system.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus.data            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.demandMshrHits::total            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus.data            1                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::total            1                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.dtb_walker            8                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.itb_walker           12                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.inst         1123                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.data          631                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::total         1774                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.dtb_walker            8                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.itb_walker           12                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.inst         1123                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.data          631                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.l2.prefetcher           38                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::total         1812                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus.data            7                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::total            7                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker       532993                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker       795489                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.inst     85955500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.data     49646250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::total    136930232                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker       532993                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker       795489                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.inst     85955500                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.data     49646250                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.l2.prefetcher      4104957                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::total    141035189                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus.data      1544000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::total      1544000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.018141                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.071006                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.inst     0.122934                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.data     0.102785                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::total     0.111685                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.018141                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.071006                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.inst     0.122934                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.data     0.102785                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::total     0.114077                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 66624.125000                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 66290.750000                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 76540.961710                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.data 78678.684628                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::total 77187.278467                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 66624.125000                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 66290.750000                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 76540.961710                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.data 78678.684628                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.l2.prefetcher 108025.184211                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::total 77833.989514                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 220571.428571                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::total 220571.428571                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.replacements               2469                       # number of replacements (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::cpu_cluster.l2.prefetcher           38                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::total           38                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::cpu_cluster.l2.prefetcher      4104957                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::total      4104957                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::cpu_cluster.l2.prefetcher 108025.184211                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::total 108025.184211                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus.data         1586                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.hits::total         1586                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus.data          250                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.misses::total          250                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus.data        15250                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.missLatency::total        15250                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus.data         1836                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::total         1836                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus.data     0.136166                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.missRate::total     0.136166                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus.data           61                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::total           61                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus.data          250                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::total          250                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data      3154749                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total      3154749                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data     0.136166                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::total     0.136166                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 12618.996000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 12618.996000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus.inst         8012                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.hits::total         8012                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus.inst         1123                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::total         1123                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus.inst     89324500                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.missLatency::total     89324500                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus.inst         9135                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.accesses::total         9135                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus.inst     0.122934                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.missRate::total     0.122934                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus.inst 79540.961710                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::total 79540.961710                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus.inst         1123                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::total         1123                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus.inst     85955500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::total     85955500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus.inst     0.122934                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::total     0.122934                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus.inst 76540.961710                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::total 76540.961710                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus.data         1374                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.hits::total         1374                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus.data          165                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.misses::total          165                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus.data     13231500                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.missLatency::total     13231500                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus.data         1539                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.accesses::total         1539                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus.data     0.107212                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.missRate::total     0.107212                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 80190.909091                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMissLatency::total 80190.909091                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus.data          165                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::total          165                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data     12736500                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::total     12736500                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus.data     0.107212                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::total     0.107212                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 77190.909091                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 77190.909091                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.dtb_walker          433                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.itb_walker          157                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::total          590                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.dtb_walker            8                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.itb_walker           12                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::total           20                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.dtb_walker       556993                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.itb_walker       831489                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::total      1388482                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.dtb_walker          441                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.itb_walker          169                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::total          610                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.dtb_walker     0.018141                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.itb_walker     0.071006                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::total     0.032787                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 69624.125000                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.itb_walker 69290.750000                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::total 69424.100000                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.dtb_walker            8                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.itb_walker           12                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::total           20                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus.data            7                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::total            7                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker       532993                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.itb_walker       795489                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::total      1328482                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data      1544000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::total      1544000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.018141                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.071006                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::total     0.032787                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 66624.125000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 66290.750000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::total 66424.100000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 220571.428571                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::total 220571.428571                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.data         4133                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::total         4133                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.data          467                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::total          467                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.data     38350750                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::total     38350750                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.data         4600                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::total         4600                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.101522                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::total     0.101522                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 82121.520343                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 82121.520343                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrHits::total            1                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data          466                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::total          466                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data     36909750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total     36909750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.101304                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.101304                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 79205.472103                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 79205.472103                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.misses::cpu_cluster.cpus.data           24                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.misses::total           24                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::cpu_cluster.cpus.data       366750                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::total       366750                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.accesses::cpu_cluster.cpus.data           24                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.accesses::total           24                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::cpu_cluster.cpus.data 15281.250000                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::total 15281.250000                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::cpu_cluster.cpus.data           24                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::total           24                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus.data       294750                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::total       294750                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 12281.250000                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::total 12281.250000                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus.data           48                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.misses::total           48                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus.data       314750                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.missLatency::total       314750                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus.data           48                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.accesses::total           48                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus.data  6557.291667                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::total  6557.291667                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus.data           48                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMisses::total           48                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus.data       579000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::total       579000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 12062.500000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::total 12062.500000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.WritebackClean.hits::writebacks        10848                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.hits::total        10848                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.accesses::writebacks        10848                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackClean.accesses::total        10848                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.hits::writebacks         6259                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.hits::total         6259                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::writebacks         6259                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::total         6259                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.prefetcher.demandMshrMisses         1774                       # demands not covered by prefetchs (Count)
system.cpu_cluster.l2.prefetcher.pfIssued           58                       # number of hwpf issued (Count)
system.cpu_cluster.l2.prefetcher.pfUnused           36                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.l2.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.l2.prefetcher.accuracy            0                       # accuracy of the prefetcher (Count)
system.cpu_cluster.l2.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.l2.prefetcher.pfHitInCache           17                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.l2.prefetcher.pfHitInMSHR            3                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.l2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.l2.prefetcher.pfLate            20                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.l2.prefetcher.pfIdentified           58                       # number of prefetch candidates identified (Count)
system.cpu_cluster.l2.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.l2.prefetcher.pfSpanPage            6                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.tags.tagsInUse     15737.699854                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.l2.tags.totalRefs            49257                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.sampledRefs          33160                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.avgRefs           1.485434                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.l2.tags.warmupTick               0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.l2.tags.occupancies::writebacks 15608.515267                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.dtb_walker    17.366474                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.itb_walker    28.651022                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.l2.prefetcher    83.167091                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.avgOccs::writebacks     0.952668                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.dtb_walker     0.001060                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.itb_walker     0.001749                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.l2.prefetcher     0.005076                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::total     0.960553                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.occupanciesTaskId::1022           82                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1023           46                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1024        15466                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::2           56                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::4           20                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::2           31                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::4           14                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::0          603                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::1         2865                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::2         9687                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::4         2311                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.005005                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1023     0.002808                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.943970                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.tagAccesses         575526                       # Number of tag accesses (Count)
system.cpu_cluster.l2.tags.dataAccesses        575526                       # Number of data accesses (Count)
system.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.transDist::ReadReq          815                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadResp        14550                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackDirty         7503                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackClean        10851                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanEvict         1225                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::HardPFReq           64                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeReq           48                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::SCUpgradeReq           24                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeResp           72                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExReq         1539                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExResp         1539                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadCleanReq         9135                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadSharedReq         4600                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateReq         1836                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateResp         1836                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port        27405                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port        24083                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port          400                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port         1018                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount::total        52906                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port      1169280                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port       903324                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port         1352                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port         3528                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize::total      2077484                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.snoops                2731                       # Total snoops (Count)
system.cpu_cluster.toL2Bus.snoopTraffic         81200                       # Total snoop traffic (Byte)
system.cpu_cluster.toL2Bus.snoopFanout::samples        20530                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::mean     0.015392                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::stdev     0.123109                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::0        20214     98.46%     98.46% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::1          316      1.54%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::total        20530                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.occupancy     13240009                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer0.occupancy      4570239                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer1.occupancy      3552988                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer2.occupancy       115810                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer3.occupancy       288627                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.snoop_filter.totRequests        34604                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests        17494                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.totSnoops            6                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops            6                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.transDist::ReadReq                     7                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                    7                       # Transaction distribution (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.realview_io.pio           14                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::total           14                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                       14                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.realview_io.pio           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::total           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                        28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer4.occupancy                 9750                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy               14000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      1244.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.dtb_walker::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.itb_walker::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.inst::samples      1123.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.data::samples       615.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.l2.prefetcher::samples        32.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000031246                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000078795622                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           69                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           69                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                4753                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               1174                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        1800                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       1244                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      1800                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     1244                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     10                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  1800                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 1244                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    1403                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     332                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      33                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     68                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     72                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     75                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     76                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           69                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      25.942029                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     13.404218                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1               1      1.45%      1.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2-3               1      1.45%      2.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4-5               1      1.45%      4.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6-7               1      1.45%      5.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-9               2      2.90%      8.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-13             4      5.80%     14.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14-15             4      5.80%     20.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-17             2      2.90%     23.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18-19             8     11.59%     34.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-21             6      8.70%     43.48% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22-23             8     11.59%     55.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-25             4      5.80%     60.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26-27             2      2.90%     63.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-29             1      1.45%     65.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::30-31             2      2.90%     68.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-33             4      5.80%     73.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::34-35             2      2.90%     76.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-37             2      2.90%     79.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::38-39             2      2.90%     82.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-41             2      2.90%     85.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::42-43             1      1.45%     86.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::44-45             3      4.35%     91.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::46-47             1      1.45%     92.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-49             1      1.45%     94.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::50-51             2      2.90%     97.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::58-59             1      1.45%     98.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::66-67             1      1.45%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            69                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           69                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      18.014493                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.902516                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      2.212882                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               19     27.54%     27.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                5      7.25%     34.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               27     39.13%     73.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               10     14.49%     88.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                4      5.80%     94.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                2      2.90%     97.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26                1      1.45%     98.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30                1      1.45%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            69                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  115200                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                79616                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              372010114.02497506                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              257100323.24837166                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                     309670500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     101731.44                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.dtb_walker          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.itb_walker          768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.inst        71872                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.data        39360                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.l2.prefetcher         2048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        79552                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.dtb_walker 1653378.284555444727                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.itb_walker 2480067.426833167206                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.inst 232092976.694470554590                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.data 127103455.625199809670                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.l2.prefetcher 6613513.138221778907                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 256893650.962802231312                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.dtb_walker            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.itb_walker           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.inst         1123                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.data          625                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.l2.prefetcher           32                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         1244                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.dtb_walker       252468                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.itb_walker       374952                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.inst     47090339                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.data     27982874                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.l2.prefetcher      3092883                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks   7395428814                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.dtb_walker     31558.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.itb_walker     31246.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.inst     41932.63                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.data     44772.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.l2.prefetcher     96652.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   5944878.47                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.dtb_walker          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.itb_walker          768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.inst        71872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.data        40000                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.l2.prefetcher         2048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         115200                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus.inst        71872                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        71872                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        79616                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        79616                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.dtb_walker            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.itb_walker           12                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.inst         1123                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.data          625                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.l2.prefetcher           32                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            1800                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         1244                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           1244                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.dtb_walker      1653378                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.itb_walker      2480067                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.inst    232092977                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.data    129170178                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.l2.prefetcher      6613513                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         372010114                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus.inst    232092977                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     232092977                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    257100323                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        257100323                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    257100323                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.dtb_walker      1653378                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.itb_walker      2480067                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.inst    232092977                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.data    129170178                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.l2.prefetcher      6613513                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        629110437                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 1790                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                1243                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           36                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1           29                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           35                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           48                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           25                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           36                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           38                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7           30                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8           40                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           35                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           45                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           65                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12           53                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           87                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           79                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          104                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16           55                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17           51                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18           66                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19           60                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20           63                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21           70                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22           68                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23          127                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24           62                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25           56                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26           59                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27           48                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28           56                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29           49                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30           52                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31           63                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           30                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           27                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           25                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           35                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           19                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           28                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6           38                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           19                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           32                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           31                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           31                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           50                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           46                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           51                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           54                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           54                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16           33                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17           43                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18           36                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19           50                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20           40                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21           33                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22           40                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23           76                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24           31                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25           38                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26           42                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27           39                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28           38                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30           43                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31           57                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                48594426                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               4467840                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           78793516                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                27147.72                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               2496.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           44018.72                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                  25                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                 73                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate             1.40                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate            5.87                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         2936                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    66.136240                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    65.309751                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    15.969066                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-95         2861     97.45%     97.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-159           63      2.15%     99.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-223            7      0.24%     99.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-287            2      0.07%     99.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-351            1      0.03%     99.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-415            1      0.03%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-479            1      0.03%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         2936                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead            114560                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten          79552                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              369.943391                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              256.893651                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 25641.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.44                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.44                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                3.23                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    -8300086.080000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    5562146.304000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   7627496.448000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  4600428.518400                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 14025623.040000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 51719869.344000                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 91845382.886400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  167080860.460800                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   539.546614                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    204910546                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     23600000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     81158454                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                    7                       # Transaction distribution (Count)
system.membus.transDist::ReadResp                1648                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1244                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              1225                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                54                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq              24                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                159                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               159                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            1641                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            250                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port         6397                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::total         6411                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    6411                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port       194816                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::total       194844                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   194844                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               2135                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     2135    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 2135                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            10871509                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy               10250                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy           10194653                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           4597                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         2553                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_devices.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED    309669000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        8                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
