// Seed: 2713882042
module module_0;
  assign module_1.id_0 = 0;
  wire  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri  id_1
);
  wire id_3;
  module_0 modCall_1 ();
endmodule
module module_2;
  tri1 id_2;
  tri  id_3;
  always disable id_4;
  supply0 id_5;
  wand id_6 = id_3;
  uwire id_7 = 1;
  tri1 id_8;
  always @(id_7 or id_6) if (id_8) assert ("");
  assign #id_9 id_2 = 1 ? id_8 : id_5;
  module_0 modCall_1 ();
  id_10(
      .id_0(1), .id_1((1)), .id_2(id_3), .id_3(1'b0)
  );
  wire id_11;
endmodule
