//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-26907403
// Cuda compilation tools, release 10.1, V10.1.243
// Based on LLVM 3.4svn
//

.version 6.4
.target sm_30
.address_size 64

	// .globl	_Z6kernelPPiiiS_i

.visible .entry _Z6kernelPPiiiS_i(
	.param .u64 _Z6kernelPPiiiS_i_param_0,
	.param .u32 _Z6kernelPPiiiS_i_param_1,
	.param .u32 _Z6kernelPPiiiS_i_param_2,
	.param .u64 _Z6kernelPPiiiS_i_param_3,
	.param .u32 _Z6kernelPPiiiS_i_param_4
)
{
	.reg .pred 	%p<5>;
	.reg .b32 	%r<19>;
	.reg .b64 	%rd<7>;


	ld.param.u64 	%rd1, [_Z6kernelPPiiiS_i_param_0];
	ld.param.u32 	%r8, [_Z6kernelPPiiiS_i_param_1];
	ld.param.u32 	%r9, [_Z6kernelPPiiiS_i_param_2];
	mov.u32 	%r11, 0;
	mov.u32 	%r15, %r11;
	mov.u32 	%r16, %r11;

BB0_1:
	mov.u32 	%r2, %r16;
	mov.u32 	%r1, %r15;
	setp.lt.s32	%p1, %r2, %r9;
	not.pred 	%p2, %p1;
	@%p2 bra 	BB0_8;
	bra.uni 	BB0_2;

BB0_2:
	mov.u32 	%r12, 0;
	mov.u32 	%r17, %r1;
	mov.u32 	%r18, %r12;

BB0_3:
	mov.u32 	%r4, %r18;
	mov.u32 	%r3, %r17;
	setp.lt.s32	%p3, %r4, %r8;
	not.pred 	%p4, %p3;
	@%p4 bra 	BB0_6;
	bra.uni 	BB0_4;

BB0_4:
	cvt.s64.s32	%rd3, %r4;
	shl.b64 	%rd4, %rd3, 3;
	add.s64 	%rd5, %rd1, %rd4;
	ld.u64 	%rd6, [%rd5];
	ld.u32 	%r14, [%rd6];
	add.s32 	%r5, %r3, %r14;

	add.s32 	%r6, %r4, 1;
	mov.u32 	%r17, %r5;
	mov.u32 	%r18, %r6;
	bra.uni 	BB0_3;

BB0_6:

	add.s32 	%r7, %r2, 1;
	mov.u32 	%r15, %r3;
	mov.u32 	%r16, %r7;
	bra.uni 	BB0_1;

BB0_8:
	ret;
}


