Version 4
SHEET 1 3304 680
WIRE -128 -224 -176 -224
WIRE 64 -224 -48 -224
WIRE 368 -224 64 -224
WIRE 672 -224 368 -224
WIRE 944 -224 672 -224
WIRE 1040 -224 944 -224
WIRE 672 -144 672 -224
WIRE 592 -80 528 -80
WIRE 848 -80 768 -80
WIRE 864 -80 848 -80
WIRE 864 -64 864 -80
WIRE 672 0 672 -16
WIRE 864 0 672 0
WIRE 864 16 864 0
WIRE 528 32 528 -80
WIRE 944 48 944 -224
WIRE 944 48 672 48
WIRE 64 112 64 -224
WIRE 368 112 368 -224
WIRE 672 112 672 48
WIRE -16 176 -96 176
WIRE 240 176 160 176
WIRE 288 176 240 176
WIRE 528 176 528 32
WIRE 528 176 464 176
WIRE 592 176 528 176
WIRE 848 176 768 176
WIRE 960 176 848 176
WIRE 1040 224 1040 -224
WIRE 1040 224 960 224
WIRE -96 240 -96 176
WIRE 912 256 864 256
WIRE 864 320 864 256
WIRE 1040 320 1040 224
WIRE 1040 320 864 320
WIRE -176 368 -176 -224
WIRE -96 368 -96 320
WIRE -96 368 -176 368
WIRE 64 368 64 240
WIRE 64 368 -96 368
WIRE 368 368 368 240
WIRE 368 368 64 368
WIRE 528 368 368 368
WIRE 672 368 672 240
WIRE 672 368 528 368
WIRE 960 368 960 272
WIRE 960 368 672 368
WIRE 528 416 528 368
FLAG 528 416 0
FLAG 864 16 0
FLAG -96 176 a
FLAG 240 176 b
FLAG 528 32 c
FLAG 848 176 d
FLAG 848 -80 g
SYMBOL INV -16 176 R0
WINDOW 39 -16 -20 Bottom 2
SYMATTR SpiceLine MP=2 MN=1
SYMATTR InstName X1
SYMBOL INV 288 176 R0
WINDOW 39 -16 -20 Bottom 2
SYMATTR SpiceLine MP=8 MN=4
SYMATTR InstName X2
SYMBOL INV 592 176 R0
WINDOW 39 -16 -20 Bottom 2
SYMATTR SpiceLine MP=16 MN=8
SYMATTR InstName X3
SYMBOL INV 592 -80 R0
WINDOW 39 -16 -20 Bottom 2
SYMATTR SpiceLine MP=16 MN=8
SYMATTR InstName X6
SYMBOL voltage -32 -224 R90
WINDOW 0 -32 56 VBottom 2
WINDOW 3 32 56 VTop 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V2
SYMATTR Value 1.8
SYMBOL voltage -96 224 R0
WINDOW 3 -453 53 Left 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR Value PULSE(0 1.8 1n 50ps 50ps 2ns 4ns)
SYMATTR InstName V1
SYMBOL cap 848 -64 R0
SYMATTR InstName C1
SYMATTR Value {cap}
SYMBOL nmos4 912 176 R0
SYMATTR InstName M2
SYMATTR Value TSMC180nmP
SYMATTR Value2 l=800nm w=1200nm ad=660fm as=660fm pd=3500nm ps=3500nm
TEXT -552 456 Left 2 !.include "..\\TSMC180nm.sp"
TEXT -552 488 Left 2 !.tran 10p 10n
TEXT 1208 -112 Left 2 !.meas TRAN dFall TRIG V(d)=0.9*1.8 FALL=d TARG V(d)=0.1*1.8 FALL=d
TEXT 1208 -80 Left 2 !.meas TRAN dRise TRIG V(d)=0.1*1.8 RISE=d TARG V(d)=0.9*1.8 RISE=d
TEXT 1208 -48 Left 2 !.meas TRAN gRise TRIG V(g)=0.1*1.8 RISE=g TARG V(g)=0.9*1.8 RISE=g
TEXT 1208 -144 Left 2 !.meas TRAN gFall TRIG V(g)=0.9*1.8 FALL=g TARG V(g)=0.1*1.8 FALL=g
TEXT 1208 8 Left 2 !.meas TRAN deltaFall FROM gFall TO dFall
TEXT 1208 32 Left 2 !.meas TRAN deltaRise FROM gRise TO dRise
TEXT 1224 264 Left 2 ;Effective Gate Capacitance to emulate the Rise and Fall times of the inverter of size \n64(0.3um) + 32(0.3um) is 83.5309fF, which results in 2.90037fF/um
TEXT 1208 -192 Left 2 !.step param cap 2.14f 2.17f 0.001f
TEXT 1224 328 Left 2 ;Effective Drain Capacitance for PMOS of width 1.2um  to emulate the Rise and Fall times\nof the inverter is 2.156fF, which results in 1.7967fF/um
TEXT 1224 152 Left 2 ;Using SCMOS SUBM rules for TSMC 180nm process, with lambda of 0.1um, and the minimum\nspacing with one contact on the drain at 2+2+1.5 lambda (6.1,6.2,6.4)
