m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src
vECE564MyDesign
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1605049214
!i10b 1
!s100 cgWFSUfW:o]Fz6FLBgYN:1
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
Ii<Ce19?zZVNcK7V_fI<kT0
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
w1605041586
8ECE564MyDesign.v
FECE564MyDesign.v
!i122 149
L0 1 379
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1605049214.000000
!s107 sram.sv|ECE564MyDesign.v|C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv|
Z7 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv|
!i113 1
Z8 o-work work -sv
Z9 tCvgOpt 0
n@e@c@e564@my@design
vsram
R1
R2
!i10b 1
!s100 ;Q5bR9XgCF`hA6eMg6jn:3
R3
I]fgj[>D>gUA0FlNP7j3TY3
R4
S1
R0
w1604070748
8sram.sv
Fsram.sv
!i122 149
L0 4 90
R5
r1
!s85 0
31
R6
Z10 !s107 sram.sv|ECE564MyDesign.v|C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv|
R7
!i113 1
R8
R9
vtb_top
R1
R2
!i10b 1
!s100 cPEL9a7=k1>]ghA:K1;E`2
R3
IDDneY>hjFe[dWaN:V0M[22
R4
S1
R0
w1605041678
8C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv
FC:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv
!i122 149
L0 3 229
R5
r1
!s85 0
31
R6
R10
R7
!i113 1
R8
R9
