# Thesis
 This is a repository for Thesis work. 
 This repository, currently, contains two main components: 
 1. Verilog Repository : Which consists of the actual verilog implementation of the CNN training accelerator 
 2. Python Code: Which is utilised to generate suitable inputs for the verilog code (testbench) and also consists of python code to check the outputs generated by the verilog repository. 
