

================================================================
== Vitis HLS Report for 'operator_1_Pipeline_VITIS_LOOP_627_1'
================================================================
* Date:           Tue Feb  8 11:02:27 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.135 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_627_1  |        2|        2|         2|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     169|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      71|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      71|     205|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln627_fu_156_p2    |         +|   0|  0|   9|           2|           2|
    |add_ln630_1_fu_139_p2  |         +|   0|  0|  13|           6|           6|
    |add_ln630_fu_133_p2    |         +|   0|  0|  13|           6|           6|
    |icmp_ln627_fu_113_p2   |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln629_fu_123_p2   |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln630_fu_150_p2   |      icmp|   0|  0|   8|           2|           1|
    |num_res_1_fu_173_p3    |    select|   0|  0|  32|           1|           1|
    |num_res_2_5_fu_180_p3  |    select|   0|  0|  32|           1|          32|
    |num_res_2_6_fu_187_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 169|          54|         115|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_24    |   9|          2|    2|          4|
    |i_fu_48                  |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    6|         12|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_48                  |   2|   0|    2|          0|
    |icmp_ln629_reg_236       |   1|   0|    1|          0|
    |icmp_ln630_reg_246       |   1|   0|    1|          0|
    |num_res_2_3_fu_56        |  32|   0|   32|          0|
    |num_res_2_fu_52          |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  71|   0|   71|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  operator+.1_Pipeline_VITIS_LOOP_627_1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  operator+.1_Pipeline_VITIS_LOOP_627_1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  operator+.1_Pipeline_VITIS_LOOP_627_1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  operator+.1_Pipeline_VITIS_LOOP_627_1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  operator+.1_Pipeline_VITIS_LOOP_627_1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  operator+.1_Pipeline_VITIS_LOOP_627_1|  return value|
|sub_i1                   |   in|   32|     ap_none|                                 sub_i1|        scalar|
|this_p_read_cast         |   in|    6|     ap_none|                       this_p_read_cast|        scalar|
|sub_ln643                |   in|    6|     ap_none|                              sub_ln643|        scalar|
|this_1_address0          |  out|    6|   ap_memory|                                 this_1|         array|
|this_1_ce0               |  out|    1|   ap_memory|                                 this_1|         array|
|this_1_q0                |   in|   32|   ap_memory|                                 this_1|         array|
|num_res_1_02_out         |  out|   32|      ap_vld|                       num_res_1_02_out|       pointer|
|num_res_1_02_out_ap_vld  |  out|    1|      ap_vld|                       num_res_1_02_out|       pointer|
|num_res_2_01_out         |  out|   32|      ap_vld|                       num_res_2_01_out|       pointer|
|num_res_2_01_out_ap_vld  |  out|    1|      ap_vld|                       num_res_2_01_out|       pointer|
+-------------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.99>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%num_res_2 = alloca i32 1"   --->   Operation 6 'alloca' 'num_res_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%num_res_2_3 = alloca i32 1"   --->   Operation 7 'alloca' 'num_res_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sub_ln643_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln643"   --->   Operation 8 'read' 'sub_ln643_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%this_p_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %this_p_read_cast"   --->   Operation 9 'read' 'this_p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sub_i1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub_i1"   --->   Operation 10 'read' 'sub_i1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 2, i2 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_24 = load i2 %i" [../src/ban.cpp:627]   --->   Operation 13 'load' 'i_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.44ns)   --->   "%icmp_ln627 = icmp_eq  i2 %i_24, i2 0" [../src/ban.cpp:627]   --->   Operation 15 'icmp' 'icmp_ln627' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln627 = br i1 %icmp_ln627, void %.split9_ifconv, void %_ZNK3Ban22sum_infinitesimal_realEPff.exit.preheader.exitStub" [../src/ban.cpp:627]   --->   Operation 17 'br' 'br_ln627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_cast = zext i2 %i_24" [../src/ban.cpp:627]   --->   Operation 18 'zext' 'i_cast' <Predicate = (!icmp_ln627)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.99ns)   --->   "%icmp_ln629 = icmp_ult  i32 %i_cast, i32 %sub_i1_read" [../src/ban.cpp:629]   --->   Operation 19 'icmp' 'icmp_ln629' <Predicate = (!icmp_ln627)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln630 = zext i2 %i_24" [../src/ban.cpp:630]   --->   Operation 20 'zext' 'zext_ln630' <Predicate = (!icmp_ln627)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln630 = add i6 %sub_ln643_read, i6 %this_p_read" [../src/ban.cpp:630]   --->   Operation 21 'add' 'add_ln630' <Predicate = (!icmp_ln627)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 22 [1/1] (0.76ns) (root node of TernaryAdder)   --->   "%add_ln630_1 = add i6 %add_ln630, i6 %zext_ln630" [../src/ban.cpp:630]   --->   Operation 22 'add' 'add_ln630_1' <Predicate = (!icmp_ln627)> <Delay = 0.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln630_1 = zext i6 %add_ln630_1" [../src/ban.cpp:630]   --->   Operation 23 'zext' 'zext_ln630_1' <Predicate = (!icmp_ln627)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%this_1_addr = getelementptr i32 %this_1, i64 0, i64 %zext_ln630_1" [../src/ban.cpp:630]   --->   Operation 24 'getelementptr' 'this_1_addr' <Predicate = (!icmp_ln627)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.23ns)   --->   "%this_1_load = load i6 %this_1_addr" [../src/ban.cpp:630]   --->   Operation 25 'load' 'this_1_load' <Predicate = (!icmp_ln627)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 26 [1/1] (0.44ns)   --->   "%icmp_ln630 = icmp_eq  i2 %i_24, i2 1" [../src/ban.cpp:630]   --->   Operation 26 'icmp' 'icmp_ln630' <Predicate = (!icmp_ln627)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.54ns)   --->   "%add_ln627 = add i2 %i_24, i2 3" [../src/ban.cpp:627]   --->   Operation 27 'add' 'add_ln627' <Predicate = (!icmp_ln627)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln627 = store i2 %add_ln627, i2 %i" [../src/ban.cpp:627]   --->   Operation 28 'store' 'store_ln627' <Predicate = (!icmp_ln627)> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%num_res_2_load = load i32 %num_res_2"   --->   Operation 39 'load' 'num_res_2_load' <Predicate = (icmp_ln627)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%num_res_2_3_load = load i32 %num_res_2_3"   --->   Operation 40 'load' 'num_res_2_3_load' <Predicate = (icmp_ln627)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %num_res_1_02_out, i32 %num_res_2_3_load"   --->   Operation 41 'write' 'write_ln0' <Predicate = (icmp_ln627)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %num_res_2_01_out, i32 %num_res_2_load"   --->   Operation 42 'write' 'write_ln0' <Predicate = (icmp_ln627)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln627)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.13>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%num_res_2_load_1 = load i32 %num_res_2" [../src/ban.cpp:630]   --->   Operation 29 'load' 'num_res_2_load_1' <Predicate = (icmp_ln630)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%num_res_2_3_load_1 = load i32 %num_res_2_3" [../src/ban.cpp:630]   --->   Operation 30 'load' 'num_res_2_3_load_1' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln627 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../src/ban.cpp:627]   --->   Operation 31 'specloopname' 'specloopname_ln627' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/2] (1.23ns)   --->   "%this_1_load = load i6 %this_1_addr" [../src/ban.cpp:630]   --->   Operation 32 'load' 'this_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 33 [1/1] (0.44ns)   --->   "%num_res_1 = select i1 %icmp_ln629, i32 0, i32 %this_1_load" [../src/ban.cpp:629]   --->   Operation 33 'select' 'num_res_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.44ns)   --->   "%num_res_2_5 = select i1 %icmp_ln630, i32 %num_res_1, i32 %num_res_2_3_load_1" [../src/ban.cpp:630]   --->   Operation 34 'select' 'num_res_2_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.44ns)   --->   "%num_res_2_6 = select i1 %icmp_ln630, i32 %num_res_2_load_1, i32 %num_res_1" [../src/ban.cpp:630]   --->   Operation 35 'select' 'num_res_2_6' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln630 = store i32 %num_res_2_5, i32 %num_res_2_3" [../src/ban.cpp:630]   --->   Operation 36 'store' 'store_ln630' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln630 = store i32 %num_res_2_6, i32 %num_res_2" [../src/ban.cpp:630]   --->   Operation 37 'store' 'store_ln630' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sub_i1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_p_read_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_ln643]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13333333333333333]; IO mode=ap_memory:ce=0
Port [ num_res_1_02_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ num_res_2_01_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 010]
num_res_2          (alloca           ) [ 011]
num_res_2_3        (alloca           ) [ 011]
sub_ln643_read     (read             ) [ 000]
this_p_read        (read             ) [ 000]
sub_i1_read        (read             ) [ 000]
store_ln0          (store            ) [ 000]
br_ln0             (br               ) [ 000]
i_24               (load             ) [ 000]
specpipeline_ln0   (specpipeline     ) [ 000]
icmp_ln627         (icmp             ) [ 010]
empty              (speclooptripcount) [ 000]
br_ln627           (br               ) [ 000]
i_cast             (zext             ) [ 000]
icmp_ln629         (icmp             ) [ 011]
zext_ln630         (zext             ) [ 000]
add_ln630          (add              ) [ 000]
add_ln630_1        (add              ) [ 000]
zext_ln630_1       (zext             ) [ 000]
this_1_addr        (getelementptr    ) [ 011]
icmp_ln630         (icmp             ) [ 011]
add_ln627          (add              ) [ 000]
store_ln627        (store            ) [ 000]
num_res_2_load_1   (load             ) [ 000]
num_res_2_3_load_1 (load             ) [ 000]
specloopname_ln627 (specloopname     ) [ 000]
this_1_load        (load             ) [ 000]
num_res_1          (select           ) [ 000]
num_res_2_5        (select           ) [ 000]
num_res_2_6        (select           ) [ 000]
store_ln630        (store            ) [ 000]
store_ln630        (store            ) [ 000]
br_ln0             (br               ) [ 000]
num_res_2_load     (load             ) [ 000]
num_res_2_3_load   (load             ) [ 000]
write_ln0          (write            ) [ 000]
write_ln0          (write            ) [ 000]
ret_ln0            (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sub_i1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_i1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="this_p_read_cast">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p_read_cast"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sub_ln643">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln643"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="this_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_1"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="num_res_1_02_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_res_1_02_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="num_res_2_01_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_res_2_01_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="num_res_2_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_res_2/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="num_res_2_3_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_res_2_3/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="sub_ln643_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="6" slack="0"/>
<pin id="62" dir="0" index="1" bw="6" slack="0"/>
<pin id="63" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln643_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="this_p_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="6" slack="0"/>
<pin id="68" dir="0" index="1" bw="6" slack="0"/>
<pin id="69" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_p_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="sub_i1_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_i1_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln0_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="32" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="write_ln0_write_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="0" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="0"/>
<pin id="88" dir="0" index="2" bw="32" slack="0"/>
<pin id="89" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="this_1_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="6" slack="0"/>
<pin id="96" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_1_addr/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="6" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_1_load/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln0_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="2" slack="0"/>
<pin id="107" dir="0" index="1" bw="2" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="i_24_load_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="2" slack="0"/>
<pin id="112" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_24/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="icmp_ln627_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="2" slack="0"/>
<pin id="115" dir="0" index="1" bw="2" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln627/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="i_cast_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="2" slack="0"/>
<pin id="121" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="icmp_ln629_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln629/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="zext_ln630_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="2" slack="0"/>
<pin id="131" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln630/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="add_ln630_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="6" slack="0"/>
<pin id="135" dir="0" index="1" bw="6" slack="0"/>
<pin id="136" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln630/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="add_ln630_1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="6" slack="0"/>
<pin id="141" dir="0" index="1" bw="2" slack="0"/>
<pin id="142" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln630_1/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln630_1_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="6" slack="0"/>
<pin id="147" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln630_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln630_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="2" slack="0"/>
<pin id="152" dir="0" index="1" bw="2" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln630/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="add_ln627_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="2" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln627/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln627_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="2" slack="0"/>
<pin id="164" dir="0" index="1" bw="2" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln627/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="num_res_2_load_1_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_2_load_1/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="num_res_2_3_load_1_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_2_3_load_1/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="num_res_1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="0" index="2" bw="32" slack="0"/>
<pin id="177" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="num_res_1/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="num_res_2_5_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="32" slack="0"/>
<pin id="184" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="num_res_2_5/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="num_res_2_6_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="0" index="2" bw="32" slack="0"/>
<pin id="191" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="num_res_2_6/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln630_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="1"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln630/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln630_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="1"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln630/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="num_res_2_load_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_2_load/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="num_res_2_3_load_load_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_2_3_load/1 "/>
</bind>
</comp>

<comp id="212" class="1005" name="i_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="2" slack="0"/>
<pin id="214" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="219" class="1005" name="num_res_2_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="num_res_2 "/>
</bind>
</comp>

<comp id="226" class="1005" name="num_res_2_3_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="num_res_2_3 "/>
</bind>
</comp>

<comp id="236" class="1005" name="icmp_ln629_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln629 "/>
</bind>
</comp>

<comp id="241" class="1005" name="this_1_addr_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="6" slack="1"/>
<pin id="243" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="this_1_addr "/>
</bind>
</comp>

<comp id="246" class="1005" name="icmp_ln630_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="1"/>
<pin id="248" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln630 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="46" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="46" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="34" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="117"><net_src comp="110" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="28" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="122"><net_src comp="110" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="72" pin="2"/><net_sink comp="123" pin=1"/></net>

<net id="132"><net_src comp="110" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="60" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="66" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="133" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="129" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="139" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="154"><net_src comp="110" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="36" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="110" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="38" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="156" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="178"><net_src comp="44" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="179"><net_src comp="99" pin="3"/><net_sink comp="173" pin=2"/></net>

<net id="185"><net_src comp="173" pin="3"/><net_sink comp="180" pin=1"/></net>

<net id="186"><net_src comp="170" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="192"><net_src comp="167" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="193"><net_src comp="173" pin="3"/><net_sink comp="187" pin=2"/></net>

<net id="198"><net_src comp="180" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="187" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="204" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="211"><net_src comp="208" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="215"><net_src comp="48" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="218"><net_src comp="212" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="222"><net_src comp="52" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="224"><net_src comp="219" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="225"><net_src comp="219" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="229"><net_src comp="56" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="232"><net_src comp="226" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="239"><net_src comp="123" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="244"><net_src comp="92" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="249"><net_src comp="150" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="187" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_1 | {}
	Port: num_res_1_02_out | {1 }
	Port: num_res_2_01_out | {1 }
 - Input state : 
	Port: operator+.1_Pipeline_VITIS_LOOP_627_1 : sub_i1 | {1 }
	Port: operator+.1_Pipeline_VITIS_LOOP_627_1 : this_p_read_cast | {1 }
	Port: operator+.1_Pipeline_VITIS_LOOP_627_1 : sub_ln643 | {1 }
	Port: operator+.1_Pipeline_VITIS_LOOP_627_1 : this_1 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_24 : 1
		icmp_ln627 : 2
		br_ln627 : 3
		i_cast : 2
		icmp_ln629 : 3
		zext_ln630 : 2
		add_ln630_1 : 3
		zext_ln630_1 : 4
		this_1_addr : 5
		this_1_load : 6
		icmp_ln630 : 2
		add_ln627 : 2
		store_ln627 : 3
		num_res_2_load : 1
		num_res_2_3_load : 1
		write_ln0 : 2
		write_ln0 : 2
	State 2
		num_res_1 : 1
		num_res_2_5 : 2
		num_res_2_6 : 2
		store_ln630 : 3
		store_ln630 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      num_res_1_fu_173     |    0    |    32   |
|  select  |     num_res_2_5_fu_180    |    0    |    32   |
|          |     num_res_2_6_fu_187    |    0    |    32   |
|----------|---------------------------|---------|---------|
|          |     icmp_ln627_fu_113     |    0    |    8    |
|   icmp   |     icmp_ln629_fu_123     |    0    |    20   |
|          |     icmp_ln630_fu_150     |    0    |    8    |
|----------|---------------------------|---------|---------|
|          |      add_ln630_fu_133     |    0    |    13   |
|    add   |     add_ln630_1_fu_139    |    0    |    13   |
|          |      add_ln627_fu_156     |    0    |    9    |
|----------|---------------------------|---------|---------|
|          | sub_ln643_read_read_fu_60 |    0    |    0    |
|   read   |   this_p_read_read_fu_66  |    0    |    0    |
|          |   sub_i1_read_read_fu_72  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln0_write_fu_78   |    0    |    0    |
|          |   write_ln0_write_fu_85   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       i_cast_fu_119       |    0    |    0    |
|   zext   |     zext_ln630_fu_129     |    0    |    0    |
|          |    zext_ln630_1_fu_145    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   167   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|     i_reg_212     |    2   |
| icmp_ln629_reg_236|    1   |
| icmp_ln630_reg_246|    1   |
|num_res_2_3_reg_226|   32   |
| num_res_2_reg_219 |   32   |
|this_1_addr_reg_241|    6   |
+-------------------+--------+
|       Total       |   74   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_99 |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  0.427  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   167  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   74   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   74   |   176  |
+-----------+--------+--------+--------+
