// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/a/RAM64.hdl

/**
 * Memory of 64 registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM64 {
    IN in[16], load, address[6];
    OUT out[16];

    PARTS:
DMux8Way(in=load ,sel=address[0..2] ,a=la ,b=lb ,c=lc ,d=ld ,e=le ,f=lf ,g=lg ,h=lh ); 

RAM8(in=in ,load=la ,address=address[3..5] ,out=za );
RAM8(in=in ,load=lb ,address=address[3..5] ,out=zb );
RAM8(in=in ,load=lc ,address=address[3..5] ,out=zc );  
RAM8(in=in ,load=ld ,address=address[3..5] ,out=zd );  
RAM8(in=in ,load=le ,address=address[3..5] ,out=ze );  
RAM8(in=in ,load=lf ,address=address[3..5] ,out=zf );  
RAM8(in=in ,load=lg ,address=address[3..5] ,out=zg );  
RAM8(in=in ,load=lh ,address=address[3..5] ,out=zh );  
  


Mux8Way16(a=za ,b=zb ,c=zc ,d=zd ,e=ze ,f=zf ,g=zg ,h=zh ,sel=address ,out=out );

}
