/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/results_dir/memory_test/run_1/synth_1_1/analysis/slpp_all/lib/work/rtl/memory_test.v /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/memory_test.v
/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/results_dir/memory_test/run_1/synth_1_1/analysis/slpp_all/lib/work/rtl/infer_single_port_ram.v /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_single_port_ram.v
/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/results_dir/memory_test/run_1/synth_1_1/analysis/slpp_all/lib/work/rtl/infer_simple_dual_port_ram_single_clock.v /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_simple_dual_port_ram_single_clock.v
/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/results_dir/memory_test/run_1/synth_1_1/analysis/slpp_all/lib/work/rtl/infer_simple_dual_port_ram_dual_clock.v /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_simple_dual_port_ram_dual_clock.v
/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/results_dir/memory_test/run_1/synth_1_1/analysis/slpp_all/lib/work/rtl/infer_true_dual_port_ram_single_clock.v /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_true_dual_port_ram_single_clock.v
/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/results_dir/memory_test/run_1/synth_1_1/analysis/slpp_all/lib/work/rtl/infer_true_dual_port_ram_dual_clock.v /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_true_dual_port_ram_dual_clock.v
/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/results_dir/memory_test/run_1/synth_1_1/analysis/slpp_all/lib/work/rtl/infer_single_port_rom.v /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_single_port_rom.v
/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/results_dir/memory_test/run_1/synth_1_1/analysis/slpp_all/lib/work/rtl/infer_dual_port_rom.v /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_dual_port_rom.v
/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/results_dir/memory_test/run_1/synth_1_1/analysis/slpp_all/lib/work/rtl/infer_mixed_width_ram.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_mixed_width_ram.sv
/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/results_dir/memory_test/run_1/synth_1_1/analysis/slpp_all/lib/work/rtl/infer_mixed_width_true_dual_port_ram.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_mixed_width_true_dual_port_ram.sv
/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/results_dir/memory_test/run_1/synth_1_1/analysis/slpp_all/lib/work/rtl/infer_mixed_width_true_dual_port_ram_new_rw.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_mixed_width_true_dual_port_ram_new_rw.sv
/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/results_dir/memory_test/run_1/synth_1_1/analysis/slpp_all/lib/work/rtl/infer_byte_enabled_simple_dual_port_ram.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_byte_enabled_simple_dual_port_ram.sv
/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/results_dir/memory_test/run_1/synth_1_1/analysis/slpp_all/lib/work/rtl/infer_byte_enabled_true_dual_port_ram.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_byte_enabled_true_dual_port_ram.sv
/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/results_dir/memory_test/run_1/synth_1_1/analysis/slpp_all/lib/work/rtl/infer_single_port_ram_MLAB.v /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_single_port_ram_MLAB.v
/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/results_dir/memory_test/run_1/synth_1_1/analysis/slpp_all/lib/work/rtl/infer_async_ram_MLAB.v /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_async_ram_MLAB.v
/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/results_dir/memory_test/run_1/synth_1_1/analysis/slpp_all/lib/work/rtl/infer_single_port_ram_M144K.v /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_single_port_ram_M144K.v
