<TITLE>
SCOM Register List
</TITLE>
<HTML>
<STYLE type="text/css">
table.scomtable { border-width: 5px 5px 5px 5px;
                  border-spacing: 2px 2px 2px 2px;
                  border-style: outset outset outset outset;
                  border-color: black black black black;
                  table-width: 900;
                  border-collapse: collapse; }
table.scomtable th { border-width: 1px 1px 1px 1px;
                     border-color: black black black black;
                     border-style: solid solid solid solid;
                     padding: 4px 4px 4px 4px; }
table.scomtable td { border-width: 1px 1px 1px 1px;
                     border-color: black black black black;
                     border-style: solid solid solid solid;
                     padding: 4px 4px 4px 4px; }
</STYLE>
<BODY>
<A NAME="top"></A>
<TABLE border-width: 0 0 0 0>
<TD bgcolor=#FFFFFF> created Mon Jun 13 18:56:28 2022
</TD></TABLE><BR>
<strong>A listing of all addresses on this page is found <A HREF="#listing">here<A>

<BR><BR>
<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Chiplet Control Register 0 - VITL CCFG</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C000000"</A>000000000C000000 (SCOM)<BR>
<A NAME="000000000C000010"</A>000000000C000010 (SCOM1)<BR>
<A NAME="000000000C000020"</A>000000000C000020 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.CPLT_CTRL0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CTRL.CPLT_CTRL0_INST.CCFG_Q_INST.FSILAT.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_ABSTCLK_MUXSEL_DC: Select ABIST clock source for Arrays on Chiplet Boundary. When set to 1, clocks where used from Chiplet with ABIST</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_UNIT_SYNCCLK_MUXSEL_DC: Select the sync clock for async latches (init value 1)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_FLUSHMODE_INH: Prevent plats from going into flush mode (init value 1)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_FORCE_ALIGN: Force align signal to be sent (init value 1, drop before dropping flushmode_inh)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_UNIT_ARY_WRT_THRU_DC: Set Array into write thru mode, used for LBIST</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_5A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_VITL_PROTECTION: VITL LBIST protection - turn on for LBIST only</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_7A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_ABIST_RECOV_DISABLE_DC: new signal to disable recovery</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_9A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_10A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_11A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_SKIT_MODE_BIST_DC:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_UNIT_DETERMINISTIC_TEST_ENA_DC: Forces login into deterministic test mode e.g. for LBIST</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_UNIT_CONSTRAIN_SAFESCAN_DC: Safe scan of N1L latches. Prevent lck when switching SE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_UNIT_RRFA_TEST_ENA_DC:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_16A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_17A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_18A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_19A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_PSRO_SEL_DC: PSRO Select</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_BSC_WRAPSEL_DC: Wrap Sel for BSC</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_BSC_INTMODE_DC: Int Mode for BSC</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_BSC_INV_DC: INV for BSC mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_BSC_EXTMODE_DC: EXT mode for BSC</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_32A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_33A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_34A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_35A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_36A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_37A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_38A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_39A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_MISC_CLKDIV_SEL_DC: Clock Divider Select 00=1024:1 01=64:1 10=16:1 11=4:1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_42A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_43A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_44A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_45A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_46A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_PIN_LBIST_DC: TE=1 only - PIN LBIST mode - LBIST is controlled via Pin, not by OPCG</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_48A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_49A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_50A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_51A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_52A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_53A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_54A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_55A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_56A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_57A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_58A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_59A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_60A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_61A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_62A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_63A: free usage</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Chiplet Control Register 1 - VITL CCFG</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C000001"</A>000000000C000001 (SCOM)<BR>
<A NAME="000000000C000011"</A>000000000C000011 (SCOM1)<BR>
<A NAME="000000000C000021"</A>000000000C000021 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.CPLT_CTRL1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CTRL.CPLT_CTRL1_INST.CCFG_Q_INST.FSILAT.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_UNIT_MULTICYCLE_TEST_FENCE_DC: Mutlicycle test fence for LBIST</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_1B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_2B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_3B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION0_FENCE_DC: Fence for perv region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION1_FENCE_DC: Fence for region 1 - mc0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION2_FENCE_DC: Fence for region 2 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION3_FENCE_DC: Fence for region 3 - dl01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION4_FENCE_DC: Fence for region 4 - dl23</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION5_FENCE_DC: Fence for region 5 - ioo0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION6_FENCE_DC: Fence for region 6 - ioo1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION7_FENCE_DC: Fence for region 7 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION8_FENCE_DC: Fence for region 8 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION9_FENCE_DC: Fence for region 9 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION10_FENCE_DC: Fence for region 10 - pllmc</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION11_FENCE_DC: Fence for region 11 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION12_FENCE_DC: Fence for region 12 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION13_FENCE_DC: Fence for region 13 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION14_FENCE_DC: Fence for region 14 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_19B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_20B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_21B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_STG_ACT_EN_DC:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_23B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_24B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_25B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_26B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_27B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_28B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_29B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_30B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_31B: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Chiplet Control Register 2 - Region Partial Good</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C000002"</A>000000000C000002 (SCOM)<BR>
<A NAME="000000000C000012"</A>000000000C000012 (SCOM1)<BR>
<A NAME="000000000C000022"</A>000000000C000022 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.CPLT_CTRL2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CTRL.CPLT_CTRL2_INST.CCFG_Q_INST.FSILAT.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION0_PGOOD: Partial Good for region0 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION1_PGOOD: Partial Good for region 1 - mc0 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION2_PGOOD: Partial Good for region 2 - unused 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION3_PGOOD: Partial Good for region 3 - dl01 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION4_PGOOD: Partial Good for region 4 - dl23 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION5_PGOOD: Partial Good for region 5 - ioo0 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION6_PGOOD: Partial Good for region 6 - ioo1 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION7_PGOOD: Partial Good for region 7 - unused 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION8_PGOOD: Partial Good for region 8 - unused 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION9_PGOOD: Partial Good for region 9 - unused 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION10_PGOOD: Partial Good for region 10 - pllmc 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION11_PGOOD: Partial Good for region 11 - unused 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION12_PGOOD: Partial Good for region 12 - unused 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION13_PGOOD: Partial Good for region 13 - unused 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION14_PGOOD: Partial Good for region 14 - unused 0=bad, 1=good</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Chiplet Control Register 3 - Region PSCOM Enable</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C000003"</A>000000000C000003 (SCOM)<BR>
<A NAME="000000000C000013"</A>000000000C000013 (SCOM1)<BR>
<A NAME="000000000C000023"</A>000000000C000023 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.CPLT_CTRL3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CTRL.CPLT_CTRL3_INST.CCFG_Q_INST.FSILAT.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION0_PSCOM_EN: Region0 PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION1_PSCOM_EN: region 1 - mc0 - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION2_PSCOM_EN: region 2 - unused - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION3_PSCOM_EN: region 3 - dl01 - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION4_PSCOM_EN: region 4 - dl23 - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION5_PSCOM_EN: region 5 - ioo0 - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION6_PSCOM_EN: region 6 - ioo1 - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION7_PSCOM_EN: region 7 - unused - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION8_PSCOM_EN: region 8 - unused - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION9_PSCOM_EN: region 9 - unused - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION10_PSCOM_EN: region 10 - pllmc - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION11_PSCOM_EN: region 11 - unused - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION12_PSCOM_EN: region 12 - unused - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION13_PSCOM_EN: region 13 - unused - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION14_PSCOM_EN: region 14 - unused - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Chiplet Control Register 4 - Region Flushmode inhibit</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C000004"</A>000000000C000004 (SCOM)<BR>
<A NAME="000000000C000014"</A>000000000C000014 (SCOM1)<BR>
<A NAME="000000000C000024"</A>000000000C000024 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.CPLT_CTRL4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CTRL.CPLT_CTRL4_INST.CCFG_Q_INST.FSILAT.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION0_FLUSHMODE_INH: Region0 flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION1_FLUSHMODE_INH: region 1 - mc0 - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION2_FLUSHMODE_INH: region 2 - unused - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION3_FLUSHMODE_INH: region 3 - dl01 - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION4_FLUSHMODE_INH: region 4 - dl23 - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION5_FLUSHMODE_INH: region 5 - ioo0 - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION6_FLUSHMODE_INH: region 6 - ioo1 - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION7_FLUSHMODE_INH: region 7 - unused - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION8_FLUSHMODE_INH: region 8 - unused - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION9_FLUSHMODE_INH: region 9 - unused - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION10_FLUSHMODE_INH: region 10 - pllmc - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION11_FLUSHMODE_INH: region 11 - unused - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION12_FLUSHMODE_INH: region 12 - unused - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION13_FLUSHMODE_INH: region 13 - unused - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION14_FLUSHMODE_INH: region 14 - unused - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Chiplet Control Register 5 - Power Gate</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C000005"</A>000000000C000005 (SCOM)<BR>
<A NAME="000000000C000015"</A>000000000C000015 (SCOM1)<BR>
<A NAME="000000000C000025"</A>000000000C000025 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.CPLT_CTRL5</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CTRL.CPLT_CTRL5_INST.CCFG_Q_INST.FSILAT.LATC.L2(0:19) [00000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_00: Power Gate Control</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_01: Power Gate Control</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_02: Power Gate Control</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_03: Power Gate Control - EQ: DFT Fence vitl</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_04: Power Gate Control - EQ: DFT Fence Perv</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_05: Power Gate Control - EQ: DFT Fence region 1 - mc0 -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_06: Power Gate Control - EQ: DFT Fence region 2 - unused -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_07: Power Gate Control - EQ: DFT Fence region 3 - dl01 -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_08: Power Gate Control - EQ: DFT Fence region 4 - dl23 -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_09: Power Gate Control - EQ: DFT Fence region 5 - ioo0 -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_010: Power Gate Control - EQ: DFT Fence region 6 - ioo1 -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_011: Power Gate Control - EQ: DFT Fence region 7 - unused -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_012: Power Gate Control - EQ: DFT Fence region 8 - unused -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_013: Power Gate Control - EQ: DFT Fence region 9 - unused -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_014: Power Gate Control - EQ: DFT Fence region 10 - pllmc -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_015: Power Gate Control - EQ: DFT Fence region 11 - unused -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_016: Power Gate Control - EQ: DFT Fence region 12 - unused -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_017: Power Gate Control - EQ: DFT Fence region 13 - unused -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_018: Power Gate Control - EQ: DFT Fence region 14 - unused -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_019: Power Gate Control</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Chiplet Config Register 0 - VITL FUNC</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C000008"</A>000000000C000008 (SCOM)<BR>
<A NAME="000000000C000018"</A>000000000C000018 (SCOM1)<BR>
<A NAME="000000000C000028"</A>000000000C000028 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.CPLT_CONF0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CTRL.CPLT_CONF0_OUT_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_MISC_PROBE0_SEL_DC: Probe 0 select please look at Probe spec for more details</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_6G: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_7G: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_MISC_PROBE1_SEL_DC: Probe 1 select please look at Probe spec for more details</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_14G: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_15G: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_MISC_PROBE2_SEL_DC: Probe 2 select please look at Probe spec for more details</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_22G: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_23G: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_MISC_PROBE3_SEL_DC: Probe 3 select please look at Probe spec for more details</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_30G: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_31G: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_MISC_OFLOW_FEH_SEL_DC: ABIST Overflow/Fail Ever Happen Select</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_SCAN_PROTECT_DC: Enables Scan Protection - Enables Scan Collision Error Mechanism</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_SDIS_DC_N: For Scan Diagnostic to Discable Scan path</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_SCAN_DIAG_DC: For System Scan diag control</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_TEST_CONTROL_36G: reserved test control</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_TEST_CONTROL_37G: reserved test control</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_TEST_CONTROL_38G: reserved test control</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_TEST_CONTROL_39G: reserved test control</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_MASK_VITL_PCB_ERR_DC: Mask VITL PCB Errors from CC or CPLT_CTRL</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_MASK_VITL_SCAN_OPCG_ERR_DC: Mask VITL Errors in CC, which are not PCB related</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_42G: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_43G: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_PCB_DBG_GLB_BRCST_EN: DD2 only: Enable Debug Broadcast</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_45G: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_SKIT_CANARY_MODE_DC:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_TOPOLOGY_MODE_DC:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_TOPOLOGY_ID_DC: Topology ID</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_52G: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_53G: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_54G: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_55G: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_56G: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_57G: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_58G: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_59G: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_60G: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_61G: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_62G: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_63G: free usage</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Chiplet Config Register 1 - VITL FUNC</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C000009"</A>000000000C000009 (SCOM)<BR>
<A NAME="000000000C000019"</A>000000000C000019 (SCOM1)<BR>
<A NAME="000000000C000029"</A>000000000C000029 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.CPLT_CONF1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CTRL.CPLT_CONF1_OUT_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_0H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_1H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_2H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_3H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_4H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_5H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_6H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_7H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_8H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_9H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_10H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_11H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_12H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_13H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_14H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_15H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_16H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_17H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_18H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_19H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_20H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_21H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_22H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_23H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_24H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_25H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_26H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_27H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_28H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_29H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_30H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_31H: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Chiplet Status Register - Interrupt send out on bit change if not masked via Chiplet Mask Register. Mask only mask the interrupt, not the status register!</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C000100"</A>000000000C000100 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.CPLT_STAT0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CTRL.CPLT_STAT_OUT_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ABIST_DONE_DC: abist_done_dc</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_1I: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_2I: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_3I: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_DIAG_PORT0_OUT: Diagnostic out port</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_DIAG_PORT1_OUT: Diagnostic out port</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_6I: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_7I: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CC_CTRL_OPCG_DONE_DC: OPCG done. For LBIST, ABIST, or other OPCG runs</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CC_CTRL_CHIPLET_IS_ALIGNED_DC: Indicates that Chiplet is aligned</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_10I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_11I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MC_TC_0_FIR_HOST_ATTN: chiplet specific</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MC_TC_1_FIR_HOST_ATTN: chiplet specific</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MC_TC_2_FIR_HOST_ATTN: chiplet specific</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MC_TC_3_FIR_HOST_ATTN: chiplet specific</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MC_TC_4_FIR_HOST_ATTN: chiplet specific</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MC_TC_5_FIR_HOST_ATTN: chiplet specific</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MC_TC_6_FIR_HOST_ATTN: chiplet specific</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MC_TC_7_FIR_HOST_ATTN: chiplet specific</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MC_TC_8_FIR_HOST_ATTN: chiplet specific</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_21I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_22I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_23I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GLOBAL_FEH_DC: chiplet specific</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_25I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_26I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_27I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_28I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_29I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_30I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_31I: free usage</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Chiplet Mask Register - Masking the Interrupt on a bitchange of the Chiplet Status Register. Does not mask the status itself!</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C000101"</A>000000000C000101 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.CPLT_MASK0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CTRL.CPLT_MASK_OUT_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ITR_MASK: Bitwise masking of cplt_stat0 - will prevent interrupt</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CTRL Protect Mode Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C0003FE"</A>000000000C0003FE (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.CTRL_PROTECT_MODE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CTRL.PCB_IF.PROTECT_MODE.RD_PROTECT_ENA_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CTRL.PCB_IF.PROTECT_MODE.WR_PROTECT_ENA_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_READ_PROTECT_ENABLE: Enable read protection</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_WRITE_PROTECT_ENABLE: Enable write protection</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Atomic Lock Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C0003FF"</A>000000000C0003FF (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.CTRL_ATOMIC_LOCK_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CTRL.PCB_IF.ATOMIC_LOCK.ATOMIC_LOCK_ENA_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CTRL.PCB_IF.ATOMIC_LOCK.ATOMIC_ID_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CTRL.PCB_IF.ATOMIC_LOCK.ATOMIC_LOCK_ACTIVITY_Q_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_ATOMIC_LOCK_ENABLE: Enable atomic lock</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_ATOMIC_ID: Atomic ID</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_ATOMIC_ACTIVITY: Atomic lock counter</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PSCOMLE mode register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010000"</A>000000000C010000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.PSC.PSC.PSCOM_MODE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.PSC.PSC.PSCOM_MODE_LT_INST.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ABORT_ON_PCB_ADDR_PARITY_ERROR: abort_on_PCB_addr_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ABORT_ON_PCB_WDATA_PARITY_ERROR: abort_on_PCB_wdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_MODE_REG_BIT_2: unused_mode_reg_bit_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ABORT_ON_DL_RETURN_WDATA_PARITY_ERROR: abort_on_DL_return_wdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WATCHDOG_ENABLE: watchdog_enable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCOM_HANG_LIMIT: 0b11: 256, 0b10:512, 0b01:768, 0b00:1023</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FORCE_ALL_RINGS: set to logic 1 if all rings should be enable independent of ring address</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FSM_SELFRESET_ON_STATEVEC_PARITYERROR_ENABLE: fsm_selfreset_on_statevec_parityerror_enable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_PSCOM_MODE_LT: reserved</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PSCOMLE error register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010001"</A>000000000C010001 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.PSC.PSC.PSCOM_STATUS_ERROR_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.PSC.PSC.PSCOM_ERR_LT_0_INST.LATC.L2(0:17) [000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.PSC.PSC.PSCOM_ERR_TRAP_LT_0_INST.LATC.L2(0:17) [000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_PCB_WDATA_PARITY_ERROR: Accumulated_PCB_wdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_PCB_ADDRESS_PARITY_ERROR: Accumulated_PCB_address_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_DL_RETURN_WDATA_PARITY_ERROR: Accumulated_DL_return_wdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_DL_RETURN_P0_ERROR: Accumulated_DL_return_P0_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_UL_RDATA_PARITY_ERROR: Accumulated_UL_rdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_UL_P0_ERROR: Accumulated_UL_P0_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_PARITY_ERROR_ON_INTERFACE_MACHINE: Accumulated_parity_error_on_interface_machine</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_PARITY_ERROR_ON_P2S_MACHINE: Accumulated_parity_error_on_p2s_machine</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_TIMEOUT_WHILE_WAITING_FOR_ULCCH: Accumulated_timeout_while_waiting_for_ULCCH</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_TIMEOUT_WHILE_WAITING_FOR_DLDCH_RETURN: Accumulated_timeout_while_waiting_for_DLDCH_return</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_TIMEOUT_WHILE_WAITING_FOR_ULDCH: Accumulated_timeout_while_waiting_for_ULDCH</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_PSCOM_LOCK_ERR: Accumulated_pscom_lock_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_PSCOM_PARALLEL_READ_WRITE_NVLD: Accumulated_pscom_parallel_read_write_nvld</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_PSCOM_PARALLEL_ADDR_INVALID: Accumulated_pscom_parallel_addr_invalid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_PCB_COMMAND_PARITY_ERROR: Accumulated_PCB_command_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_GENERAL_TIMEOUT: Accumulated_General_timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_SATELLITE_ACKNOWLEDGE_ACCESS_VIOLATION: Accumulated_satellite_acknowledge_access_violation</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_SATELLITE_ACKNOWLEDGE_INVALID_REGISTER: Accumulated_satellite_acknowledge_invalid_register</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_PCB_WDATA_PARITY_ERROR: Trapped_PCB_wdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_PCB_ADDRESS_PARITY_ERROR: Trapped_PCB_address_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_DL_RETURN_WDATA_PARITY_ERROR: Trapped_DL_return_wdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_DL_RETURN_P0_ERROR: Trapped_DL_return_P0_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_UL_RDATA_PARITY_ERROR: Trapped_UL_rdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_UL_P0_ERROR: Trapped_UL_P0_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_PARITY_ERROR_ON_INTERFACE_MACHINE: Trapped_parity_error_on_interface_machine</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_PARITY_ERROR_ON_P2S_MACHINE: Trapped_parity_error_on_p2s_machine</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_TIMEOUT_WHILE_WAITING_FOR_ULCCH: Trapped_timeout_while_waiting_for_ULCCH</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_TIMEOUT_WHILE_WAITING_FOR_DLDCH_RETURN: Trapped_timeout_while_waiting_for_DLDCH_return</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_TIMEOUT_WHILE_WAITING_FOR_ULDCH: Trapped_timeout_while_waiting_for_ULDCH</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_PSCOM_LOCK_ERR: Trapped_pscom_lock_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_PSCOM_PARALLEL_READ_WRITE_NVLD: Trapped_pscom_parallel_read_write_nvld</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_PSCOM_PARALLEL_ADDR_INVALID: Trapped_pscom_parallel_addr_invalid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_PCB_COMMAND_PARITY_ERROR: Trapped_PCB_command_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_GENERAL_TIMEOUT: Trapped_General_timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_SATELLITE_ACKNOWLEDGE_ACCESS_VIOLATION: Trapped_satellite_acknowledge_access_violation</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_SATELLITE_ACKNOWLEDGE_INVALID_REGISTER: Trapped_satellite_acknowledge_invalid_register</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PSCOMLE error mask register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010002"</A>000000000C010002 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.PSC.PSC.PSCOM_ERROR_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.PSC.PSC.PSCOM_ERR_MASK_LT_INST.LATC.L2(0:17) [000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PCB_WDATA_PARITY_ERROR: mask_PCB_wdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PCB_ADDRESS_PARITY_ERROR: mask_PCB_address_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_DL_RETURN_WDATA_PARITY_ERROR: mask_DL_return_wdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_DL_RETURN_P0_ERROR: mask_DL_return_P0_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_UL_RDATA_PARITY_ERROR: mask_UL_rdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_UL_P0_ERROR: mask_UL_P0_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PARITY_ERROR_ON_INTERFACE_MACHINE: mask_parity_error_on_interface_machine</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PARITY_ERROR_ON_P2S_MACHINE: mask_parity_error_on_p2s_machine</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_TIMEOUT_WHILE_WAITING_FOR_ULCCH: mask_timeout_while_waiting_for_ULCCH</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_TIMEOUT_WHILE_WAITING_FOR_DLDCH_RETURN: mask_timeout_while_waiting_for_DLDCH_return</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_TIMEOUT_WHILE_WAITING_FOR_ULDCH: mask_timeout_while_waiting_for_ULDCH</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PSCOM_LOCK_ERR: mask_pscom_lock_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PSCOM_PARALLEL_READ_WRITE_NVLD: mask_pscom_parallel_read_write_nvld</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PSCOM_PARALLEL_ADDR_INVALID: mask_pscom_parallel_addr_invalid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PCB_COMMAND_PARITY_ERROR: mask_PCB_command_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_GENERAL_TIMEOUT: mask_general_timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_SATELLITE_ACKNOWLEDGE_ACCESS_VIOLATION: mask_satellite_acknowledge_access_violation</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_SATELLITE_ACKNOWLEDGE_INVALID_REGISTER: mask_satellite_acknowledge_invalid_register</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PSCOMLE Address Trap Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010003"</A>000000000C010003 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.PSC.PSC.ADDR_TRAP_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.PSC.PSC.ADDR_LAST_TRAP_LT_INST.LATC.L2(0:17) [000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:30</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.PSC.PSC.FSM_STATE_CAPTURE_LT_0_INST.LATC.L2(0:12) [0000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31:34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.PSC.PSC.SATELLITE_ACK_TRAP_LT_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:38</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.PSC.PSC.PCB_REQ_MASTER_ADDR_TRAP_LT_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_ADDRESS_OF_LAST_TRANSACTION_WITH_ERROR: PCB_address_of_last_transaction_with_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_READ_NOTWRITE_OF_LAST_TRANSACTION_WITH_ERROR: PCB_read_notwrite_of_last_transaction_with_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_ADDR_LAST_TRAP_LT: reserved_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SERIAL2PARALLEL_STATE_MACHINE_AT_TIME_OF_ERROR: Serial2Parallel_state_machine_at_time_of_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SATELLITE_ACKNOWLEDGE_BIT_RETURN_PARITY: Satellite acknoledge bit: set to 1 if no parity error detected of Sat.No and Ack-bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SATELLITE_ACKNOWLEDGE_BIT_WRITE_PARITY_ERROR: set if write parity error detected by satellite</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SATELLITE_ACKNOWLEDGE_BIT_ACCESS_VIOLATION: set if invalid read or write access detected by satellite</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SATELLITE_ACKNOWLEDGE_BIT_INVALID_REGISTER: set if invalid register address detected by satellite</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:38</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LAST_MASTERID: MasterID of the last non-internal PSCOM transation</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Ring Lock Enable Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010005"</A>000000000C010005 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.PSC.PSC.WRITE_PROTECT_ENABLE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.PSC.PSC.WRITE_PROTECT_Q_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENABLE_RING_LOCKING: General enable of ring locking upon write to specific ring</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_RING_LOCKING: reserved</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>WRITE PROTECT RINGS Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010006"</A>000000000C010006 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.PSC.PSC.WRITE_PROTECT_RINGS_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.PSC.PSC.WRITE_PROTECT_RINGS_Q_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRITE_PROTECT_RINGS: write protect bit map for each ring</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Atomic Lock Mask Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010007"</A>000000000C010007 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.PSC.PSC.ATOMIC_LOCK_MASK_LATCH_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.PSC.PSC.ATOMIC_LOCK_ENABLE_MASK_Q_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ATOMIC_LOCK_MASK: bit mask for atomic locking on a ring-by-ring basis</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Ring Fence Enable Mask Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010008"</A>000000000C010008 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.PSC.PSC.RING_FENCE_MASK_LATCH_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.PSC.PSC.RING_FENCE_ENABLE_MASK_Q_INST.LATC.L2(1:31) [0000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RING_FENCE_ENABLE_MASK: bit mask for ring fenceing on a ring-by-ring basis</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace Array High Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010400"</A>000000000C010400 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.TRA0.TR0.TRACE_HI_DATA_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.TRA0.TR0.SAMP.TRACE_DATA_LT_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_HI_DATA: Trace Array Data 0:63</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace Array Low Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010401"</A>000000000C010401 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.TRA0.TR0.TRACE_LO_DATA_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=8><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.TRA0.TR0.SAMP.TRACE_DATA_LT_INST.LATC.L2(64:95) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.TRA0.TR0.SAMP.TR_ADDRESS_LT_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.TRA0.TR0.SAMP.TR_LAST_BANK_LT_INST.LATC.L2(0:8) [000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.TRA0.TR0.SAMP.TR_LAST_BANK_VALID_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.TRA0.TR0.SAMP.TR_WRITE_ON_RUN_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.TRA0.TR0.SAMP.TR_RUN_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.TRA0.TR0.SAMP.TR_HOLD_ADDRESS_LT_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LO_DATA: Trace Array Data 64:95</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_ADDRESS: Trace Address</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LAST_BANK: Trace Last Bank</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LAST_BANK_VALID: Trace Last Bank Valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_WRITE_ON_RUN: Trace Write-On-Run indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUNNING: Trace Run indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_HOLD_ADDRESS: Trace Hold Address (pointing to last entry)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trace control configuration register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010402"</A>000000000C010402 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.TRA0.TR0.TRACE_TRCTRL_CONFIG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.TRA0.TR0.CTRL.SCOMABLE_0.TRCTRL_CONFIG_Q_INST.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STORE_ON_TRIG_MODE: enable store on trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRITE_ON_RUN_MODE: NOT IMPLEMENTED, use TRACE_TRDATA_CONFIG_9 bit 0 instead: force unconditional write when trace_run</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EXTEND_TRIG_MODE: counter value for extended trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BANK_MODE: enable bank mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENH_TRACE_MODE: Suppress writing timestamps in store on trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_CLOCK_GATE_CONTROL: local clock gate control selection: x0 = normal clock gating; x1, = rd_act to trace array turned off</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_SELECT_CONTROL: selector for 2 sets of external trace bus multiplexers <BR>tra_mux0_sel(0:1) and tra_mux1_sel(0:1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_HOLD_OFF: hold trace_off when trace_run input is inactive</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STATUS: Actual current ORed status of trace_run inputs (trace_run from debug macro and unit logic)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STICKY: trace_run sticky bit, set by trace_run, reset by write to trace_control_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_BANK_EDGE_DETECT: disable trace bank edge detect mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_SCOM_TRCTRL_TRARR_RD_ACT: disable constant rd_act</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASTER_CLOCK_ENABLE_INT: master clock enable switch</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_CONTROL_UNUSED: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010403"</A>000000000C010403 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.TRA0.TR0.TRACE_TRDATA_CONFIG_0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.TRA0.TR0.DATA.SCOMABLE_CMP_MSK.CMP_MSK_INITONE_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CMP_MSK_LT_B_0_TO_63: Trace data compression mask for trace bus bits 0 to 63. '1' means record an entry when this bit changes, '0' means ignore this bit. Setting the mask to all zeros will result in no trace entries being recorded just from bit changes.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010404"</A>000000000C010404 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.TRA0.TR0.TRACE_TRDATA_CONFIG_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.TRA0.TR0.DATA.SCOMABLE_CMP_MSK.CMP_MSK_INITONE_Q_0_INST.LATC.L2(64:87) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CMP_MSK_LT_B_64_TO_87: Trace data compression mask for bits 64 to 87. See TRACE_TRDATA_CONFIG_0 for meaning of bits.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010405"</A>000000000C010405 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.TRA0.TR0.TRACE_TRDATA_CONFIG_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.TRA0.TR0.DATA.PATTERN_MISR.PATA_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.TRA0.TR0.DATA.PATTERN_MISR.PATB_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNA: pattern_match_pata_0_to_23: pattern A for trace data compare function</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNB: pattern_match_patb_0_to_23: pattern B for trace data compare function</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010406"</A>000000000C010406 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.TRA0.TR0.TRACE_TRDATA_CONFIG_3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.TRA0.TR0.DATA.PATTERN_MISR.PATC_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.TRA0.TR0.DATA.PATTERN_MISR.PATD_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNC: pattern_match_patc_0_to_23: pattern C for trace data compare function</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERND: pattern_match_patd_0_to_23: pattern D for trace data compare function</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 4</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010407"</A>000000000C010407 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.TRA0.TR0.TRACE_TRDATA_CONFIG_4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.TRA0.TR0.DATA.PATTERN_MISR.MSKA_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.TRA0.TR0.DATA.PATTERN_MISR.MSKB_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKA: mska: mask bits for pattern A trace data compare function: set to 1 to mask off individual bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKB: mskb: mask bits for pattern B trace data compare function: set to 1 to mask off individual bits</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 5</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010408"</A>000000000C010408 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.TRA0.TR0.TRACE_TRDATA_CONFIG_5</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.TRA0.TR0.DATA.PATTERN_MISR.MSKC_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.TRA0.TR0.DATA.PATTERN_MISR.MSKD_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKC: mskc</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKD: mskd</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 9</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010409"</A>000000000C010409 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.TRA0.TR0.TRACE_TRDATA_CONFIG_9</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.TRA0.TR0.DATA.SCOMABLE_CTRL.TRDATA_SCOM_CTRL_Q_0_INST.LATC.L2(0:37) [00000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_COMPRESSION: Disable Trace Data Compression (store data every cycle)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_BIT_COMPRESSION_CARE_MASK: Take into account (care about) changes in the Error bit for trace data compression (default = 0)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHA_MUXSEL: Match PATTERNA against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHB_MUXSEL: Match PATTERNB against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHC_MUXSEL: Match PATTERNC against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHD_MUXSEL: Match PATTERND against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_OR_MASK: NOTE: the OR of all selected MATCHes is ORd with result of TRIG0_AND <BR>0b1XXX selects MATCHA OR <BR>0bX1XX selects MATCHB OR <BR>0bXX1X selects MATCHC OR <BR>0bXXX1 selects MATCHD OR <BR>0b0000 selects to not OR any MATCHes <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_AND_MASK: NOTE: the AND of following selected MATCHes is ORd with result of TRIG0_OR <BR>0b1XXX selects MATCHA AND <BR>0bX1XX selects MATCHB AND <BR>0bXX1X selects MATCHC AND <BR>0bXXX1 selects MATCHD AND <BR>0b0000 selects to not AND any MATCHes together to form TRIG0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_OR_MASK: NOTE: the OR of all selected MATCHes is ORd with result of TRIG1_AND <BR>0b1XXX selects MATCHA OR <BR>0bX1XX selects MATCHB OR <BR>0bXX1X selects MATCHC OR <BR>0bXXX1 selects MATCHD OR <BR>0b0000 selects to not OR any MATCHes to form TRIG1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_AND_MASK: NOTE: the AND of following selected MATCHes is ORd with result of TRIG1_OR <BR>0b1XXX selects MATCHA AND <BR>0bX1XX selects MATCHB AND <BR>0bXX1X selects MATCHC AND <BR>0bXXX1 selects MATCHD AND <BR>0b0000 selects to not AND any MATCHes together to form TRIG1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_NOT_MODE: Invert TRIG0 before using it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_NOT_MODE: Invert TRIG1 before using it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCH_NOT_MODE: Invert the match polarity before using it to form a TRIGger <BR>0b1000 inverts MATCHA <BR>0b0100 inverts MATCHB <BR>0b0010 inverts MATCHC <BR>0b0001 inverts MATCHD <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_CMP_MASK: 0 to compare the trace error bit, 1 to ignore it and always match. No, we don't think this makes sense either.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_CMP_PATTERN: Value to compare trace error against <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_ERR_CMP: Include (via OR) error comparison result into trig0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_ERR_CMP: Include (via OR) error comparison result into trig1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DD1_STRETCH_TRIGGER_PULSES: (DD1 workaround) Stretch trigger output pulses to two clocks. Must be enabled for MCFAST and L2FAST traces.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_lt</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace Array High Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010480"</A>000000000C010480 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.TRA1.TR0.TRACE_HI_DATA_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.TRA1.TR0.SAMP.TRACE_DATA_LT_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_HI_DATA: Trace Array Data 0:63</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace Array Low Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010481"</A>000000000C010481 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.TRA1.TR0.TRACE_LO_DATA_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=8><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.TRA1.TR0.SAMP.TRACE_DATA_LT_INST.LATC.L2(64:95) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.TRA1.TR0.SAMP.TR_ADDRESS_LT_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.TRA1.TR0.SAMP.TR_LAST_BANK_LT_INST.LATC.L2(0:8) [000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.TRA1.TR0.SAMP.TR_LAST_BANK_VALID_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.TRA1.TR0.SAMP.TR_WRITE_ON_RUN_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.TRA1.TR0.SAMP.TR_RUN_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.TRA1.TR0.SAMP.TR_HOLD_ADDRESS_LT_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LO_DATA: Trace Array Data 64:95</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_ADDRESS: Trace Address</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LAST_BANK: Trace Last Bank</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LAST_BANK_VALID: Trace Last Bank Valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_WRITE_ON_RUN: Trace Write-On-Run indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUNNING: Trace Run indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_HOLD_ADDRESS: Trace Hold Address (pointing to last entry)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trace control configuration register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010482"</A>000000000C010482 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.TRA1.TR0.TRACE_TRCTRL_CONFIG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.TRA1.TR0.CTRL.SCOMABLE_0.TRCTRL_CONFIG_Q_INST.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STORE_ON_TRIG_MODE: enable store on trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRITE_ON_RUN_MODE: NOT IMPLEMENTED, use TRACE_TRDATA_CONFIG_9 bit 0 instead: force unconditional write when trace_run</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EXTEND_TRIG_MODE: counter value for extended trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BANK_MODE: enable bank mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENH_TRACE_MODE: Suppress writing timestamps in store on trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_CLOCK_GATE_CONTROL: local clock gate control selection: x0 = normal clock gating; x1, = rd_act to trace array turned off</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_SELECT_CONTROL: selector for 2 sets of external trace bus multiplexers <BR>tra_mux0_sel(0:1) and tra_mux1_sel(0:1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_HOLD_OFF: hold trace_off when trace_run input is inactive</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STATUS: Actual current ORed status of trace_run inputs (trace_run from debug macro and unit logic)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STICKY: trace_run sticky bit, set by trace_run, reset by write to trace_control_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_BANK_EDGE_DETECT: disable trace bank edge detect mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_SCOM_TRCTRL_TRARR_RD_ACT: disable constant rd_act</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASTER_CLOCK_ENABLE_INT: master clock enable switch</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_CONTROL_UNUSED: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010483"</A>000000000C010483 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.TRA1.TR0.TRACE_TRDATA_CONFIG_0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.TRA1.TR0.DATA.SCOMABLE_CMP_MSK.CMP_MSK_INITONE_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CMP_MSK_LT_B_0_TO_63: Trace data compression mask for trace bus bits 0 to 63. '1' means record an entry when this bit changes, '0' means ignore this bit. Setting the mask to all zeros will result in no trace entries being recorded just from bit changes.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010484"</A>000000000C010484 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.TRA1.TR0.TRACE_TRDATA_CONFIG_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.TRA1.TR0.DATA.SCOMABLE_CMP_MSK.CMP_MSK_INITONE_Q_0_INST.LATC.L2(64:87) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CMP_MSK_LT_B_64_TO_87: Trace data compression mask for bits 64 to 87. See TRACE_TRDATA_CONFIG_0 for meaning of bits.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010485"</A>000000000C010485 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.TRA1.TR0.TRACE_TRDATA_CONFIG_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.TRA1.TR0.DATA.PATTERN_MISR.PATA_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.TRA1.TR0.DATA.PATTERN_MISR.PATB_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNA: pattern_match_pata_0_to_23: pattern A for trace data compare function</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNB: pattern_match_patb_0_to_23: pattern B for trace data compare function</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010486"</A>000000000C010486 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.TRA1.TR0.TRACE_TRDATA_CONFIG_3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.TRA1.TR0.DATA.PATTERN_MISR.PATC_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.TRA1.TR0.DATA.PATTERN_MISR.PATD_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNC: pattern_match_patc_0_to_23: pattern C for trace data compare function</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERND: pattern_match_patd_0_to_23: pattern D for trace data compare function</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 4</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010487"</A>000000000C010487 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.TRA1.TR0.TRACE_TRDATA_CONFIG_4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.TRA1.TR0.DATA.PATTERN_MISR.MSKA_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.TRA1.TR0.DATA.PATTERN_MISR.MSKB_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKA: mska: mask bits for pattern A trace data compare function: set to 1 to mask off individual bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKB: mskb: mask bits for pattern B trace data compare function: set to 1 to mask off individual bits</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 5</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010488"</A>000000000C010488 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.TRA1.TR0.TRACE_TRDATA_CONFIG_5</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.TRA1.TR0.DATA.PATTERN_MISR.MSKC_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.TRA1.TR0.DATA.PATTERN_MISR.MSKD_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKC: mskc</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKD: mskd</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 9</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010489"</A>000000000C010489 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.TRA1.TR0.TRACE_TRDATA_CONFIG_9</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.TRA1.TR0.DATA.SCOMABLE_CTRL.TRDATA_SCOM_CTRL_Q_0_INST.LATC.L2(0:37) [00000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_COMPRESSION: Disable Trace Data Compression (store data every cycle)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_BIT_COMPRESSION_CARE_MASK: Take into account (care about) changes in the Error bit for trace data compression (default = 0)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHA_MUXSEL: Match PATTERNA against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHB_MUXSEL: Match PATTERNB against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHC_MUXSEL: Match PATTERNC against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHD_MUXSEL: Match PATTERND against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_OR_MASK: NOTE: the OR of all selected MATCHes is ORd with result of TRIG0_AND <BR>0b1XXX selects MATCHA OR <BR>0bX1XX selects MATCHB OR <BR>0bXX1X selects MATCHC OR <BR>0bXXX1 selects MATCHD OR <BR>0b0000 selects to not OR any MATCHes <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_AND_MASK: NOTE: the AND of following selected MATCHes is ORd with result of TRIG0_OR <BR>0b1XXX selects MATCHA AND <BR>0bX1XX selects MATCHB AND <BR>0bXX1X selects MATCHC AND <BR>0bXXX1 selects MATCHD AND <BR>0b0000 selects to not AND any MATCHes together to form TRIG0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_OR_MASK: NOTE: the OR of all selected MATCHes is ORd with result of TRIG1_AND <BR>0b1XXX selects MATCHA OR <BR>0bX1XX selects MATCHB OR <BR>0bXX1X selects MATCHC OR <BR>0bXXX1 selects MATCHD OR <BR>0b0000 selects to not OR any MATCHes to form TRIG1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_AND_MASK: NOTE: the AND of following selected MATCHes is ORd with result of TRIG1_OR <BR>0b1XXX selects MATCHA AND <BR>0bX1XX selects MATCHB AND <BR>0bXX1X selects MATCHC AND <BR>0bXXX1 selects MATCHD AND <BR>0b0000 selects to not AND any MATCHes together to form TRIG1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_NOT_MODE: Invert TRIG0 before using it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_NOT_MODE: Invert TRIG1 before using it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCH_NOT_MODE: Invert the match polarity before using it to form a TRIGger <BR>0b1000 inverts MATCHA <BR>0b0100 inverts MATCHB <BR>0b0010 inverts MATCHC <BR>0b0001 inverts MATCHD <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_CMP_MASK: 0 to compare the trace error bit, 1 to ignore it and always match. No, we don't think this makes sense either.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_CMP_PATTERN: Value to compare trace error against <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_ERR_CMP: Include (via OR) error comparison result into trig0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_ERR_CMP: Include (via OR) error comparison result into trig1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DD1_STRETCH_TRIGGER_PULSES: (DD1 workaround) Stretch trigger output pulses to two clocks. Must be enabled for MCFAST and L2FAST traces.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_lt</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug macro configuration register 0 for config component</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C0107C0"</A>000000000C0107C0 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.DBG.DBG_MODE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=19><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.DBG_LAT_REQ#0.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.DBG_LAT_REQ#1.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.DBG_LAT_REQ#2.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.DBG_LAT_REQ#3.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.DBG_LAT_REQ#4.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.DBG_LAT_REQ#5.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.DBG_LAT_REQ#6.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.DBG_LAT_REQ#7.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.DBG_LAT_REQ#8.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.DBG_LAT_REQ#9.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.DBG_LAT_REQ#10.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.DBG_LAT_REQ#11.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.DBG_LAT_REQ#12.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.DBG_LAT_REQ#13.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.DBG_PSC_SM_STATUS_INT(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.BKEND.TRACE_STATE_LAT_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.BKEND.TRACE_FREEZE_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.BKEND.CONDITION_HISTORY_Q_INST.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GLB_BRCST_MODE: global_broadcast_mode (0 to 2): <BR>100: dbg_trace_run & dbg_trace_freeze <BR>101: pc_tcdbg_trace_run_fncd & dbg_trace_freeze <BR>110: dbg_triggers_out(0 to 1) <BR>111: pc_tcdbg_triggers(0 to 1) (from core) <BR><BR> glb_brcst_mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_SEL_MODE: Select source for trace_run and bank <BR>001: core trace run & bank <BR>010: tp broadcast run & 0 <BR>011: tc_dbg_inter_brcst latched <BR>else: dbg_trace_run & dbg_trace_bank <BR><BR> trace_sel_mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG_SEL_MODE: Select source for tcdbg_trigger(0) <BR>10: global broadcast <BR>11: pc_tcdbg_trigger (from core) <BR>else: dbg_triggers_out(0:1) <BR><BR> trig_sel_mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STOP_ON_XSTOP_SELECTION: enable trace stop on checkstop <BR> stop_on_xstop_selection</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STOP_ON_RECOV_ERR_SELECTION: enabel trace stop on recoverable error <BR> stop_on_recov_err_selection</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STOP_ON_SPATTN_SELECTION: enable trace stop on special attention <BR> stop_on_spattn_selection</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STOP_ON_HOSTATTN_SELECTION: enable trace stop on host attention <BR> stop_on_hostattn_selection</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREEZE_SEL_MODE: select freeze source: <BR>0: local debug freeze <BR>1: via broadcast: tp_tcdbg_glb_brcst(1) <BR><BR> master_clock_enable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASTER_CLOCK_ENABLE: master_clock_enable for debug macro <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>trace_run_on<BR> trace_run_status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STATUS: 00 is stopped, 01 is run, 10 is run-n, 11 is wait-n <BR><BR> stopped_00_running_01_runn_10_waitn_11_status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IS_FROZEN_STATUS: 1 is frozen (needs reset) <BR><BR> is_frozen_status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CONDITION_HISTORY_STATUS: Shows which condition was triggered, 1xx is condition1, x1x is condition2 or 3, xx1 is condition2 timeout <BR> Shows last condition triggered before last trace_run activated (accumulate_history = 0) or accumulated conditions (accumulate_history = 1) <BR><BR> inst1_condition_history_status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23:25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CONDITION_HISTORY_STATUS: Shows which condition was triggered, 1xx is condition1, x1x is condition2 or 3, xx1 is condition2 timeout <BR> Shows last condition triggered before last trace_run activated (accumulate_history = 0) or accumulated conditions (accumulate_history = 1) <BR><BR> inst2_condition_history_status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>unused<BR> unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug macro configuration register 1 for front end 1 componet</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C0107C1"</A>000000000C0107C1 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.DBG.DBG_INST1_COND_REG_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=64><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#0.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#1.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#2.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#3.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#4.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#5.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#6.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#7.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#8.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#9.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#10.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#11.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#12.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#13.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#14.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#15.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#16.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#17.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#18.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#19.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#20.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#21.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#22.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#23.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#24.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#25.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#26.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#27.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#28.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#29.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#30.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#31.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#32.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#33.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#34.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#35.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#36.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#37.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#38.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#39.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#40.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#41.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#42.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#43.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#44.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#45.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#46.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#47.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#48.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#49.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#50.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#51.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#52.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#53.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#54.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#55.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#56.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#57.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#58.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#59.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#60.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#61.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#62.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_COND1_SEL_A: Multiplexer for cond1_trig_in(0) <BR>000 select constant 0 <BR>001 select constant 1 <BR>-- CONDITION FEEDBACK -- <BR>002 select inst1_dbg_cond1 <BR>003 select inst1_dbg_cond2 <BR>004 select inst1_dbg_cond3 <BR>005 select inst1_dbg_cond2timeout <BR>006 select inst2_dbg_cond1 <BR>007 select inst2_dbg_cond2 <BR>008 select inst2_dbg_cond3 <BR>009 select inst2_dbg_cond2timeout <BR>010 select inst3_dbg_cond1  unused, tied down <BR>011 select inst3_dbg_cond2  unused, tied down <BR>012 select inst3_dbg_cond3  unused, tied down <BR>013 select inst3_dbg_cond2timeout  unused, tied down <BR>014 select inst4_dbg_cond1  unused, tied down <BR>015 select inst4_dbg_cond2  unused, tied down <BR>016 select inst4_dbg_cond3  unused, tied down <BR>017 select inst4_dbg_cond2timeout  unused, tied down <BR>018 select inst1_dbg_trig_sp <BR>019 select inst2_dbg_trig_sp <BR>020 select inst3_dbg_trig_sp  unused, tied down <BR>021 select inst4_dbg_trig_sp  unused, tied down <BR>022 select tctrc_tcdbg_trigger_a(0) <BR>023 select tctrc_tcdbg_trigger_b(0) <BR>024 select tctrc_tcdbg_trigger_a(0) and tctrc_tcdbg_trigger_b(0) <BR>025 select tctrc_tcdbg_trigger_a(1) <BR>026 select tctrc_tcdbg_trigger_b(1) <BR>027 select tctrc_tcdbg_trigger_a(1) and tctrc_tcdbg_trigger_b(1) <BR>028 select tctrc_tcdbg_trigger_a(2) <BR>029 select tctrc_tcdbg_trigger_b(2) <BR>030 select tctrc_tcdbg_trigger_a(2) and tctrc_tcdbg_trigger_b(2) <BR>031 select tctrc_tcdbg_trigger_a(3) <BR>032 select tctrc_tcdbg_trigger_b(3) <BR>033 select tctrc_tcdbg_trigger_a(3) and tctrc_tcdbg_trigger_b(3) <BR>034 select tctrc_tcdbg_trigger_a(4) <BR>035 select tctrc_tcdbg_trigger_b(4) <BR>036 select tctrc_tcdbg_trigger_a(4) and tctrc_tcdbg_trigger_b(4) <BR>037 select tctrc_tcdbg_trigger_a(5) <BR>038 select tctrc_tcdbg_trigger_b(5) <BR>039 select tctrc_tcdbg_trigger_a(5) and tctrc_tcdbg_trigger_b(5) <BR>040 select tctrc_tcdbg_trigger_a(6) <BR>041 select tctrc_tcdbg_trigger_b(6) <BR>042 select tctrc_tcdbg_trigger_a(6) and tctrc_tcdbg_trigger_b(6) <BR>043 select tctrc_tcdbg_trigger_a(7) <BR>044 select tctrc_tcdbg_trigger_b(7) <BR>045 select tctrc_tcdbg_trigger_a(7) and tctrc_tcdbg_trigger_b(7) <BR>046 select tctrc_tcdbg_trigger_a(8) <BR>047 select tctrc_tcdbg_trigger_b(8) <BR>048 select tctrc_tcdbg_trigger_a(8) and tctrc_tcdbg_trigger_b(8) <BR>049 select tctrc_tcdbg_trigger_a(9) <BR>050 select tctrc_tcdbg_trigger_b(9) <BR>051 select tctrc_tcdbg_trigger_a(9) and tctrc_tcdbg_trigger_b(9) <BR>052 select tctrc_tcdbg_trigger_a(10) <BR>053 select tctrc_tcdbg_trigger_b(10) <BR>054 select tctrc_tcdbg_trigger_a(10) and tctrc_tcdbg_trigger_b(10) <BR>055 select tctrc_tcdbg_trigger_a(11) <BR>056 select tctrc_tcdbg_trigger_b(11) <BR>057 select tctrc_tcdbg_trigger_a(11) and tctrc_tcdbg_trigger_b(11) <BR>058 select tctrc_tcdbg_trigger_a(12) <BR>059 select tctrc_tcdbg_trigger_b(12) <BR>060 select tctrc_tcdbg_trigger_a(12) and tctrc_tcdbg_trigger_b(12) <BR>061 select tctrc_tcdbg_trigger_a(13) <BR>062 select tctrc_tcdbg_trigger_b(13) <BR>063 select tctrc_tcdbg_trigger_a(13) and tctrc_tcdbg_trigger_b(13) <BR>064 select tctrc_tcdbg_trigger_a(14) <BR>065 select tctrc_tcdbg_trigger_b(14) <BR>066 select tctrc_tcdbg_trigger_a(14) and tctrc_tcdbg_trigger_b(14) <BR>-- LOGIC (UNIT) TRIGGERS -- <BR>EP: 0:3 L3C0, 4:7 L3C1, 8:9 GX, 10 TP (hang), 11 spare, 12:13 MCA, 14:15 spare <BR>ES: 0:4 L4C, 5:6 L4F, 7:8 TPTOD, 9 TP (hang), 10:15 spare <BR>067 select logic_trigger_in(0) <BR>068 select logic_trigger_in(1) <BR>069 select logic_trigger_in(2) <BR>070 select logic_trigger_in(3) <BR>071 select logic_trigger_in(4) <BR>072 select logic_trigger_in(5) <BR>073 select logic_trigger_in(6) <BR>074 select logic_trigger_in(7) <BR>075 select logic_trigger_in(8) <BR>076 select logic_trigger_in(9) <BR>077 select logic_trigger_in(10) <BR>078 select logic_trigger_in(11) <BR>079 select logic_trigger_in(12) <BR>080 select logic_trigger_in(13) <BR>081 select logic_trigger_in(14) <BR>082 select logic_trigger_in(15) <BR>083 select pc_tcdbg_trigger(0) <BR>084 select pc_tcdbg_trigger(1) <BR>085 select tctrc_tcdbg_glb_brcst(0) <BR>086 select tctrc_tcdbg_glb_brcst(1) <BR>087 select xstop_err <BR>088 select recov_err <BR>089 select spattn <BR>090 select hostattn <BR>091 select fir_dbg_local_xstop_err <BR>092 select tc_dbg_inter_brcst(0) <BR>093 select tc_dbg_inter_brcst(1) <BR>-- CORE TRIGGERS (EP chip only) -- <BR>Note: set core_slave_mode to honor ec[0:5]_tc_trace_run <BR>094 select core trigger 0: any rising edge of ec[0:5]_tc_trace_run(0) <BR>095 select core trigger 1: any rising edge of ec[0:5]_tc_trace_run(1) <BR>096 select core trigger 2: any falling edge of ec[0:5]_tc_trace_run(0) <BR>097 select core trigger 3: any falling edge of ec[0:5]_tc_trace_run(1) <BR>098 select glb_trig_or_trace_in(0) <BR>099 select glb_trig_or_trace_in(1) <BR>100 select core_local_brcst_trc(0) <BR>101 select core_local_brcst_trc(1) <BR>102 select glb_freeze_brcst_rec(0) <BR>103 select trig_2_extern_in(0) <BR>104 select trig_2_extern_in(1) <BR>105 select dbg_triggers_out(2) <BR>106 select dbg_triggers_out(3) <BR>107 select dbg_triggers_out(4) <BR>108 select dbg_triggers_out(5) <BR>109 select dbg_triggers_out(6) <BR>100 select tcdbg_trigger_in(0) <BR>111 select tcdbg_trigger_in(1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_COND1_SEL_B: Multiplexer for cond1_trig_in(1) <BR>Selection as cond1_trig_in(0) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_COND2_SEL_A: Multiplexer for cond2_trig_in(0) <BR>Selection as cond1_trig_in(0) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_COND2_SEL_B: Multiplexer for cond2_trig_in(1) <BR>Selection as cond1_trig_in(0) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_C1_INAROW_MODE: front end instance 1 c1_inarow_mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_AND_TRIGGER_MODE1: front end instance 1 and trigger mode condition1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_NOT_TRIGGER_MODE1: front end instance 1 inverted trigger mode condition1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_EDGE_TRIGGER_MODE1: front end instance 1 edge trigger mode condition1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_UNUSED_1: UNUSED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_C2_INAROW_MODE: front end instance 1 Counter 2 in-a-rwo mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_AND_TRIGGER_MODE2: front end instance 1 and trigger mode2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_NOT_TRIGGER_MODE2: front end instance 1 inverted (not) trigger</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_EDGE_TRIGGER_MODE2: front end instance 1edge trigger</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43:45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_UNUSED_2: UNUSED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_COND3_ENABLE_RESET: front end instance 1 condition3 enable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_EXACT_TO_MODE: front end instance 1 exact timeout mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_RESET_C2TIMER_ON_C1: front end instance 1 reset condition2 timer on condition1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_RESET_C3_ON_C0: front end instance 1 reset condition3 on condition0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_SLOW_TO_MODE: front end instance 1 slow timeout mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_EXACT_RESET_C3_ON_TO: front end instance 1 exact reset condition3 on timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_C1_COUNT_LT: inst1 condition1 counter compare value</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_C2_COUNT_LT: inst1 condition2 counter compare value</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_RESET_C3_SELECT: front end instance 1: reset condition3 for reset_c3_on_c0 <BR>0b100: dbg_cross_couple_triggers(4) <BR>0b101: dbg_cross_couple_triggers(12) <BR>0b110: dbg_cross_couple_triggers(20) <BR>0b111: dbg_cross_couple_triggers(28) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug macro configuration register 2 for fronte end 1 component</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C0107C2"</A>000000000C0107C2 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.DBG.DBG_INST1_COND_REG_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=45><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#64.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#65.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#66.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#67.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#68.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#69.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#70.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#71.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#72.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#73.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#74.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#75.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#76.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#77.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#78.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#79.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#80.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#81.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#82.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#83.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#84.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#85.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#86.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#87.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#88.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#89.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#90.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#91.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#92.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#93.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#94.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#95.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#96.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#97.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#98.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#99.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#100.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#101.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#102.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#103.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#104.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#105.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#106.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#107.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CROSS_COUPLE_SELECT_1_A: Cross coupling is the same of all selectors: <BR>00000 - selects inst1_cond1_trig_a <BR>00001 - selects inst1_cond1_trig_b <BR>00010 - selects inst1_cond2_trig_a <BR>00011 - selects inst1_cond2_trig_b <BR>00100 - selects inst1_condition1 <BR>00101 - selects inst1_condition2 <BR>00110 - selects inst1_condition3 <BR>00111 - selects inst1_cond2_timeout <BR>01000 - selects inst2_cond1_trig_a <BR>01001 - selects inst2_cond1_trig_b <BR>01010 - selects inst2_cond2_trig_a <BR>01011 - selects inst2_cond2_trig_b <BR>01100 - selects inst2_condition1 <BR>01101 - selects inst2_condition2 <BR>01110 - selects inst2_condition3 <BR>01111 - selects inst2_cond2_timeout <BR>10000 - selects inst3_cond1_trig_a <BR>10001 - selects inst3_cond1_trig_b <BR>10010 - selects inst3_cond2_trig_a <BR>10011 - selects inst3_cond2_trig_b <BR>10100 - selects inst3_condition1 <BR>10101 - selects inst3_condition2 <BR>10110 - selects inst3_condition3 <BR>10111 - selects inst3_cond2_timeout <BR>11000 - selects inst4_cond1_trig_a <BR>11001 - selects inst4_cond1_trig_b <BR>11010 - selects inst4_cond2_trig_a <BR>11011 - selects inst4_cond2_trig_b <BR>11100 - selects inst4_condition1 <BR>11101 - selects inst4_condition2 <BR>11110 - selects inst4_condition3 <BR>11111 - selects inst4_cond2_timeout <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CROSS_COUPLE_SELECT_1_B: inst1_cross_couple_select_1_b</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CROSS_COUPLE_SELECT_2_A: inst1_cross_couple_select_2_a</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CROSS_COUPLE_SELECT_2_B: inst1_cross_couple_select_2_b</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_TO_CMP_LT: compare value for special counter sp_cnt_lt in debug component 1</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF></TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C0107C3"</A>000000000C0107C3 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.DBG.DBG_INST1_COND_REG_3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug macro configuration register 1 for front end 1 componet</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C0107C4"</A>000000000C0107C4 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.DBG.DBG_INST2_COND_REG_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=64><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#0.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#1.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#2.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#3.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#4.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#5.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#6.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#7.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#8.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#9.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#10.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#11.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#12.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#13.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#14.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#15.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#16.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#17.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#18.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#19.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#20.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#21.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#22.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#23.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#24.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#25.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#26.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#27.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#28.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#29.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#30.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#31.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#32.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#33.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#34.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#35.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#36.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#37.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#38.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#39.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#40.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#41.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#42.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#43.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#44.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#45.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#46.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#47.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#48.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#49.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#50.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#51.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#52.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#53.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#54.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#55.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#56.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#57.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#58.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#59.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#60.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#61.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#62.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_COND1_SEL_A: Multiplexer for cond1_trig_in(0) <BR>000 select constant 0 <BR>001 select constant 1 <BR>-- CONDITION FEEDBACK -- <BR>002 select inst1_dbg_cond1 <BR>003 select inst1_dbg_cond2 <BR>004 select inst1_dbg_cond3 <BR>005 select inst1_dbg_cond2timeout <BR>006 select inst2_dbg_cond1 <BR>007 select inst2_dbg_cond2 <BR>008 select inst2_dbg_cond3 <BR>009 select inst2_dbg_cond2timeout <BR>010 select inst3_dbg_cond1  unused, tied down <BR>011 select inst3_dbg_cond2  unused, tied down <BR>012 select inst3_dbg_cond3  unused, tied down <BR>013 select inst3_dbg_cond2timeout  unused, tied down <BR>014 select inst4_dbg_cond1  unused, tied down <BR>015 select inst4_dbg_cond2  unused, tied down <BR>016 select inst4_dbg_cond3  unused, tied down <BR>017 select inst4_dbg_cond2timeout  unused, tied down <BR>018 select inst1_dbg_trig_sp <BR>019 select inst2_dbg_trig_sp <BR>020 select inst3_dbg_trig_sp  unused, tied down <BR>021 select inst4_dbg_trig_sp  unused, tied down <BR>022 select tctrc_tcdbg_trigger_a(0) <BR>023 select tctrc_tcdbg_trigger_b(0) <BR>024 select tctrc_tcdbg_trigger_a(0) and tctrc_tcdbg_trigger_b(0) <BR>025 select tctrc_tcdbg_trigger_a(1) <BR>026 select tctrc_tcdbg_trigger_b(1) <BR>027 select tctrc_tcdbg_trigger_a(1) and tctrc_tcdbg_trigger_b(1) <BR>028 select tctrc_tcdbg_trigger_a(2) <BR>029 select tctrc_tcdbg_trigger_b(2) <BR>030 select tctrc_tcdbg_trigger_a(2) and tctrc_tcdbg_trigger_b(2) <BR>031 select tctrc_tcdbg_trigger_a(3) <BR>032 select tctrc_tcdbg_trigger_b(3) <BR>033 select tctrc_tcdbg_trigger_a(3) and tctrc_tcdbg_trigger_b(3) <BR>034 select tctrc_tcdbg_trigger_a(4) <BR>035 select tctrc_tcdbg_trigger_b(4) <BR>036 select tctrc_tcdbg_trigger_a(4) and tctrc_tcdbg_trigger_b(4) <BR>037 select tctrc_tcdbg_trigger_a(5) <BR>038 select tctrc_tcdbg_trigger_b(5) <BR>039 select tctrc_tcdbg_trigger_a(5) and tctrc_tcdbg_trigger_b(5) <BR>040 select tctrc_tcdbg_trigger_a(6) <BR>041 select tctrc_tcdbg_trigger_b(6) <BR>042 select tctrc_tcdbg_trigger_a(6) and tctrc_tcdbg_trigger_b(6) <BR>043 select tctrc_tcdbg_trigger_a(7) <BR>044 select tctrc_tcdbg_trigger_b(7) <BR>045 select tctrc_tcdbg_trigger_a(7) and tctrc_tcdbg_trigger_b(7) <BR>046 select tctrc_tcdbg_trigger_a(8) <BR>047 select tctrc_tcdbg_trigger_b(8) <BR>048 select tctrc_tcdbg_trigger_a(8) and tctrc_tcdbg_trigger_b(8) <BR>049 select tctrc_tcdbg_trigger_a(9) <BR>050 select tctrc_tcdbg_trigger_b(9) <BR>051 select tctrc_tcdbg_trigger_a(9) and tctrc_tcdbg_trigger_b(9) <BR>052 select tctrc_tcdbg_trigger_a(10) <BR>053 select tctrc_tcdbg_trigger_b(10) <BR>054 select tctrc_tcdbg_trigger_a(10) and tctrc_tcdbg_trigger_b(10) <BR>055 select tctrc_tcdbg_trigger_a(11) <BR>056 select tctrc_tcdbg_trigger_b(11) <BR>057 select tctrc_tcdbg_trigger_a(11) and tctrc_tcdbg_trigger_b(11) <BR>058 select tctrc_tcdbg_trigger_a(12) <BR>059 select tctrc_tcdbg_trigger_b(12) <BR>060 select tctrc_tcdbg_trigger_a(12) and tctrc_tcdbg_trigger_b(12) <BR>061 select tctrc_tcdbg_trigger_a(13) <BR>062 select tctrc_tcdbg_trigger_b(13) <BR>063 select tctrc_tcdbg_trigger_a(13) and tctrc_tcdbg_trigger_b(13) <BR>064 select tctrc_tcdbg_trigger_a(14) <BR>065 select tctrc_tcdbg_trigger_b(14) <BR>066 select tctrc_tcdbg_trigger_a(14) and tctrc_tcdbg_trigger_b(14) <BR>-- LOGIC (UNIT) TRIGGERS -- <BR>EP: 0:3 L3C0, 4:7 L3C1, 8:9 GX, 10 TP (hang), 11 spare, 12:13 MCA, 14:15 spare <BR>ES: 0:4 L4C, 5:6 L4F, 7:8 TPTOD, 9 TP (hang), 10:15 spare <BR>067 select logic_trigger_in(0) <BR>068 select logic_trigger_in(1) <BR>069 select logic_trigger_in(2) <BR>070 select logic_trigger_in(3) <BR>071 select logic_trigger_in(4) <BR>072 select logic_trigger_in(5) <BR>073 select logic_trigger_in(6) <BR>074 select logic_trigger_in(7) <BR>075 select logic_trigger_in(8) <BR>076 select logic_trigger_in(9) <BR>077 select logic_trigger_in(10) <BR>078 select logic_trigger_in(11) <BR>079 select logic_trigger_in(12) <BR>080 select logic_trigger_in(13) <BR>081 select logic_trigger_in(14) <BR>082 select logic_trigger_in(15) <BR>083 select pc_tcdbg_trigger(0) <BR>084 select pc_tcdbg_trigger(1) <BR>085 select tctrc_tcdbg_glb_brcst(0) <BR>086 select tctrc_tcdbg_glb_brcst(1) <BR>087 select xstop_err <BR>088 select recov_err <BR>089 select spattn <BR>090 select hostattn <BR>091 select fir_dbg_local_xstop_err <BR>092 select tc_dbg_inter_brcst(0) <BR>093 select tc_dbg_inter_brcst(1) <BR>-- CORE TRIGGERS (EP chip only) -- <BR>Note: set core_slave_mode to honor ec[0:5]_tc_trace_run <BR>094 select core trigger 0: any rising edge of ec[0:5]_tc_trace_run(0) <BR>095 select core trigger 1: any rising edge of ec[0:5]_tc_trace_run(1) <BR>096 select core trigger 2: any falling edge of ec[0:5]_tc_trace_run(0) <BR>097 select core trigger 3: any falling edge of ec[0:5]_tc_trace_run(1) <BR>098 select glb_trig_or_trace_in(0) <BR>099 select glb_trig_or_trace_in(1) <BR>100 select core_local_brcst_trc(0) <BR>101 select core_local_brcst_trc(1) <BR>102 select glb_freeze_brcst_rec(0) <BR>103 select trig_2_extern_in(0) <BR>104 select trig_2_extern_in(1) <BR>105 select dbg_triggers_out(2) <BR>106 select dbg_triggers_out(3) <BR>107 select dbg_triggers_out(4) <BR>108 select dbg_triggers_out(5) <BR>109 select dbg_triggers_out(6) <BR>100 select tcdbg_trigger_in(0) <BR>111 select tcdbg_trigger_in(1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_COND1_SEL_B: Multiplexer for cond1_trig_in(1) <BR>Selection as cond1_trig_in(0) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_COND2_SEL_A: Multiplexer for cond2_trig_in(0) <BR>Selection as cond1_trig_in(0) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_COND2_SEL_B: Multiplexer for cond2_trig_in(1) <BR>Selection as cond1_trig_in(0) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_C1_INAROW_MODE: front end instance 1 c1_inarow_mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_AND_TRIGGER_MODE1: front end instance 1 and trigger mode condition1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_NOT_TRIGGER_MODE1: front end instance 1 inverted trigger mode condition1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_EDGE_TRIGGER_MODE1: front end instance 1 edge trigger mode condition1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_UNUSED_1: UNUSED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_C2_INAROW_MODE: front end instance 1 Counter 2 in-a-rwo mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_AND_TRIGGER_MODE2: front end instance 1 and trigger mode2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_NOT_TRIGGER_MODE2: front end instance 1 inverted (not) trigger</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_EDGE_TRIGGER_MODE2: front end instance 1edge trigger</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43:45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_UNUSED_2: UNUSED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_COND3_ENABLE_RESET: front end instance 1 condition3 enable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_EXACT_TO_MODE: front end instance 1 exact timeout mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_RESET_C2TIMER_ON_C1: front end instance 1 reset condition2 timer on condition1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_RESET_C3_ON_C0: front end instance 1 reset condition3 on condition0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_SLOW_TO_MODE: front end instance 1 slow timeout mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_EXACT_RESET_C3_ON_TO: front end instance 1 exact reset condition3 on timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_C1_COUNT_LT: inst2 condition1 counter compare value</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_C2_COUNT_LT: inst2 condition2 counter compare value</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_RESET_C3_SELECT: front end instance 1: reset condition3 for reset_c3_on_c0 <BR>0b100: dbg_cross_couple_triggers(4) <BR>0b101: dbg_cross_couple_triggers(12) <BR>0b110: dbg_cross_couple_triggers(20) <BR>0b111: dbg_cross_couple_triggers(28) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug macro configuration register 2 for fronte end 1 component</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C0107C5"</A>000000000C0107C5 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.DBG.DBG_INST2_COND_REG_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=45><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#64.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#65.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#66.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#67.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#68.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#69.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#70.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#71.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#72.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#73.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#74.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#75.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#76.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#77.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#78.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#79.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#80.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#81.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#82.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#83.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#84.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#85.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#86.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#87.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#88.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#89.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#90.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#91.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#92.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#93.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#94.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#95.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#96.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#97.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#98.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#99.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#100.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#101.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#102.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#103.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#104.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#105.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#106.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#107.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CROSS_COUPLE_SELECT_1_A: Cross coupling is the same of all selectors: <BR>00000 - selects inst1_cond1_trig_a <BR>00001 - selects inst1_cond1_trig_b <BR>00010 - selects inst1_cond2_trig_a <BR>00011 - selects inst1_cond2_trig_b <BR>00100 - selects inst1_condition1 <BR>00101 - selects inst1_condition2 <BR>00110 - selects inst1_condition3 <BR>00111 - selects inst1_cond2_timeout <BR>01000 - selects inst2_cond1_trig_a <BR>01001 - selects inst2_cond1_trig_b <BR>01010 - selects inst2_cond2_trig_a <BR>01011 - selects inst2_cond2_trig_b <BR>01100 - selects inst2_condition1 <BR>01101 - selects inst2_condition2 <BR>01110 - selects inst2_condition3 <BR>01111 - selects inst2_cond2_timeout <BR>10000 - selects inst3_cond1_trig_a <BR>10001 - selects inst3_cond1_trig_b <BR>10010 - selects inst3_cond2_trig_a <BR>10011 - selects inst3_cond2_trig_b <BR>10100 - selects inst3_condition1 <BR>10101 - selects inst3_condition2 <BR>10110 - selects inst3_condition3 <BR>10111 - selects inst3_cond2_timeout <BR>11000 - selects inst4_cond1_trig_a <BR>11001 - selects inst4_cond1_trig_b <BR>11010 - selects inst4_cond2_trig_a <BR>11011 - selects inst4_cond2_trig_b <BR>11100 - selects inst4_condition1 <BR>11101 - selects inst4_condition2 <BR>11110 - selects inst4_condition3 <BR>11111 - selects inst4_cond2_timeout <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CROSS_COUPLE_SELECT_1_B: inst2_cross_couple_select_1_b</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CROSS_COUPLE_SELECT_2_A: inst2_cross_couple_select_2_a</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CROSS_COUPLE_SELECT_2_B: inst2_cross_couple_select_2_b</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_TO_CMP_LT: compare value for special counter sp_cnt_lt in debug component 2</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF></TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C0107C6"</A>000000000C0107C6 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.DBG.DBG_INST2_COND_REG_3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug Macro configuration register 10 for debug backend component</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C0107CD"</A>000000000C0107CD (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.DBG.DBG_TRACE_REG_0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=47><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#0.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#1.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#2.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#3.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#4.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#5.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#6.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#7.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#8.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#9.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#10.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#11.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#12.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#13.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#14.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#15.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#16.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#17.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#18.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#19.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#32.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#33.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#34.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#35.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#36.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#37.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#38.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#39.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#40.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#41.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#42.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#43.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#44.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#45.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#46.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#47.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#48.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#49.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#50.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#51.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#52.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#53.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#54.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#55.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#56.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#57.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_COND3_ENABLE: Enable of instance 1 condition 3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_COND3_ENABLE: Enable of instance 2 condition 3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST3_COND3_ENABLE: UNUSED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST4_COND3_ENABLE: UNUSED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_SLOW_LFSR_MODE: Enable slow lfsr mode of front end instance 1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_SLOW_LFSR_MODE: Enable slow lfsr mode of front end instance 2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST3_SLOW_LFSR_MODE: UNUSED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST4_SLOW_LFSR_MODE: UNUSED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CONDITION1_TRIG_SEL: Select inst1 condition1 for output (external) triggers <BR>00 = do nothing <BR>01 = trigger_out(0) <BR>10 = trigger_out(1) <BR>11 = trigger_out(2) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CONDITION2_TRIG_SEL: Select inst1 condition2 for output (external) triggers <BR>00 = do nothing <BR>01 = trigger_out(0) <BR>10 = trigger_out(1) <BR>11 = trigger_out(2) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_C2_TIMEOUT_TRIG_SEL: Select inst1 c2 time-out counter for output (external) triggers <BR>00 = do nothing <BR>01 = trigger_out(0) <BR>10 = trigger_out(1) <BR>11 = trigger_out(2) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CONDITION1_TRIG_SEL: Select inst2 condition1 for output (external) triggers <BR>00 = do nothing <BR>01 = trigger_out(0) <BR>10 = trigger_out(1) <BR>11 = trigger_out(2) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CONDITION2_TRIG_SEL: Select inst2 condition2 trigger for output (external) triggers <BR>00 = do nothing <BR>01 = trigger_out(0) <BR>10 = trigger_out(1) <BR>11 = trigger_out(2) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_C2_TIMEOUT_TRIG_SEL: Select inst2 c2 time-out counter for output (external) triggers <BR>00 = do nothing <BR>01 = trigger_out(0) <BR>10 = trigger_out(1) <BR>11 = trigger_out(2) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EXT_TRIG_ON_STOP: enable trigger on stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EXT_TRIG_ON_FREEZE: enable trigger on freeze</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CORE_RAS0_TRIG_SEL: Select which of the debug events of the debug front end component will be used for dbg_triggers_out(3) of the debug backend component <BR> 00001 = inst1_condition1_lt <BR> 00010 = inst1_cond2_3_event <BR> 00100 = inst1_cond2_timeout <BR> 01001 = inst2_condition1_lt <BR> 01010 = inst2_cond2_3_event <BR> 01100 = inst2_cond2_timeout <BR> 10001 = inst3_condition1_lt unused <BR> 10010 = inst3_cond2_3_event unused <BR> 10100 = inst3_cond2_timeout unused <BR> 11001 = inst4_condition1_lt unused <BR> 11010 = inst4_cond2_3_event unused <BR> 11100 = inst4_cond2_timeout unused <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CORE_RAS1_TRIG_SEL: Select which of the debug event of the debug front end component s will be multiplexed to dbg_triggers_out(4) of the debug backend component <BR> 00001 = inst1_condition1_lt <BR> 00010 = inst1_cond2_3_event <BR> 00100 = inst1_cond2_timeout <BR> 01001 = inst2_condition1_lt <BR> 01010 = inst2_cond2_3_event <BR> 01100 = inst2_cond2_timeout <BR> 10001 = inst3_condition1_lt unused <BR> 10010 = inst3_cond2_3_event unused <BR> 10100 = inst3_cond2_timeout unused <BR> 11001 = inst4_condition1_lt unused <BR> 11010 = inst4_cond2_3_event unused <BR> 11100 = inst4_cond2_timeout unused <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PC_TP_TRIG_SEL: select which of the debug events will be multiplexed to dbg_triggers_out(5 to 6) of the debug backend logic component <BR> 00 = triggers_out_lt(0) & triggers_out_lt(1) <BR> 01 = triggers_out_lt(0) & triggers_out_lt(2) <BR> 10 = triggers_out_lt(1) & triggers_out_lt(2) <BR> 11 = unused <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46:49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_ARM_SEL: select which of the debug events will be multiplexed to dbg_wat_arm (unused) <BR> XXXX = unused <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_LEVEL_SEL: Select additional conditions for output (external) trigger signal trigger_out(0) <BR>Note: some are N/A for zG+ (inst3/4 conditions are tied to zero) <BR>0001 = inst1_cond3_state_int(1) <BR>0010 = inst1_cond3_state_int(0) <BR>0011 = inst2_cond3_state_int(1) <BR>0100 = inst2_cond3_state_int(0) <BR>0101 = inst3_cond3_state_int(1) <BR>0110 = inst3_cond3_state_int(0) <BR>0111 = inst4_cond3_state_int(1) <BR>1000 = inst4_cond3_state_int(0) <BR>1001 = inst1_cond3_state_int(1) or inst2_cond3_state_int(1) <BR>1010 = inst1_cond3_state_int(1) and inst2_cond3_state_int(1) <BR>1011 = inst3_cond3_state_int(1) or inst4_cond3_state_int(1) <BR>1100 = inst3_cond3_state_int(1) and inst4_cond3_state_int(1) <BR>1101 = inst1_cond3_state_int(1) or inst2_cond3_state_int(1) or inst3_cond3_state_int(1) <BR>1110 = inst1_cond3_state_int(1) and inst2_cond3_state_int(1) and inst3_cond3_state_int(1) <BR>1111 = inst1_cond3_state_int(1) or inst2_cond3_state_int(1) or inst3_cond3_state_int(1) or inst4_cond3_state_int(1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_LEVEL_SEL: Select additional conditions for output (external) trigger signal trigger_out(1) <BR>Note: some are N/A for zG+ (inst3/4 conditions are tied to zero) <BR>0001 = inst1_cond3_state_int(1) <BR>0010 = inst1_cond3_state_int(0) <BR>0011 = inst2_cond3_state_int(1) <BR>0100 = inst2_cond3_state_int(0) <BR>0101 = inst3_cond3_state_int(1) <BR>0110 = inst3_cond3_state_int(0) <BR>0111 = inst4_cond3_state_int(1) <BR>1000 = inst4_cond3_state_int(0) <BR>1001 = inst1_cond3_state_int(1) or inst2_cond3_state_int(1) <BR>1010 = inst1_cond3_state_int(1) and inst2_cond3_state_int(1) <BR>1011 = inst3_cond3_state_int(1) or inst4_cond3_state_int(1) <BR>1100 = inst3_cond3_state_int(1) and inst4_cond3_state_int(1) <BR>1101 = inst1_cond3_state_int(1) or inst2_cond3_state_int(1) or inst3_cond3_state_int(1) <BR>1110 = inst1_cond3_state_int(1) and inst2_cond3_state_int(1) and inst3_cond3_state_int(1) <BR>1111 = inst1_cond3_state_int(1) or inst2_cond3_state_int(1) or inst3_cond3_state_int(1) or inst4_cond3_state_int(1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug macro configuration register 11 for backend component</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C0107CE"</A>000000000C0107CE (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.DBG.DBG_TRACE_REG_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=33><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#64.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#65.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#66.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#67.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#68.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#69.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#70.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#71.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#72.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#73.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#74.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#75.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#88.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#89.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#90.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#91.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#92.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#93.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#100.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#101.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#102.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#103.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#104.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#105.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#112.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#113.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#114.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#115.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#116.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#117.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#118.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#119.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CONDITION1_ACTION_DO: Inst1 action selection , condition1: <BR>00 = nothing, 01 = start, <BR>10 = stop, 11 = run-N: start now, stop after n cycles <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CONDITION2_ACTION_DO: Inst1 action selection , condition2: <BR>00 = nothing, 01 = start, <BR>10 = stop, 11 = run-N: start now, stop after n cycles <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_C2_TIMEOUT_ACTION_DO: Inst1 action selection , c2_timeout: <BR>00 = nothing, 01 = start, <BR>10 = stop, 11 = run-N: start now, stop after n cycles <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CONDITION1_ACTION_DO: inst2 action selection , condition1: <BR>00 = nothing, 01 = start, <BR>10 = stop, 11 = run-N: start now, stop after n cycles <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CONDITION2_ACTION_DO: Inst2 action selection , condition2: <BR>00 = nothing, 01 = start, <BR>10 = stop, 11 = run-N: start now, stop after n cycles <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_C2_TIMEOUT_ACTION_DO: Inst2 action selection , c2_timeout: <BR>00 = nothing, 01 = start, <BR>10 = stop, 11 = run-N: start now, stop after n cycles <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:23</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CONDITION1_ACTION_WAITN: for wait-N</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CONDITION2_ACTION_WAITN: for wait-N</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_C2_TIMEOUT_ACTION_WAITN: for wait-N</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CONDITION1_ACTION_WAITN: for wait-N</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CONDITION2_ACTION_WAITN: for wait-N</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_C2_TIMEOUT_ACTION_WAITN: for wait-N</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30:35</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CONDITION1_ACTION_BANK: trace bank switch (inst1, condition1)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CONDITION2_ACTION_BANK: trace bank switch (inst1, condition2)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_C2_TIMEOUT_ACTION_BANK: trace bank switch (inst1, c2_timeout)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CONDITION1_ACTION_BANK: trace bank switch (inst2, condition1)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CONDITION2_ACTION_BANK: trace bank switch (inst2, condition2)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_C2_TIMEOUT_ACTION_BANK: trace bank switch (inst2, c2_timeout)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CHECKSTOP_MODE_LT: Select additional condition with fir_error_lt for dbg_fir_xstop_on_trig output: <BR>000 = inst1_condition1_lt <BR>001 = inst1_condition2_lt <BR>010 = inst1_condition3_lt <BR>011 = inst1_cond2_timeout_lt <BR>1XX = disable checkstop_mode <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CHECKSTOP_MODE_SELECTOR: enable_fir_trig_xstop: enable checkstop on debug trigger: <BR>0 = disable checksop on debug trigger <BR>1 = enable checksop on debug trigger <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CHECKSTOP_MODE_LT: Select additional condition with fir_error_lt for dbg_fir_xstop_on_trig output: <BR>000 = inst2_condition1_lt <BR>001 = inst2_condition2_lt <BR>010 = inst2_condition3_lt <BR>011 = inst2_cond2_timeout_lt <BR>1XX = disable checkstop_mode <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CHECKSTOP_MODE_SELECTOR: enable_fir_error_xstop: enable checkstop on fir error: <BR>0 = disable checkstop on fir error <BR>1 = enable checkstop on fir error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug Macro configuration register 12 for backend component</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C0107CF"</A>000000000C0107CF (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.DBG.DBG_TRACE_MODE_REG_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=25><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#128.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#129.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#130.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#131.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#132.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#133.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#134.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#135.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#136.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#137.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#138.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#139.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#140.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#141.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#142.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#143.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#144.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#145.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#146.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#147.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#148.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#149.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#150.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.TRAC_LAT_REQ#151.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RUNN_COUNT_COMPARE_VALUE: Compare value for the run-N counter used in trace modes run-N and wait-N</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IMM_FREEZE_MODE: immediate freeze mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STOP_ON_ERR: stop and freeze on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BANK_ON_RUNN_MATCH: bank switch on runn match</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FORCE_TEST_MODE: force run-N condition to be true</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUM_HIST_MODE: accumulate history mode, do not clear history mode when trace_run active</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FRZ_COUNT_ON_FRZ: freeze condition counters on trace freeze</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EXTEND_BANK: extends bank signal so that it can be picked up by trace if slower trace macro (0x11 = 4:1, 0x10 = 3:1, 0x01 = 2:1, else 1x</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace start/stop/rest using scom command, use write data(0/1/2) = 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C0107D0"</A>000000000C0107D0 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.DBG.DEBUG_TRACE_CONTROL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.DEBUG_TRACE_CONTROL(0:2) [000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scom_trace_start</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scom_trace_stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scom_trace_reset</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>xtra / dedicated trace mode register for core triggers</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C0107D1"</A>000000000C0107D1 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.DBG.XTRA_TRACE_MODE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.DBG.CONFIG.XTRA_TRACE_MODE_LT_INST.LATC.L2(0:41) [000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XTRA_TRACE_MODE_DATA: xtra / dedicated trace mode register for core triggers</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Fault Isolation Register (MCFIR)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C00"</A>000000000C010C00 (SCOM)<BR>
<A NAME="000000000C010C01"</A>000000000C010C01 (SCOM1)<BR>
<A NAME="000000000C010C02"</A>000000000C010C02 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.PBI01.SCOMFIR.MCFIR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFIR_MC_INTERNAL_RECOVERABLE_ERROR: If '1', a MC recoverable error was detected. See the MCERPTx register description for a list of errors that cause this FIR to be set. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFIR_MC_INTERNAL_NONRECOVERABLE_ERROR: If 1, a MC non-recoverable error was detected. See the MCERPTx register description for a list of errors that cause this FIR to be set. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFIR_POWERBUS_PROTOCOL_ERROR: If '1', an PowerBus protocol error was detected. (for example, a HPC_WR is snooped when a HPC_WR to the same address is active). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFIR_INBAND_BAR_HIT_WITH_INCORRECT_TTYPE: If '1', a command was issued to inband address space using a <BR>ttype the MCS responds to, but other than ttypes: (8-byte CI_PR_W, 8-byte CI_PR_RD, CL_RD_NC). <BR>[Requires confirmation: Eventually triggers a commandlist timeout because the inband operation will not <BR>be propagated downstream <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFIR_MULTIPLE_BAR_HIT: If '1', an address match on more that one Memory BAR was detected. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFIR_COMMAND_LIST_EARLY_HANG: Commandlist early hang trigger activated <BR>This FIR is for information only, no further action is taken when this condition is detected <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFIR_RESERVED_6: Reserved[6]. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFIR_RESERVED_7: Reserved[7]. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFIR_COMMAND_LIST_TIMEOUT: If '1', a command list state machine has timed out. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFIR_RESERVED_9: Reserved[9]. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFIR_RESERVED_10: Reserved[10]. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFIR_MCS_WAT0: If '1', a MCS WAT0 event has occurred. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFIR_MCS_WAT1: If '1', a MCS WAT1 event has occurred. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFIR_MCS_WAT2: If '1', a MCS WAT2 event has occurred. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFIR_MCS_WAT3: If '1', a MCS WAT3 event has occurred. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFIR_POP_RCMD_NOHIT: Plus One Prefetch generated command did not hit any BARs <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFIR_POP_RCMD_BADHIT: Plus One Prefetch generated command hit config or mmio BAR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFIR_MS_WAT_DEBUG_CONFIG_REG_ERROR: Parity Error in WAT/Debug config register. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFIR_READ0_OVERCOMMIT: PBI received overcommit signal from READ0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFIR_READ1_OVERCOMMIT: PBI received ocercommit signal from READ1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFIR_MULTIPLE_TID_ERROR: Incoming Powerbus Command hit multiple valid configured topology IDs <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFIR_RESERVED_21: Reserved[21]. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFIR_INVALID_SMF_ACCESS: Access to secure memory facility failed. Improper access privilege by originating thread. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFIR_SYNC_ERROR: Caused by multiple sync commands being received by an MC at a time, or while one is pending <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:56</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Fault Isolation Mask Register (MCFIRMASK)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C03"</A>000000000C010C03 (SCOM)<BR>
<A NAME="000000000C010C04"</A>000000000C010C04 (SCOM1)<BR>
<A NAME="000000000C010C05"</A>000000000C010C05 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.PBI01.SCOMFIR.MCFIRMASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR_MASK.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFIRMASK_FIR_MASK: Masks for FIR(0 to 23) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:56</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Fault Isolation Action0 Register (MCFIRACT0)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C06"</A>000000000C010C06 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.PBI01.SCOMFIR.MCFIRACT0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION0.FIR_ACTION0.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFIRACT0_ACTION_0: Action 0 for FIR(0:23) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:56</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Fault Isolation Action1 Register (MCFIRACT1)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C07"</A>000000000C010C07 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.PBI01.SCOMFIR.MCFIRACT1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION1.FIR_ACTION1.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFIRACT1_ACTION_1: Action 1 for FIR(0:23) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:56</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Fault Isolation WOF Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C08"</A>000000000C010C08 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.PBI01.SCOMFIR.MCFIRWOF</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.WOF_LAT_YES.WOF.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFIRWOF_WOF: WOF Register locks on first error. Writing zeros the register <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Fault Isolation Action1 Register (MCFIRACT2)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C09"</A>000000000C010C09 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.PBI01.SCOMFIR.MCFIRACT2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION2.FIR_ACTION2.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFIRACT2_ACTION_2: Action 2 for FIR(0:23) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:56</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Memory Configuration Register Channel 0 (MCFGP0)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C0A"</A>000000000C010C0A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.PBI01.SCOMFIR.MCFGP0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCFGP0_Q_0_INST.LATC.L2(0:61) [00000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGP0_VALID: When set, MCFGP0 facility values are valid. <BR>If none of the MCS address configuration valid bits <BR>are set, no physical memory resides behind this MC, <BR>and the MC will ignore all reflected commands <BR>(i.e. will not respond with lpc_ack). <BR>Enables access to channel 0 behind the PBI. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGP0_GROUP_BASE_ADDRESS: This 24-bit field is set to the starting real memory <BR>address of this Memory group. It must be aligned to <BR>the size of the group; additionally, all bits in this <BR>field that do not correspond to a valid base address <BR>bit must be set to b0. This value is compared to <BR>reflected address bits 8:31 subject to the size mask <BR>described above. <BR>e.g. A 16 GByte group must have MCFGP0(46:47) set to b00. <BR> A 32 GByte group must have MCFGP0(45:47) set to b000. <BR> A 64 GByte group must have MCFGP0(44:47) set to b0000. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGP0_GROUP_SIZE: This 15-bit field is used as a mask field against the <BR>PowerBus reflected command address(17:31); reflected <BR>command address(8:16) is always compared. <BR>Grp Size Mask Value Reflected Addr Compare <BR>4 GB b000000000000000 8:31 <BR>8 GB b000000000000001 8:30 <BR>16 GB b000000000000011 8:29 <BR>32 GB b000000000000111 8:28 <BR>64 GB b000000000001111 8:27 <BR>128 GB b000000000011111 8:26 <BR>256 GB b000000000111111 8:25 <BR>512 GB b000000001111111 8:24 <BR>1 TB b000000011111111 8:23 <BR>2 TB b000000111111111 8:22 <BR>4 TB b000001111111111 8:21 <BR>8 TB b000011111111111 8:20 <BR>16 TB b000111111111111 8:19 <BR>32 TB b001111111111111 8:18 <BR>64 TB b011111111111111 8:17 <BR>128 TB b111111111111111 8:16 <BR><BR>Dial enums:<BR>4GB=>0b000000000000000<BR>8GB=>0b000000000000001<BR>16GB=>0b000000000000011<BR>32GB=>0b000000000000111<BR>64GB=>0b000000000001111<BR>128GB=>0b000000000011111<BR>256GB=>0b000000000111111<BR>512GB=>0b000000001111111<BR>1TB=>0b000000011111111<BR>2TB=>0b000000111111111<BR>4TB=>0b000001111111111<BR>8TB=>0b000011111111111<BR>16TB=>0b000111111111111<BR>32TB=>0b001111111111111<BR>64TB=>0b011111111111111<BR>128TB=>0b111111111111111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGP0_MC_CHANNELS_PER_GROUP: The group size field below is the size of the <BR>entire group. For example, if the group size <BR>is 16GB, and the chips per group is 4, then <BR>each memory channel in the group must have 4GB <BR>of memory behind it. <BR><BR>Dial enums:<BR>8MCS=>0b000<BR>1MCS=>0b001<BR>2MCS=>0b010<BR>3MCS=>0b011<BR>4MCS=>0b100<BR>6MCS=>0b110</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43:45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGP0_GROUP_MEMBER_IDENTIFICATION: The Group Member ID field identifies each MC Channel <BR>uniquely within a given grouping. This field is also <BR>used by the MCFGPA, MCFGPM, and MCFGPMA BAR registers. <BR>Based off of the number of MC Channels Units Per Group, <BR>there are limited legal settings for this field: <BR>MCPG Legal Values <BR>1 XXX <BR>2 XX0, XX1 <BR>3 X00, X01, X10 <BR>4 X00, X01, X10, X11 <BR>6 000, 001, 010, 011, 100, 101 <BR>8 000, 001, 010, 011, 100, 101, 110, 111 <BR>Each MC within a group must have a unique Group Member <BR>Identification (i.e. no two MC channels within a defined <BR>group may have the same Group Member Identification setting). <BR>Also, all members of a unique group must have the same <BR>group_size and base_address settings. <BR><BR>Dial enums:<BR>GMBR0=>0b000<BR>GMBR1=>0b001<BR>GMBR2=>0b010<BR>GMBR3=>0b011<BR>GMBR4=>0b100<BR>GMBR5=>0b101<BR>GMBR6=>0b110<BR>GMBR7=>0b111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGPR0_CONFIGURATION_GROUP_SIZE: This 8-bit field is used as a mask field against the <BR>PowerBus reflected command address(31:38); reflected <BR>command address(8:30) is always compared. <BR>Grp Size Mask Value Reflected Addr Compare <BR>32 MB b00000000 8:38 <BR>64 MB b00000001 8:37 <BR>128 MB b00000011 8:36 <BR>256 MB b00000111 8:35 <BR>512 MB b00001111 8:34 <BR>1 GB b00011111 8:33 <BR>2 GB b00111111 8:32 <BR>4 GB b01111111 8:31 <BR>8 GB b11111111 8:30 <BR><BR>Dial enums:<BR>32MB=>0b00000000<BR>64MB=>0b00000001<BR>128MB=>0b00000011<BR>256MB=>0b00000111<BR>512MB=>0b00001111<BR>1GB=>0b00011111<BR>2GB=>0b00111111<BR>4GB=>0b01111111<BR>8GB=>0b11111111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGPR0_MMIO_GROUP_SIZE: This 8-bit field is used as a mask field against the <BR>PowerBus reflected command address(31:38); reflected <BR>command address(8:30) is always compared. <BR>Grp Size Mask Value Reflected Addr Compare <BR>32 MB b00000000 8:38 <BR>64 MB b00000001 8:37 <BR>128 MB b00000011 8:36 <BR>256 MB b00000111 8:35 <BR>512 MB b00001111 8:34 <BR>1 GB b00011111 8:33 <BR>2 GB b00111111 8:32 <BR>4 GB b01111111 8:31 <BR>8 GB b11111111 8:30 <BR><BR>Dial enums:<BR>32MB=>0b00000000<BR>64MB=>0b00000001<BR>128MB=>0b00000011<BR>256MB=>0b00000111<BR>512MB=>0b00001111<BR>1GB=>0b00011111<BR>2GB=>0b00111111<BR>4GB=>0b01111111<BR>8GB=>0b11111111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00 <BR>Dial enums:<BR>32MB=>0b00000000<BR>64MB=>0b00000001<BR>128MB=>0b00000011<BR>256MB=>0b00000111<BR>512MB=>0b00001111<BR>1GB=>0b00011111<BR>2GB=>0b00111111<BR>4GB=>0b01111111<BR>8GB=>0b11111111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Memory Configuration Register Channel 1 (MCFGP1)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C0B"</A>000000000C010C0B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.PBI01.SCOMFIR.MCFGP1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCFGP1_Q_0_INST.LATC.L2(0:61) [00000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGP1_VALID: When set, MCFGP0 facility values are valid. <BR>If none of the MCS address configuration valid bits <BR>are set, no physical memory resides behind this MC, <BR>and the MC will ignore all reflected commands <BR>(i.e. will not respond with lpc_ack). <BR>Enables access to channel 0 behind the PBI. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGP1_GROUP_BASE_ADDRESS: This 24-bit field is set to the starting real memory <BR>address of this Memory group. It must be aligned to <BR>the size of the group; additionally, all bits in this <BR>field that do not correspond to a valid base address <BR>bit must be set to b0. This value is compared to <BR>reflected address bits 8:31 subject to the size mask <BR>described above. <BR>e.g. A 16 GByte group must have MCFGP1(46:47) set to b00. <BR> A 32 GByte group must have MCFGP1(45:47) set to b000. <BR> A 64 GByte group must have MCFGP1(44:47) set to b0000. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGP1_GROUP_SIZE: This 15-bit field is used as a mask field against the <BR>PowerBus reflected command address(17:31); reflected <BR>command address(8:16) is always compared. <BR>Grp Size Mask Value Reflected Addr Compare <BR>4 GB b000000000000000 8:31 <BR>8 GB b000000000000001 8:30 <BR>16 GB b000000000000011 8:29 <BR>32 GB b000000000000111 8:28 <BR>64 GB b000000000001111 8:27 <BR>128 GB b000000000011111 8:26 <BR>256 GB b000000000111111 8:25 <BR>512 GB b000000001111111 8:24 <BR>1 TB b000000011111111 8:23 <BR>2 TB b000000111111111 8:22 <BR>4 TB b000001111111111 8:21 <BR>8 TB b000011111111111 8:20 <BR>16 TB b000111111111111 8:19 <BR>32 TB b001111111111111 8:18 <BR>64 TB b011111111111111 8:17 <BR>128 TB b111111111111111 8:16 <BR><BR>Dial enums:<BR>4GB=>0b000000000000000<BR>8GB=>0b000000000000001<BR>16GB=>0b000000000000011<BR>32GB=>0b000000000000111<BR>64GB=>0b000000000001111<BR>128GB=>0b000000000011111<BR>256GB=>0b000000000111111<BR>512GB=>0b000000001111111<BR>1TB=>0b000000011111111<BR>2TB=>0b000000111111111<BR>4TB=>0b000001111111111<BR>8TB=>0b000011111111111<BR>16TB=>0b000111111111111<BR>32TB=>0b001111111111111<BR>64TB=>0b011111111111111<BR>128TB=>0b111111111111111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGP1_MC_CHANNELS_PER_GROUP: The group size field below is the size of the <BR>entire group. For example, if the group size <BR>is 16GB, and the chips per group is 4, then <BR>each memory channel in the group must have 4GB <BR>of memory behind it. <BR><BR>Dial enums:<BR>8MCS=>0b000<BR>1MCS=>0b001<BR>2MCS=>0b010<BR>3MCS=>0b011<BR>4MCS=>0b100<BR>6MCS=>0b110</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43:45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGP1_GROUP_MEMBER_IDENTIFICATION: The Group Member ID field identifies each MC Channel <BR>uniquely within a given grouping. This field is also <BR>used by the MCFGPA, MCFGPM, and MCFGPMA BAR registers. <BR>Based off of the number of MC Channels Units Per Group, <BR>there are limited legal settings for this field: <BR>MCPG Legal Values <BR>1 XXX <BR>2 XX0, XX1 <BR>3 X00, X01, X10 <BR>4 X00, X01, X10, X11 <BR>6 000, 001, 010, 011, 100, 101 <BR>8 000, 001, 010, 011, 100, 101, 110, 111 <BR>Each MC within a group must have a unique Group Member <BR>Identification (i.e. no two MC channels within a defined <BR>group may have the same Group Member Identification setting). <BR>Also, all members of a unique group must have the same <BR>group_size and base_address settings. <BR><BR>Dial enums:<BR>GMBR0=>0b000<BR>GMBR1=>0b001<BR>GMBR2=>0b010<BR>GMBR3=>0b011<BR>GMBR4=>0b100<BR>GMBR5=>0b101<BR>GMBR6=>0b110<BR>GMBR7=>0b111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGPR1_CONFIGURATION_GROUP_SIZE: This 8-bit field is used as a mask field against the <BR>PowerBus reflected command address(31:38); reflected <BR>command address(8:30) is always compared. <BR>Grp Size Mask Value Reflected Addr Compare <BR>32 MB b00000000 8:38 <BR>64 MB b00000001 8:37 <BR>128 MB b00000011 8:36 <BR>256 MB b00000111 8:35 <BR>512 MB b00001111 8:34 <BR>1 GB b00011111 8:33 <BR>2 GB b00111111 8:32 <BR>4 GB b01111111 8:31 <BR>8 GB b11111111 8:30 <BR><BR>Dial enums:<BR>32MB=>0b00000000<BR>64MB=>0b00000001<BR>128MB=>0b00000011<BR>256MB=>0b00000111<BR>512MB=>0b00001111<BR>1GB=>0b00011111<BR>2GB=>0b00111111<BR>4GB=>0b01111111<BR>8GB=>0b11111111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGPR1_MMIO_GROUP_SIZE: This 8-bit field is used as a mask field against the <BR>PowerBus reflected command address(31:38); reflected <BR>command address(8:30) is always compared. <BR>Grp Size Mask Value Reflected Addr Compare <BR>32 MB b00000000 8:38 <BR>64 MB b00000001 8:37 <BR>128 MB b00000011 8:36 <BR>256 MB b00000111 8:35 <BR>512 MB b00001111 8:34 <BR>1 GB b00011111 8:33 <BR>2 GB b00111111 8:32 <BR>4 GB b01111111 8:31 <BR>8 GB b11111111 8:30 <BR><BR>Dial enums:<BR>32MB=>0b00000000<BR>64MB=>0b00000001<BR>128MB=>0b00000011<BR>256MB=>0b00000111<BR>512MB=>0b00001111<BR>1GB=>0b00011111<BR>2GB=>0b00111111<BR>4GB=>0b01111111<BR>8GB=>0b11111111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00 <BR>Dial enums:<BR>32MB=>0b00000000<BR>64MB=>0b00000001<BR>128MB=>0b00000011<BR>256MB=>0b00000111<BR>512MB=>0b00001111<BR>1GB=>0b00011111<BR>2GB=>0b00111111<BR>4GB=>0b01111111<BR>8GB=>0b11111111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Primary Memory Configuration Register, Inband Channel 0 (MCFGPR0)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C0C"</A>000000000C010C0C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.PBI01.SCOMFIR.MCFGPR0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCFGPR0_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGPR0_CONFIGURATION_VALID: When set, MCFGPR0 facility values for the configuration <BR>memory space are valid. If none of the MCS address <BR>configuration valid bits are set, no physical memory <BR>resides behind this MC, and the MC will ignore all <BR>reflected commands (i.e. will not respond with lpc_ack). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGPR0_MMIO_VALID: When set, MCFGPR0 facility values for the MMIO <BR>memory space are valid. If none of the MCS address <BR>configuration valid bits are set, no physical memory <BR>resides behind this MC, and the MC will ignore all <BR>reflected commands (i.e. will not respond with lpc_ack). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGPR0_CONFIGURATION_GROUP_BASE_ADDRESS: This 31-bit field is set to the starting real memory <BR>address of this Memory group. It must be aligned to <BR>the size of the group; additionally, all bits in this <BR>field that do not correspond to a valid base address <BR>bit must be set to b0. This value is compared to <BR>reflected address bits 8:38 subject to the size mask <BR>described above. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGPR0_MMIO_GROUP_BASE_ADDRESS: This 31-bit field is set to the starting real memory <BR>address of this Memory group. It must be aligned to <BR>the size of the group; additionally, all bits in this <BR>field that do not correspond to a valid base address <BR>bit must be set to b0. This value is compared to <BR>reflected address bits 8:38 subject to the size mask <BR>described above. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Primary Memory Configuration Register, Inband Channel 1 (MCFGPR1)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C0D"</A>000000000C010C0D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.PBI01.SCOMFIR.MCFGPR1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCFGPR1_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGPR1_CONFIGURATION_VALID: When set, MCFGPR1 facility values for the configuration <BR>memory space are valid. If none of the MCS address <BR>configuration valid bits are set, no physical memory <BR>resides behind this MC, and the MC will ignore all <BR>reflected commands (i.e. will not respond with lpc_ack). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGPR1_MMIO_VALID: When set, MCFGPR0 facility values for the MMIO <BR>memory space are valid. If none of the MCS address <BR>configuration valid bits are set, no physical memory <BR>resides behind this MC, and the MC will ignore all <BR>reflected commands (i.e. will not respond with lpc_ack). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGPR1_CONFIGURATION_GROUP_BASE_ADDRESS: This 31-bit field is set to the starting real memory <BR>address of this Memory group. It must be aligned to <BR>the size of the group; additionally, all bits in this <BR>field that do not correspond to a valid base address <BR>bit must be set to b0. This value is compared to <BR>reflected address bits 8:38 subject to the size mask <BR>described above. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGPR1_MMIO_GROUP_BASE_ADDRESS: This 31-bit field is set to the starting real memory <BR>address of this Memory group. It must be aligned to <BR>the size of the group; additionally, all bits in this <BR>field that do not correspond to a valid base address <BR>bit must be set to b0. This value is compared to <BR>reflected address bits 8:38 subject to the size mask <BR>described above. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Memory Hole Configuration Register Channel 0 (MCFGP0A)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C0E"</A>000000000C010C0E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.PBI01.SCOMFIR.MCFGP0A</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCFGP0A_Q_0_INST.LATC.L2(0:61) [00000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGP0A_HOLE_VALID: When set, MCFGPA hole facility values are valid. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGP0A_HOLE_LOWER_ADDRESS: Hole lower address boundary. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGP0A_RESERVED_16_21: Reserved[16:21] <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGP0A_SMF_VALID: When set, the MCFGP0 secure memory facility (SMF) BAR is enabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGP0A_SMF_EXTEND_TO_END_OF_RANGE: When set, the MCFGP0A SMF upper address is assumed to go to the end of the <BR>range behind the current memory controller. This is required because <BR>the upper bar is set to one address after the end of the hole. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGP0A_SMF_LOWER_ADDRESS: MCFGP0A SMF lower address boundary. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43:61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGP0A_SMF_UPPER_ADDRESS: MCFGP0A SMF upper address boundary. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Memory Hole Configuration Register Channel 1 (MCFGP1A)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C0F"</A>000000000C010C0F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.PBI01.SCOMFIR.MCFGP1A</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCFGP1A_Q_0_INST.LATC.L2(0:61) [00000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGP1A_HOLE_VALID: When set, MCFGPA hole facility values are valid. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGP1A_HOLE_LOWER_ADDRESS: Hole lower address boundary. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGP1A_RESERVED_16_21: Reserved[16:21] <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGP1A_SMF_VALID: When set, the MCFGP1 secure memory facility (SMF) BAR is enabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGP1A_SMF_EXTEND_TO_END_OF_RANGE: When set, the MCFGP1A SMF upper address is assumed to go to the end of the <BR>range behind the current memory controller. This is required because <BR>the upper bar is set to one address after the end of the hole. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGP1A_SMF_LOWER_ADDRESS: MCFGP1A SMF lower address boundary. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43:61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGP1A_SMF_UPPER_ADDRESS: MCFGP1A SMF upper address boundary. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Performance Register 1 (MCPERF1)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C10"</A>000000000C010C10 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.PBI01.SCOMFIR.MCPERF1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCPERF1_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF1_DISABLE_FASTPATH: When set, the fastpath input is ignored <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF1_ENABLE_DISABLE_SPEC_READ_FOR_NONDMA_GROUP_PUMP_LOCAL_READ: When set, spec reads are disabled for ttype rd_go_m, rd_go_s, <BR>pref_go_m, pref_go_s, and rwitm with scope = group and <BR>source = local. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF1_ENABLE_DISABLE_SPEC_READ_FOR_NONDMA_SYSTEM_PUMP_LOCAL_READ: When set, spec reads are disabled for ttype rd_go_m, rd_go_s, <BR>pref_go_m, pref_go_s, and rwitm with scope = system and <BR>source = local. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF1_DISABLE_FASTPATH_QOS: When set, the fastpath Qos (high prioirity) is disabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF1_DISABLE_CHARB_BYPASS: When set, charb cmd bypass stutter is disabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF1_DISABLE_SPEC_DISABLE_HINT_BIT: When set, the fabric hint bit, secondary encode bit 6, is disabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF1_CONFIDENCE_LEVEL_MASK: For performance reasons, this adds programmabiliy to the prefetch <BR>extended (pe) bit in the prefetch encoding. This is because the behavior <BR>of this functionality is not fully understood yet. By default, <BR>The MC was designed to use confidence level of 0b11. However, <BR>this configuration allows for other confidence levels to also <BR>assert that the RRTO operation may act as a prefetchable operation. <BR>One or more confidence levels may now be selected to initiate the <BR>prefetch. This dial masks each of the confidence levels: <BR>0000 => No confidence level selected <BR>1000 => Enable for confidence level 0b00 <BR>0100 => Enable for confidence level 0b01 <BR>0010 => Enable for confidence level 0b10 <BR>0001 => Enable for confidence level 0b11 <BR><BR>Dial enums:<BR>CONFIDENCE_LEVEL_DISABLED=>0b0000<BR>CONFIDENCE_LEVEL_0=>0b1000<BR>CONFIDENCE_LEVEL_1=>0b0100<BR>CONFIDENCE_LEVEL_2=>0b0010<BR>CONFIDENCE_LEVEL_3=>0b0001</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF1_PF_DROP_CNT_THRESH: Sets pf drop count decrement rate, in units of 4 nest_gckn clocks <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF1_MERGE_CAPACITY_LIMIT: Number of Merge entries to use, min value of this dial is 0b0001, and max value is 0b0111 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF1_ENABLE_PF_DROP_CMDLIST: When set, the drop pulse that causes the pf drop counters in cmdlist to <BR>decrement is enabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF1_ENABLE_PREFETCH_PROMOTE: When set, the prefetch promote feature is disabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23:29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF1_VG_SPEC_DIS_THRESH: Threshold of Vg entries before disabling Vg Speculation <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF1_PLUS_ONE_PREFETCH_CONFIDENCE: Required Prefetch confidence level in order to dispatch plus one prefetch <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF1_PLUS_ONE_PREFETCH_SCOPE: Valid Scopes to dispatch plus one prefetch <BR>0 - Local Nodal <BR>1 - Near Nodal <BR>2 - Group <BR>3 - Remote Nodal <BR>4 - Vectored Group <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF1_EDATA_ON_CI_PR_RD: Enable early data on all ci_pr_rd commands</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38:42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF1_WBIT_SCOPE_ENABLE: Valid Scopes to enable wbit early data <BR>0 - Local Nodal <BR>1 - Near Nodal <BR>2 - Group <BR>3 - Remote Nodal <BR>4 - Vectored Group <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF1_EN_NONSPEC_EDATA: Enable early data for nonspec operations, used for rtx testing</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF1_EN_SPEC_EDATA: Enable early data for spec operations, used for rtx testing</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF1_DIS_CHANNEL_FAIL_FORCE_MIRROR: 0 = mirrored ops to failed primary subchannel are forced to secondary subchannel <BR>1 = mirrored ops to failed primary subchannel NOT forced to secondary subchannel <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF1_EN_VG_SPECDIS: Enable thresholding of Vectored Group scope speculative ops <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF1_RESERVED_47_63: Reserved[47:63] <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Mode0 Register (MCMODE0)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C11"</A>000000000C010C11 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.PBI01.SCOMFIR.MCMODE0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCMODE0_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE0_SCOM_PERFMON_START_COMMAND: When set, generate a perfmon start command. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE0_SCOM_PERFMON_STOP_COMMAND: When set, generate a perfmon Stop command. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE0_ENABLE_CENTAUR_PERFMON_COMMAND: When set, enable PowerBus pmisc Perfmon commands. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE0_DISABLE_PERFMON_RESET_ON_START: When reset, reset perfmon counters on start. When set, do not reset perfmon <BR>counters on start. Applies to PB or SCOM generated perfmon start commands. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE0_USE_BIT14_AS_DSADDR: Swizzle Bit 14 to be the highest order bit in the downstream address for non-mirrored operations <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE0_FORCE_COMMANDLIST_VALID: When set, the dispatch unit will dispatch a command to commandlist. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE0_FORCE_ANY_BAR_ACTIVE: Used for power gating--if mcfgp, mcfgm, mcfgpr0/1 are all invalid, <BR>this signal gates off logic in the unit that requires the MC be able <BR>to reply to RCMDs on the powerbus, which is only possible if a BAR hit <BR>occurs. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE0_RESERVED_7: Reserved[7] <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE0_ENABLE_EMERGENCY_THROTTLE: When set, MCS will respond to a chgrate alert (emergency throttle) command <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE0_ENABLE_CENTAUR_CHECKSTOP_COMMAND: When set, enable Centaur global checkstop command. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE0_ENABLE_CENTAUR_TRACESTOP_COMMAND: When set, enable Centaur tracestop command. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE0_HWFM_PERMANENT: Treat HWFM override as permanent, optimizes MDI handling, HWFM reset is not allowed <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE0_DISABLE_MC_SYNC: Gate off the sync input that is sent across the e9 chiplet from the other MC pair, to the current MC pair; MC01 sends to MC23, and vice versa. This was incorporated to avoid sync commands from being continuously sent after IPL of a chip that results in one of the sync staging latches being intialized in a bad state. Dial allows sync to be enabled by default so that RTX/sim-environment doesn't have to manually set this dial to support sync commands.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE0_RESERVED_13: Reserved[13] <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE0_64B_WR_IS_PWRT: When set, 64b writes are converted to 64b pwrt. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15:24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE0_CL_GLOBAL_DISABLE: When set, selects 4 command lists to disable, per slice <BR>(dial bit 0 disables cl 0:3, dial bit 1 disables cl 4:7, and so on, <BR>with the exception that dial bit 9 disables cl 36:37 only <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE0_RESERVED_25_31: Reserved bits 25:31 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE0_GROUP_ADDRESS_INTERLEAVE_GRANULARITY: Configure which bits in the RCMD address are assigned to group member ID <BR>selection. Only supported for 1/2/4/8 MCS/group (not 3/grp nor 6/grp). <BR>0000: gmbrid(0:2) = pb_mc_rcmd_addr(52:54), 512B granularity <BR>0001: gmbrid(0:2) = pb_mc_rcmd_addr(51:53), 1kB granularity <BR>0010: gmbrid(0:2) = pb_mc_rcmd_addr(50:52), 2kB granularity <BR>0011: gmbrid(0:2) = pb_mc_rcmd_addr(49:51), 4kB granularity <BR>0100: gmbrid(0:2) = pb_mc_rcmd_addr(48:50), 8kB granularity <BR>0101: gmbrid(0:2) = pb_mc_rcmd_addr(47:49), 16kB granularity <BR>0110: gmbrid(0:2) = pb_mc_rcmd_addr(46:48), 32kB granularity <BR>0111: gmbrid(0:2) = pb_mc_rcmd_addr(45:47), 64kB granularity <BR>1000: gmbrid(0:2) = pb_mc_rcmd_addr(44:46),128kB granularity <BR><BR>Dial enums:<BR>128B=>0b0000<BR>256B=>0b0001<BR>512B=>0b0010<BR>1KB=>0b0011<BR>2KB=>0b0100<BR>4KB=>0b0101<BR>8KB=>0b0110<BR>16KB=>0b0111<BR>32KB=>0b1000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE0_MEM_MAP_MODE: Switches between non-mirrored and mirrored addresses starting at 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE0_RESERVED_37: Reserved Bit 37 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE0_ADD_HASH_BITS: Selects which bits will be added into Group Member ID and Subchannel Select Bits <BR>00: pb_mc_rcmd_addr(23:26) <BR>01: pb_mc_rcmd_addr(22:25) <BR>10: pb_mc_rcmd_addr(21:24) <BR>11: pb_mc_rcmd_addr(20:23) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE0_ENABLE_ADD_HASH: Turns on addition of upper bits as determined by MCMODE0_Add_Hash_Bits into <BR>Group Member ID bits and Subchannel Select <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE0_RESERVED_41_63: Reserved[41:63]. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Mode1 Register (MCMODE1)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C12"</A>000000000C010C12 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.PBI01.SCOMFIR.MCMODE1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCMODE1_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE1_DISABLE_HIGH_PRIORITY: When set, the PowerBus secondary encode high priority (q) is disabled by ttype. <BR>When set, the PowerBus secondary encode high randomize (q) is disabled by ttype. <BR>When set, the PowerBus secondary encode high ship (q) is disabled by ttype. <BR>0 - rd_go_m <BR>1 - rd_go_s <BR>2 - rd_larx <BR>3 - reserved <BR>4 - rwitm <BR>5 - rwitm_stwx <BR>6 - dclaim <BR>7 - dcbz <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE1_EN_BLOCK_PF_RD_IN_FLIGHT: When set, block sq, nsq pf ops and new epf ops if the number of reads in flight > thresh (thresh value = MCPERF3_Inband_No_Disp_Thresh) <BR>MCTO_Enable_Channel_Hang must also be set to enable this feature <BR>Prefetch drop must be enabled if this dial is set <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE1_EN_EPF_CL_LIMIT: Enable EPF number of CL entries used limit <BR>If reset, MCPERF0_Prefetch/Fastpath_Limit dials are unmodified <BR>If set, MCPERF0_Prefetch_Limit value is set to all ones internally, dial value used as EPF CL Limit static or highwater mark <BR>If set, MCPERF0_Fastpath_Limit value is set to all ones internally, dial value used as EPF CL Limit lowwater mark <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE1_RESERVED_10: Reserved[10]. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE1_DISABLE_CRC_ECC_BYPASS: When set, crc_ecc bypass (s) is disabled by ttype. <BR>11 - rd_go_m <BR>12 - rd_go_s <BR>13 - rd_larx <BR>14 - reserved <BR>15 - rwitm <BR>16 - rwitm_stwx <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE1_DISABLE_FP_CRC_ECC_BYPASS: When set, crc_ecc bypass is disabled for fastpath ops. <BR>Note that the fastpath RCMD may have crc_ecc bypass set, which depending on <BR>the command timing may cause the ds command to have the bypass bit set <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE1_ENABLE_CRC_ECC_BYPASS_NODAL_ONLY: When set, crc_ecc bypass is enabled for nodal scope operations only. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE1_DISABLE_SPEC_SOURCE_SCOPE: Disable spec ops by source and scope when set <BR>19 - source local <BR>20 - source near <BR>21 - source remote <BR>22 - scope local nodal <BR>23 - scope near nodal <BR>24 - scope group <BR>25 - scope remote nodal <BR>26 - scope vector group <BR>27 - if reset, disable spec for source OR scope. if set, disable spec for source AND scope. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE1_DISABLE_CENTAUR_CMD_PREFETCH: When set, the downstream command pf, pe, pn, and pd command bits are are disabled by ttype. <BR>28 - pref_go_m <BR>29 - pref_go_s <BR>30 - cl_dma_rd <BR>31 - cl_rd_nc, pr_rd_nc <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE1_DISABLE_ALL_SPEC_OPS: When set, all speculative operations are disabled. Note that <BR>fastpath spec read ops and plus one prefetch spec read ops <BR>are not disabled by this bit. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE1_DISABLE_SPEC_OP: When set, disable speculative ops for ttypes: <BR>33: cl_rd_nc <BR>34: rd_go_m <BR>35: rd_go_s <BR>36: cl_dma_rd <BR>37: reserved <BR>38: rd_larx <BR>39: rd_me_64 <BR>40: pref_go_m <BR>41: pref_go_s <BR>42: rwitm, rwitm_strx <BR>43: cp_ig <BR>44: dma_pr_wr <BR>45: dcbf* <BR>46: armw* (include hca and pte_updt operations) <BR>47: armwf* <BR>48: ci_pr_w <BR>49: ci_pr_ooo_w <BR>50: hpc_rd <BR>51: reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE1_RESERVED_52_53: Reserved[52:53] <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE1_DISABLE_COMMAND_BYPASS: When set, disable internal command queue bypass for rcmd read ops, by ttype: <BR>54: cl_rd_nc, pr_rd_nc <BR>55: rd_go_m <BR>56: rd_go_s <BR>57: cl_dma_rd <BR>58: rwitm, rwitm_stwx <BR>59: disable_all_cmd_byp <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE1_RESERVED_60: Reserved[60]. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE1_DISABLE_FP_COMMAND_BYPASS: When set, disable internal command queue bypass for fastpath ops <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE1_DISABLE_BYPASS_IN_READ_DATAFLOW: When set, disable bypass in read data flow for all ops, lab mode only <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE1_RESERVED_63: Reserved[63]. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Mode2 Register (MCMODE2)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C13"</A>000000000C010C13 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.PBI01.SCOMFIR.MCMODE2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCMODE2_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE2_FORCE_SFSTAT_ACTIVE: When set, force sfstat = 1 always. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE2_DISABLE_MDI0: When set, disable set mdi to zero by ttype: <BR>1 - partial writes, amo <BR>2 - cl_dma_wr <BR>3 - cl_dma_wr_hp <BR>4 - cp_me <BR>5 - cp_m <BR>6 - cp_tn <BR>7 - htm_wr <BR>8 - pref_go_m <BR>9 - rd_go_m <BR>10 - pref_go_s <BR>11 - rd_go_s <BR>12 - rwitm <BR>13 - rd_me_64,dcbfc <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE2_RESERVED_14_15: Reserved[14:15] <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE2_DISABLE_SHARED_PRESP_ABORT: When set, disable shared presp for abort collision cases <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE2_DISABLE_RETRY_LOST_CLAIM: When set, disable retry lost claim presp <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE2_RESERVED_18_22: Reserved[18:22]. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE2_ENABLE_OP_HIT_ERROR: Enable op hit error, from disp coll comp <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE2_COLLISION_MODES: MC Address collision modes, see mc_coll_comp.vhdl <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE2_EPSILON_LENGTH: MC internal prescaler for incoming epsilon pulses. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE2_RESERVED_44_52: Reserved[44:52]. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE2_CHANNEL0_SUBCHANNEL0_ENABLE: Enable the first sub-channel behind the first channel; ch0.subA. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE2_CHANNEL0_SUBCHANNEL1_ENABLE: Enable the second sub-channel behind the first channel; ch0.subB. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE2_CHANNEL1_SUBCHANNEL0_ENABLE: Enable the first sub-channel behind the second channel; ch0.subA. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE2_CHANNEL1_SUBCHANNEL1_ENABLE: Enable the second sub-channel behind the second channel; ch1.subB. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE2_RESERVED_57_63: Reserved[57:63]. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC LFSR Register (MCLFSR)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C14"</A>000000000C010C14 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.PBI01.SCOMFIR.MCLFSR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCLFSR_Q_0_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCLFSR_RETRY_LPC_LFSR_SELECT: CL Full LFSR Select <BR><BR>Dial enums:<BR>NO_LFSR=>0b11<BR>LFSR_CL_FULL_EVERY_4K_CYCLES=>0b10<BR>LFSR_CL_FULL_EVERY_16K_CYCLES=>0b01<BR>LFSR_CL_FULL_EVERY_64K_CYCLES=>0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCLFSR_RESERVED_2_4: Reserved[2:4]. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:40</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Sync Command Register (MCSYNC)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C15"</A>000000000C010C15 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.PBI01.SCOMFIR.MCSYNC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCSYNC_Q_0_INST.LATC.L2(0:24) [0000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCSYNC_RESERVED_0_7: Reserved[0:7] <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCSYNC_SYNC_TYPE: Selects sync type <BR>0000 - sync all <BR>0001->0110 - DO NOT SET THIS WAY <BR>0111 - occ touch <BR>1000 - dram flush <BR>1001 - fast act on <BR>1010 - fast act off <BR>1011->1111 - Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCSYNC_RESERVED_12_15: Reserved[12:15] <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCSYNC_SYNC_GO: When set, generates a sync command to the selected channels. Must be reset and <BR>set again to generate another sync command <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCSYNC_EN_SYNC_IN: Honor sync_in signals from other memory controllers <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCSYNC_RESERVED_18_24: Reserved[18:24] <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Memory Encryption Configuration Register Channel 0 (MCFGP0E)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C16"</A>000000000C010C16 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.PBI01.SCOMFIR.MCFGP0E</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCFGP0E_Q_0_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGP0E_ENC_VALID: When set, the MCFGP0 selective memory encryption BAR is enabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGP0E_ENC_EXTEND_TO_END_OF_RANGE: When set, the MCFGP0E encryption upper address is assumed to go to the end of the <BR>range behind the current memory controller. This is required because <BR>the upper bar is set to one address after the end of the hole. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGP0E_ENC_LOWER_ADDRESS: MCFGP0E encryption lower address boundary. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGP0E_ENC_UPPER_ADDRESS: MCFGP0E encryption upper address boundary. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Memory Encryption Configuration Register Channel 0 (MCFGP1E)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C17"</A>000000000C010C17 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.PBI01.SCOMFIR.MCFGP1E</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCFGP1E_Q_0_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGP1E_ENC_VALID: When set, the MCFGP1 selective memory encryption BAR is enabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGP1E_ENC_EXTEND_TO_END_OF_RANGE: When set, the MCFGP1E encryption upper address is assumed to go to the end of the <BR>range behind the current memory controller. This is required because <BR>the upper bar is set to one address after the end of the hole. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGP1E_ENC_LOWER_ADDRESS: MCFGP1E encryption lower address boundary. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGP1E_ENC_UPPER_ADDRESS: MCFGP1E encryption upper address boundary. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Test Controls (MCWATACT)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C18"</A>000000000C010C18 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.PBI01.SCOMFIR.MCWATACT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCWATACT_Q_0_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWATACT_EVENT_0_WAT_DISABLE_ALL_SPECULATION: Map event 0 trigger to disable all speculative operations. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWATACT_EVENT_1_WAT_DISABLE_ALL_SPECULATION: Map event 1 trigger to disable all speculative operations. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWATACT_EVENT_2_WAT_DISABLE_ALL_SPECULATION: Map event 2 trigger to disable all speculative operations. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWATACT_EVENT_3_WAT_DISABLE_ALL_SPECULATION: Map event 3 trigger to disable all speculative operations. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWATACT_EVENT_0_WAT_DISABLE_READ_BYPASS: Map event 0 trigger to disable bypass read operations. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWATACT_EVENT_1_WAT_DISABLE_READ_BYPASS: Map event 1 trigger to disable bypass read operations. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWATACT_EVENT_2_WAT_DISABLE_READ_BYPASS: Map event 2 trigger to disable bypass read operations. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWATACT_EVENT_3_WAT_DISABLE_READ_BYPASS: Map event 3 trigger to disable bypass read operations. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWATACT_EVENT_0_WAT_DISABLE_PREFETCH: Map event 0 trigger to disable prefetch operations. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWATACT_EVENT_1_WAT_DISABLE_PREFETCH: Map event 1 trigger to disable prefetch operations. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWATACT_EVENT_2_WAT_DISABLE_PREFETCH: Map event 2 trigger to disable prefetch operations. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWATACT_EVENT_3_WAT_DISABLE_PREFETCH: Map event 3 trigger to disable prefetch operations. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWATACT_EVENT_0_WAT_DISABLE_FASTPATH: Map event 0 trigger to disable fast path. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWATACT_EVENT_1_WAT_DISABLE_FASTPATH: Map event 1 trigger to disable fast path. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWATACT_EVENT_2_WAT_DISABLE_FASTPATH: Map event 2 trigger to disable fast path. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWATACT_EVENT_3_WAT_DISABLE_FASTPATH: Map event 3 trigger to disable fast path. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWATACT_EVENT_0_WAT_FORCE_SFSTAT: Map event 0 trigger to force Sfstat. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWATACT_EVENT_1_WAT_FORCE_SFSTAT: Map event 1 trigger to force Sfstat. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWATACT_EVENT_2_WAT_FORCE_SFSTAT: Map event 2 trigger to force Sfstat. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWATACT_EVENT_3_WAT_FORCE_SFSTAT: Map event 3 trigger to force Sfstat. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWATACT_EVENT_0_WAT_FORCE_MDI1: Map event 0 trigger to force MDI update to '1'. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWATACT_EVENT_1_WAT_FORCE_MDI1: Map event 1 trigger to force MDI update to '1'. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWATACT_EVENT_2_WAT_FORCE_MDI1: Map event 2 trigger to force MDI update to '1'. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWATACT_EVENT_3_WAT_FORCE_MDI1: Map event 3 trigger to force MDI update to '1'. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWATACT_RESERVED_36_47: Reserved[36:47]. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC WAT Control 2 (MCWATCNTL2)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C19"</A>000000000C010C19 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.PBI01.SCOMFIR.MCWATCNTL2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCWATCNTL2_Q_0_INST.LATC.L2(0:50) [000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWATCNTL2_RESERVED_0_49: Reserved[0:49] <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWATCNTL2_CL_EARLY_HANG_MODE: 0 - CL use local hang pulse <BR>1 - CL use PB hang pulse <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MCERPT2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C1A"</A>000000000C010C1A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.PBI01.SCOMFIR.MCERPT2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=33><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.SMF_ERROR_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.COLL0Q_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.COLL1Q_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.OP_HIT0Q_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.OP_HIT1Q_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.RTAG0_ARY_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.RTAG1_ARY_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCFGP0A_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCFGP1A_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCMODE3_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCFGPR0_HIT_BAD_TTYPEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCFGPR1_HIT_BAD_TTYPEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCFGPM0A_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCFGPM1A_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.POP_RCMD0_NOHITQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.POP_RCMD1_NOHITQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.POP_RCMD2_NOHITQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.POP_RCMD3_NOHITQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.POP_RCMD0_BADHITQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.POP_RCMD1_BADHITQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.POP_RCMD2_BADHITQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.POP_RCMD3_BADHITQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MULTISYNC_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.SYNC_WHILE_SYNC_ACTIVE_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.READ0Q_E.HOLD_LATCH_INST.HOLD.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.READ1Q_E.HOLD_LATCH_INST.HOLD.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.FP0_HIT_MULT_TIDQE.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.FP1_HIT_MULT_TIDQE.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.RCMD0_HIT_MULT_TIDQE.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.RCMD1_HIT_MULT_TIDQE.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.RCMD2_HIT_MULT_TIDQE.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.RCMD3_HIT_MULT_TIDQE.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT2_CAR3_SMF_ERROR: Signals that an insecure operation was made towards <BR>a secure memory facility. This is detecetd in the <BR>second cycle after the reflected command arrives on <BR>the power bus. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT2_COLL_0_ERROR: Detects collision in the dispatch pipe for channel 0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT2_COLL_1_ERROR: Detects collision in the dispatch pipe for channel 1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT2_OP_HIT_0_ERROR: Channel 0 dispatch pipe: HPC_WR and IG_WR both active in two <BR>CL entries, should not happen. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT2_OP_HIT_1_ERROR: Channel 1 dispatch pipe: HPC_WR and IG_WR both active in two <BR>CL entries, should not happen. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT2_RTAG_0_ARRAY_PARITY_ERROR: Parity error in rtag array 0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT2_RTAG_1_ARRAY_PARITY_ERROR: Parity error in rtag array 1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT2_MCFGP0A_PARITY_ERROR: Parity error on MCFGP0A <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT2_MCFGP1A_PARITY_ERROR: Parity error on MCFGP1A <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT2_MCMODE3_PARITY_ERROR: Parity Error on the MCMODE3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT2_MCFGPR0_BAD_TTYPE: Bad ttype hit the mcfgpr0 (inband) BAR. See the corresponding FIR. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT2_MCFGPR1_BAD_TTYPE: Bad ttype hit the mcfgpr1 (inband) BAR. See the corresponding FIR. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13:16</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT2_MCFGPM0A_PARITY_ERROR: Parity error on MCFGPM0A <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT2_MCFGPM1A_PARITY_ERROR: Parity error on MCFGPM1A <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT2_POP_RCMD0_NOHIT: Plus One Prefetch on rcmd0 didnt hit any BARs <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT2_POP_RCMD1_NOHIT: Plus One Prefetch on rcmd1 didnt hit any BARs <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT2_POP_RCMD2_NOHIT: Plus One Prefetch on rcmd2 didnt hit any BARs <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT2_POP_RCMD3_NOHIT: Plus One Prefetch on rcmd3 didnt hit any BARs <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT2_POP_RCMD0_BADHIT: Plus One Prefetch on rcmd0 hit an mmio or cfg BAR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT2_POP_RCMD1_BADHIT: Plus One Prefetch on rcmd0 hit an mmio or cfg BAR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT2_POP_RCMD2_BADHIT: Plus One Prefetch on rcmd0 hit an mmio or cfg BAR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT2_POP_RCMD3_BADHIT: Plus One Prefetch on rcmd0 hit an mmio or cfg BAR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT2_MULTISYNC: Multiple sync commands received simultatneously <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT2_SYNC_WHILE_SYNC_ACTIVE: A sync command was received while a sync command was already pending <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT2_READ0_HOLD_OUT: Various Read Mac Errors <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT2_READ1_HOLD_OUT: Various Read Mac Errors <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT2_FP0_HIT_MULTIPLE_TID: FP0 Hit Multiple configured topology IDs <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT2_FP1_HIT_MULTIPLE_TID: FP1 Hit Multiple configured topology IDs <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT2_RCMD0_HIT_MULTIPLE_TID: Rcmd0 Hit Multiple configured topology IDs <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT2_RCMD1_HIT_MULTIPLE_TID: Rcmd1 Hit Multiple configured topology IDs <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT2_RCMD2_HIT_MULTIPLE_TID: Rcmd2 Hit Multiple configured topology IDs <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT2_RCMD3_HIT_MULTIPLE_TID: Rcmd3 Hit Multiple configured topology IDs <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MCS Timeout Controls (MCTO)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C1B"</A>000000000C010C1B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.PBI01.SCOMFIR.MCTO</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCTO_Q_0_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCTO_SELECT_PB_HANG_PULSE: When set, select hang pulse from PB rpt hang command. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCTO_SELECT_LOCAL_HANG_PULSE: When set, select hang pulse from local time-base. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCTO_RPT_HANG_SELECT: Selects rpt hang type: 00 = check, 01 = poll, 10 = data. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCTO_RESERVED_4: Reserved[4]. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCTO_CL_TIMEOUT_VALUE: CL Timeout Value, set at dispatch time. CL timer counts from <BR>Timeout_Value to zero, and if the CL is not idle when the count <BR>is zero and the next hang pulse is received, a timeout is generated. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCTO_LOCAL_HANG_COMP: Local Timebase Compare, when compare reset to_timebase_q local counter. <BR>Creates a local hang pulse interval that is (MCTO_Local_Hang_Comp + 1) nest cycles in length. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCTO_HANG_COMP: Final Timebase Compare, when compare reset final counter. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCTO_ENABLE_NONMIRROR_HANG: Enable non-mirror hang detection. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCTO_ENABLE_CHANNEL_HANG: Enable Channel hang detection. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCTO_ENABLE_APO_HANG: Enable APO hang detection. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCTO_RESERVED_53: MCTO Reserved bit 53 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCTO_DISABLE_HARDWARE_TRACE_MANAGER_HANG: Disables the hardware trace manager logic from being able to <BR>enter the hang state in in commandlist clstate machines. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCTO_CHANNEL_TIMEOUT_VALUE: Sets the value for the channel timeout counter, measured in number of <BR>hang pulses before the channel times out. Measures time from downstream <BR>command until all read or write responses have been received, per clstate <BR>entry per operation (initial r/w, and any subsquent retries). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Mirrored Memory Encryption Configuration Register Channel 0 (MCFGPM0E)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C1C"</A>000000000C010C1C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.PBI01.SCOMFIR.MCFGPM0E</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCFGPM0E_Q_0_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGPM0E_ENC_VALID: When set, the MCFGPM0 selective memory encryption BAR is enabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGPM0E_ENC_EXTEND_TO_END_OF_RANGE: When set, the MCFGPM0E encryption upper address is assumed to go to the end of the <BR>range behind the current memory controller. This is required because <BR>the upper bar is set to one address after the end of the hole. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGPM0E_ENC_LOWER_ADDRESS: MCFGPM0E encryption lower address boundary. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGPM0E_ENC_UPPER_ADDRESS: MCFGPM0E encryption upper address boundary. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Mirrored Memory Encryption Configuration Register Channel 0 (MCFGPM1E)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C1D"</A>000000000C010C1D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.PBI01.SCOMFIR.MCFGPM1E</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCFGPM1E_Q_0_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGPM1E_ENC_VALID: When set, the MCFGPM1 selective memory encryption BAR is enabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGPM1E_ENC_EXTEND_TO_END_OF_RANGE: When set, the MCFGPM1E encryption upper address is assumed to go to the end of the <BR>range behind the current memory controller. This is required because <BR>the upper bar is set to one address after the end of the hole. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGPM1E_ENC_LOWER_ADDRESS: MCFGPM1E encryption lower address boundary. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGPM1E_ENC_UPPER_ADDRESS: MCFGPM1E encryption upper address boundary. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:41</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MCERPT0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C1E"</A>000000000C010C1E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.PBI01.SCOMFIR.MCERPT0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=52><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.AACR_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.CAM0_PARQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.CAM1_PARQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.CL_TIMEOUT0Q_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.CL_TIMEOUT1Q_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.CLAO_TIMEOUT0Q_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.CLAO_TIMEOUT1Q_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.CLSCOM0_MCAMOC_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.CLSCOM0_MCBUSY_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.CLSCOM0_MCEBUSCL_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.CLSCOM0_MCEPS_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.CLSCOM0_MCERRINJ_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.CLSCOM0_MCPERF0_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.CLSCOM0_MCPERF2_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.CLSCOM0_MCWAT_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.CLSCOM1_MCAMOC_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.CLSCOM1_MCBUSY_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.CLSCOM1_MCEBUSCL_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.CLSCOM1_MCEPS_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.CLSCOM1_MCERRINJ_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.CLSCOM1_MCPERF0_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.CLSCOM1_MCPERF2_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.CLSCOM1_MCWAT_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.DP0_RTAG_PARITY0Q_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.DP0_RTAG_PARITY1Q_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.DP1_RTAG_PARITY0Q_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.DP1_RTAG_PARITY1Q_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.FP_ADDR_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCFGP0_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCFGP1_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCFGPR0_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCFGPR1_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCLFSR_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCMODE0_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCMODE1_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCMODE2_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCPERF1_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCSYNC_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCWATACT_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCTO_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.RCMD0_ADDR_PE_ON_CAR1Q_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.RCMD0_TTAG_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.RCMD1_ADDR_PE_ON_CAR1Q_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.RCMD1_TTAG_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.RCMD2_ADDR_PE_ON_CAR1Q_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.RCMD2_TTAG_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.RCMD3_ADDR_PE_ON_CAR1Q_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.RCMD3_TTAG_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCFGPM0_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCFGPM1_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCWATCNTL2_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_AACR_PARITY_ERROR: Array Access Control (SCOM) Register parity error. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_CONTENT_ADDRESSABLE_MEMORY0_PARITY_ERROR: Parity error in physical ACAM behind channel 0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_CONTENT_ADDRESSABLE_MEMORY1_PARITY_ERROR: Parity error in physical ACAM behind channel 1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_CHANNEL0_CLSTATE_MACHINE_TIMEOUT_ERROR: Channel 0 Commandlist state machine timed out. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_CHANNEL1_CLSTATE_MACHINE_TIMEOUT_ERROR: Channel 1 Commandlist state machine timed out. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_CHANNEL0_CLAO_MACHINE_TIMEOUT_ERROR: Channel 0 Address Only Commandlist state machine timed out. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_CHANNEL1_CLAO_MACHINE_TIMEOUT_ERROR: Channel 1 Address Only Commandlist state machine timed out. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7:8</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_CHANNEL0_MCAMOC_PARITY_ERROR: Channel 0 MCU AMO Caching Settings (SCOM) Register parity error. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_CHANNEL0_MCBUSY_PARITY_ERROR: Channel 0 MCU MCBUSY Settings (SCOM) Register parity error. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_CHANNEL0_MCEBUSCL_PARITY_ERROR: Channel 0 MCU Event Bus Control Settings (SCOM) Register parity error. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_CHANNEL0_MCEPS_PARITY_ERROR: Channel 0 MCU Epsilon Settings (SCOM) Register parity error. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_CHANNEL0_MCERRINJ_PARITY_ERROR: Channel 0 MCU Error Injection Settings (SCOM) Register parity error. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_CHANNEL0_MCPERF0_PARITY_ERROR: Channel 0 MCU Performance Settings (SCOM) Register #0 parity error. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_CHANNEL0_MCPERF2_PARITY_ERROR: Channel 0 MCU Performance Settings (SCOM) Register #2 parity error. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_CHANNEL0_MCWAT_PARITY_ERROR: Channel 0 MCU Workaround-Trigger Logic Settings (SCOM) Register parity error. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_CHANNEL1_MCAMOC_PARITY_ERROR: Channel 1 MCU AMO Caching Settings (SCOM) Register parity error. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_CHANNEL1_MCBUSY_PARITY_ERROR: Channel 1 MCU MCBUSY Settings (SCOM) Register parity error. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_CHANNEL1_MCEBUSCL_PARITY_ERROR: Channel 1 MCU Event Bus Control Settings (SCOM) Register parity error. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_CHANNEL1_MCEPS_PARITY_ERROR: Channel 1 MCU Epsilon Settings (SCOM) Register parity error. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_CHANNEL1_MCERRINJ_PARITY_ERROR: Channel 1 MCU Error Injection Settings (SCOM) Register parity error. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_CHANNEL1_MCPERF0_PARITY_ERROR: Channel 1 MCU Performance Settings (SCOM) Register #0 parity error. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_CHANNEL1_MCPERF2_PARITY_ERROR: Channel 1 MCU Performance Settings (SCOM) Register #2 parity error. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_CHANNEL1_MCWAT_PARITY_ERROR: Channel 1 MCU Workaround-Trigger Logic Settings (SCOM) Register parity error. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25:28</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_DATAPATH_ROUTING_TAG_PARITY_CHANNEL0_BUS0_ERROR: Parity error on the RTag data within the read datapath logic on Channel 0 Bus 0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_DATAPATH_ROUTING_TAG_PARITY_CHANNEL0_BUS1_ERROR: Parity error on the RTag data within the read datapath logic on Channel 0 Bus 1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_DATAPATH_ROUTING_TAG_PARITY_CHANNEL1_BUS0_ERROR: Parity error on the RTag data within the read datapath logic on Channel 1 Bus 0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_DATAPATH_ROUTING_TAG_PARITY_CHANNEL1_BUS1_ERROR: Parity error on the RTag data within the read datapath logic on Channel 1 Bus 1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_FASTPATH_ADDRESS_PARITY_ERROR: Address Parity error on Fastpath RCmd bus input. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:37</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_MCFGP0_PARITY_ERROR: Parity error on Channel 0 Memory (Base Address) Configuration (SCOM) Register. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_MCFGP1_PARITY_ERROR: Parity error on Channel 1 Memory (Base Address) Configuration (SCOM) Register. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_MCFGPR0_PARITY_ERROR: Parity error on Channel 0 Memory Inband (Base Address) Configuration (SCOM) Register. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_MCFGPR1_PARITY_ERROR: Parity error on Channel 1 Memory Inband (Base Address) Configuration (SCOM) Register. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_MCLFSR_PARITY_ERROR: Parity error on MCU Linear Shift Settings (SCOM) Register. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_MCMODE0_PARITY_ERROR: Parity error on MCU Mode Configuration Settings (SCOM) Register #0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_MCMODE1_PARITY_ERROR: Parity error on MCU Mode Configuration Settings (SCOM) Register #1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_MCMODE2_PARITY_ERROR: Parity error on MCU Mode Configuration Settings (SCOM) Register #2. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_MCPERF1_PARITY_ERROR: Parity error on MCU Performance Settings (SCOM) Register #1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_MCSYNC_PARITY_ERROR: Parity error on MCU Synchronization Command (SCOM) Action Register. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_MCWATACT_PARITY_ERROR: Parity error on MCU Work-Around Trigger Logic Action (SCOM) Register. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_MCTO_PARITY_ERROR: Parity error on MCU Timeout Settings (SCOM) Register. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_RCMD0_ADDRESS_PARITY_ERROR_ON_CAR1: Parity error in Reflected Command Address Bus 0 on car1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_RCMD0_TRANSFERTAG_PARITY_ERROR: Parity error in Reflected Command Transfer Tag Bus 0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_RCMD1_ADDRESS_PARITY_ERROR_ON_CAR1: Parity error in Reflected Command Address Bus 1 on car1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_RCMD1_TRANSFERTAG_PARITY_ERROR: Parity error in Reflected Command Transfer Tag Bus 1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_RCMD2_ADDRESS_PARITY_ERROR_ON_CAR1: Parity error in Reflected Command Address Bus 2 on car1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_RCMD2_TRANSFERTAG_PARITY_ERROR: Parity error in Reflected Command Transfer Tag Bus 2. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_RCMD3_ADDRESS_PARITY_ERROR_ON_CAR1: Parity error in Reflected Command Address Bus 3 on car1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_RCMD3_TRANSFERTAG_PARITY_ERROR: Parity error in Reflected Command Transfer Tag Bus 3. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_MCFGPM0_PARITY_ERROR: Parity error in MCFGPM0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_MCFGPM1_PARITY_ERROR: Parity error in MCFGPM1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT0_MCWATCNTL2_PARITY_ERROR: Parity Error in MCWATCNTL2 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MCERPT1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C1F"</A>000000000C010C1F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.PBI01.SCOMFIR.MCERPT1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=29><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.VG_SPECDIS0_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.VG_SPECDIS1_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.IB_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.HP_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.CHARB0_SCOM_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.DISP0_SCOM_STATE_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.SBOX0_SCOM_CL_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.SBOX0_SCOM_CLAO_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.SBOX0_SCOM_INT_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.CHARB1_SCOM_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.DISP1_SCOM_STATE_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.SBOX1_SCOM_CL_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.SBOX1_SCOM_CLAO_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.SBOX1_SCOM_INT_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.CHARBF0_SCOM_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.CHARBF1_SCOM_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.ASHIFT0_SCOM_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.ASHIFT1_SCOM_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.WDF0_OVERRUN0Q_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.WDF0_OVERRUN1Q_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.WDF1_OVERRUN0Q_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.WDF1_OVERRUN1Q_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.WDF0_OVERRUN_TAG_Q_0_INST.LATC.L2(0:6) [0000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:57</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.WDF1_OVERRUN_TAG_Q_0_INST.LATC.L2(0:6) [0000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.RCMD0_ADDR_PE_ON_CAR3Q_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.RCMD1_ADDR_PE_ON_CAR3Q_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.RCMD2_ADDR_PE_ON_CAR3Q_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.RCMD3_ADDR_PE_ON_CAR3Q_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT1_VG_SPECDIS0_HOLD_OUT: mcerpt1( 0 to 2) vg_specdis0_hold_out <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT1_VG_SPECDIS1_HOLD_OUT: mcerpt1( 3 to 5) vg_specdis1_hold_out <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT1_IB_PE_HOLD_OUT: mcerpt1(6) ib_pe_hold_out <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT1_HP_PE_HOLD_OUT: mcerpt1(7) hp_pe_hold_out <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT1_CHARB0_SCOM_PE_HOLD_OUT: mcerpt1(8) charb0_scom_pe_hold_out <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT1_DISP0_SCOM_STATE_PE_HOLD_OUT: mcerpt1(9) disp0_scom_state_pe_hold_out <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT1_SBOX0_SCOM_CL_PE_HOLD_OUT: mcerpt1(10) sbox0_scom_cl_pe_hold_out <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT1_SBOX0_SCOM_CLAO_PE_HOLD_OUT: mcerpt1(11) sbox0_scom_clao_pe_hold_out <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT1_SBOX0_SCOM_INT_PE_HOLD_OUT: mcerpt1(12) sbox0_scom_int_pe_hold_out <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT1_CHARB1_SCOM_PE_HOLD_OUT: mcerpt1(13) charb1_scom_pe_hold_out <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT1_DISP1_SCOM_STATE_PE_HOLD_OUT: mcerpt1(14) disp1_scom_state_pe_hold_out <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT1_SBOX1_SCOM_CL_PE_HOLD_OUT: mcerpt1(15) sbox1_scom_cl_pe_hold_out <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT1_SBOX1_SCOM_CLAO_PE_HOLD_OUT: mcerpt1(16) sbox1_scom_clao_pe_hold_out <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT1_SBOX1_SCOM_INT_PE_HOLD_OUT: mcerpt1(17) sbox1_scom_int_pe_hold_out <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT1_CHARBF0_SCOM_PE_HOLD_OUT: mcerpt1(18) charbf0_scom_pe_hold_out <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT1_CHARBF1_SCOM_PE_HOLD_OUT: mcerpt1(19) charbf1_scom_pe_hold_out <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT1_ASHIFT0_SCOM_PE_HOLD_OUT: mcerpt0(20) ashift0_scom_pe_hold_out <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT1_ASHIFT1_SCOM_PE_HOLD_OUT: mcerpt1(21) ashift1_scom_pe_hold_out <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT1_WDF0_OVERRUN0_HOLD_OUT: mcerpt1(23) wdf0_overrun0_hold_out <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT1_WDF0_OVERRUN1_HOLD_OUT: mcerpt1(24) wdf0_overrun1_hold_out <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25:32</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT1_WDF1_OVERRUN0_HOLD_OUT: mcerpt1(33) wdf1_overrun0_hold_out <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT1_WDF1_OVERRUN1_HOLD_OUT: mcerpt1(34) wdf1_overrun1_hold_out <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:43</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT1_WDF0_OVERRUN_TAG_Q: mcerpt1(44 to 50) wdf0_overrun_tag_q <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:57</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT1_WDF1_OVERRUN_TAG_Q: mcerpt1(44 to 50) wdf1_overrun_tag_q <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:59</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT1_RCMD0_ADDRESS_PARITY_ERROR_ON_CAR3: Parity error in Reflected Command Address Bus 0 on car3. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT1_RCMD1_ADDRESS_PARITY_ERROR_ON_CAR3: Parity error in Reflected Command Address Bus 1 on car3. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT1_RCMD2_ADDRESS_PARITY_ERROR_ON_CAR3: Parity error in Reflected Command Address Bus 2 on car3. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERPT1_RCMD3_ADDRESS_PARITY_ERROR_ON_CAR3: Parity error in Reflected Command Address Bus 3 on car3. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Mirrored Memory Configuration Register Channel 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C20"</A>000000000C010C20 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.PBI01.SCOMFIR.MCFGPM0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCFGPM0_Q_0_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGPM0_VALID: Enable mirrored configuration register for channel 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGPM0_GROUP_BASE_ADDRESS: Specify Base Address for Memory Mirroring on Channel 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGPM0_GROUP_SIZE: Specify Size of Memory Mirroring region on Channel 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Mirrored Memory Hole Configuration Register Channel 0 (MCFGPM0A)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C21"</A>000000000C010C21 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.PBI01.SCOMFIR.MCFGPM0A</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCFGPM0A_Q_0_INST.LATC.L2(0:61) [00000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGPM0A_HOLE_VALID: When set, MCFGPA hole facility values are valid. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGPM0A_HOLE_LOWER_ADDRESS: Hole lower address boundary. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGPM0A_RESERVED_16_21: Reserved[16:21] <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGPM0A_SMF_VALID: When set, the MCFGPM0 secure memory facility (SMF) BAR is enabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGPM0A_SMF_EXTEND_TO_END_OF_RANGE: When set, the MCFGPM0A SMF upper address is assumed to go to the end of the <BR>range behind the current memory controller. This is required because <BR>the upper bar is set to one address after the end of the hole. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGPM0A_SMF_LOWER_ADDRESS: MCFGPM0A SMF lower address boundary. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43:61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGPM0A_SMF_UPPER_ADDRESS: MCFGPM0A SMF upper address boundary. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Performance Register 4 (MCPERF4)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C22"</A>000000000C010C22 (SCOM3)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.ATCL.CL.CLSCOM.MCPERF4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.ATCL.CL.CLSCOM.MCPERF4A_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.ATCL.CL.CLSCOM.MCPERF4B_Q_16_INST.LATC.L2(16:31) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM3</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF4_EN_PSAVE_READ_RETRY: When set, mcs_dstl_read_psave is pulsed for each read (RRTO) retry due to cl fullness <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF4_EN_PSAVE_WRITE_RETRY: When set, mcs_dstl_write_psave is pulsed for each write (HPC_WR, IG_WR, WRTO, AMO) retry due to cl fullness <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF4_PSAVE_NUM_CL_READ: If the number of active CL read ops (RRTO), across all 4 slices, is greater than this value, mcs_dstl_read_psave is set active <BR>Threshold is in units of 4 CL entries. Default value is x20 (d32, off) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF4_PSAVE_NUM_CL_WRITE: If the number of active CL write ops (HPC_WR, IG_WR, WRTO, AMO), across all 4 slices, is greater than this value, mcs_dstl_write_psave is set active <BR>Threshold is in units of 4 CL entries. Default value is x20 (d32, off) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF4_PSAVE_NUM_WRBUF: If the number of active 128-byte write buffers, across all 4 slices, is greater than this value, mcs_dstl_write_psave is set active <BR>Threshold is in units of 2 128-byte wrbuf entries. Default value is x20 (d32, off) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF4_PSAVE_NUM_RMWBUF: If the number of active 128-byte rmw buffers, across all 4 slices, is greater than this value, mcs_dstl_write_psave is set active <BR>Threshold is in units of 2 128-byte rmwbuf entries. Default value is x20 (d32, off) <BR>The zero value for this dial is 2*(16-MCPERF2_NUM_RWM_BUF), so for exmaple to set the threshold to 4 rmw buffers, <BR>the dial value is (2*(16-MCPERF2_NUM_RWM_BUF)) + 2 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF4_RBUF_FULL_PRESCALE: Prescale divider on read data avail to idle timer decrement pulse, for pf+1 ops. 000 = divide by 1, 001 = divide by 2, and so on <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF4_RESERVED29_31: Reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Performance Register 0 (MCPERF0)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C23"</A>000000000C010C23 (SCOM3)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.ATCL.CL.CLSCOM.MCPERF0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.ATCL.CL.CLSCOM.MCPERF0A_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.ATCL.CL.CLSCOM.MCPERF0B_Q_16_INST.LATC.L2(16:31) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.ATCL.CL.CLSCOM.MCPERF0C_Q_32_INST.LATC.L2(32:47) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.ATCL.CL.CLSCOM.MCPERF0D_Q_48_INST.LATC.L2(48:63) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM3</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF0_EN_CL_DIS_LIMIT_NSQ: When set, nsq depth is limited with disp cl_dis, up to 32 entires can be logically removed from nsq</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF0_EN_AMO_LIMIT_SUM: When set, AMO retry limit is the sum of current amo count from each slice, <BR>as set by MCPERF0_AMO_Limit_Sum <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF0_NUM_WRBUF_ACTIVE: Number of write buffers active, per slice, in units of 64B buffers. Max value is x20</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF0_SUBCH_COUNT_LIMIT: Subchannel count limit, defaults to b1000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF0_NUM_HA_RSVD: Number of CL machines reserved for HA ops, static settting</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF0_NUM_HTM_RSVD: Number of CL machines reserved for HTM ops per slice</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF0_AMO_LIMIT: AMO coherency operation (not AMO ttype) limit per slice. If the MC receives a AMO op, and the <BR>number of active command list entries is greater than MCPREF0(20:24), <BR>retry the operation (rty_lpc). This value must be greater than three. <BR>Both MCPERF0_AMO_Limit and MCPERF0_AMO_Limit_Sum (if enabled) are independently used to determine AMO limits per slice <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25:29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF0_PREFETCH_LIMIT: Prefetch operation limit per slice. If the MC receives a pref_go_m, pref_go_s, cl_dma_rd, <BR>cl_rd_nc ttype, or internally-generated extended prefetch op, and the number of active <BR>read command list entries is greater than MCPREF0(25:29), <BR>retry the operation (rty_lpc). This value must be greater than zero. <BR>Enabled if MCMODE1_En_EPF_CL_Limit is zero. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30:34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF0_FASTPATH_LIMIT: Fastpath limit per slice. If the MC receives a Fastpath op, and the <BR>number of active command list entries is greater than MCPREF0(30:34), drop the <BR>fastpath operation. This value must be greater than zero. <BR>Enabled if MCMODE1_En_EPF_CL_Limit is zero. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF0_WR_RSVD_LOWER_OR_STATIC_LIMIT: Number of CL machines reserved for HPC_WR or CP_IG ops per slice</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39:42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF0_NUM_CP_WRBUF_RSVD: Number of write buffers reserved for CP ops, per slice, in units of 128B buffers.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43:46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF0_EPF_LIMIT: Extended prefetch limit, per slice - do not dispatch epf ops if num sq entries (in pairs), <BR>num of rmw buffers in use (in pairs), or num of cl entries in uses (in units of 4 cls) exceeds this value <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47:50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF0_AMO_LIMIT_SUM: When MCPERF0_En_AMO_Limit_Sum is set, this field determines the AMO retry limit, in units of 8 cl entries. <BR>The number of AMO coherency ops in each slice is added and compared to this value. <BR>Both MCPERF0_AMO_Limit and MCPERF0_AMO_Limit_Sum (if enabled) are independently used to determine AMO limits per slice. <BR>If MCPERF0_En_Amo_Limit_Sum is set, this field must be greater than zero <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF0_WRAP_MODE: Wrap mode - when set, only allow nsq op if both read and write subchannels are available (to serialize cmds to dstl in wrap mode)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF0_NUM_CL_ACTIVE: Number of Commands lists to use, per slice. Value must be greater that or equal to the number of command list entries that are not disabled</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF0_NUM_HA_RSVD_SEL: Select ttypes for Num HA Reserved: 00 = HA, 01 = Write, 10 = Read</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF0_NUM_HTM_WRBUF_RSVD: Number of write buffers reserved for HTM ops, per slice, in units of 128B buffers.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Performance Register 2 (MCPERF2)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C24"</A>000000000C010C24 (SCOM3)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.ATCL.CL.CLSCOM.MCPERF2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.ATCL.CL.CLSCOM.MCPERF2A_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.ATCL.CL.CLSCOM.MCPERF2B_Q_16_INST.LATC.L2(16:31) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.ATCL.CL.CLSCOM.MCPERF2C_Q_32_INST.LATC.L2(32:47) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.ATCL.CL.CLSCOM.MCPERF2D_Q_48_INST.LATC.L2(48:63) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM3</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_PF_DROP_VALUE0: PF drop value for tsize 3:4 = 00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_PF_DROP_VALUE1: PF drop value for tsize 3:4 = 01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_PF_DROP_VALUE2: PF drop value for tsize 3:4 = 10</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_PF_DROP_VALUE3: PF drop value for tsize 3:4 = 11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_DISABLE_DROPABLE: When set, dropable ops are disabled (command queue priority 0x never set)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13:16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_EPF_CL_LIMIT_THRESH: Threshold for EPF Mod CL limit event count (epf hit/epf disp, or rd_no_pf/256 cycles) <BR>in units of 16 count events for epf hit/epf disp, or 2 count events for rd_no_pf/256 cycles <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_PERF_SLICE: Latency measurements observe tag 0 in the cmdlist slice selected by this dial (e.g. tag 0x00, 0x20, 0x40, 0x60)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_HTM_ARMW_ADD_RSVD_P10D20: p10d20 - When set, nest HTM armw_add and ci_pr_w ops are included in HTM cl and wrbuf reservations, <BR>and cmdlist timeouts for these operations can be disabled with <BR>MCTO_Disable_Hardware_Trace_Manager_Hang. When reset, nest HTM armw_add and ci_pr_w ops are not included <BR>in HTM cl and wrbuf reservations, and cmdlist timeouts for these operations cannot be <BR>disabled with MCTO_Disable_Hardware_Trace_Manager_Hang. <BR>Note that the nest HTM does not issue armw_add ops in P10 <BR>see HW520802 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_SPARE20_23: 20:22 = 000 no select fastpath disable <BR>20:22 = 001 select read spec cancel history AND busy fastpath disable <BR>20:22 = 010 select busy fastpath disable <BR>20:22 = 100 select read spec cancel history fastpath disable <BR>20:22 = 110 select read spec cancel history OR busy fastpath disable <BR>23,36,49 = 000 no select spec rd disable <BR>23,36,49 = 001 select read spec cancel history AND busy spec rd disable <BR>23,36,49 = 010 select busy spec rd disable <BR>23,36,49 = 100 select read spec cancel history spec_rd disable <BR>23,36,49 = 110 select read spec cancel history OR busy spec_rd disable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_NSQ_LFSR_CNTL: NSQ LFSR controls: 0:2 control lfsr blocking, 3 is not used</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_SQ_LFSR_CNTL: SQ LFSR controls: 0:1 control sq_full, <BR>2 enables 256 lfsr block nsq, 3 not used <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_EN_CHARB_CMD_STALL: When set, enables charb nsq cmd stall</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_EN_CHARB_RRQ_STALL: When set, enables charb RRQ stall</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_EN_CHARB_WRQ_STALL: When set, enables charb WRQ stall</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_EN_CHARB_MERGE_STALL: When set, enables charb Merge stall</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_SPARE36: Spare untimed cfg bit from clscom to disp, all slices <BR>see MCPERF2_Spare20_23 description <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_RCTRL_CONFIG: 37 = reserved, 38 = all ops through tag fifo, 39 = reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_EPF_EPS_DEC_CNTL: 00 = invalid <BR>01 = dec epf epsilon with car4_valid_read_no_pf <BR>10 = dec epf epsilon with rdbuf full signal from read <BR>11 = dec epf epsilon with both rdbuf full signal from read and car4_valid_read_no_pf <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_EPF_CL_LIMIT_MOD_CNTL: valid if MCMODE1_En_EPF_CL_Limit is set <BR>00 = do not adjust EPF CL Limit (value equals MCPERF0_Prefetch_Limit) <BR>01 = adjust EPF CL Limit based on rd_no_pf/64 cycles (value varies between MCPERF0_Prefetch_Limit(hwm) and MCPERF0_Fastpath_Limit(lwm)) <BR>10 = adjust EPF CL Limit based on epf hit/epf disp (value varies between MCPERF0_Prefetch_Limit(hwm) and MCPERF0_Fastpath_Limit(lwm)) <BR>11 = invalid <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_NUM_CLEAN: Max number of clean lines that can be kept, per slice. This value must be 2 or more less than MCPERF2_Num_RMW_Buf</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_SPARE_49: Spare untimed cfg bit from clscom to disp, all slices <BR>see MCPERF2_Spare20_23 description <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_NUM_RMW_BUF: Max number of 128-byte RMW buffers that can be used, per slice</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55:58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_RMW_BUF_THRESH: Disable fp, spec if number of 128-byte RMW buffers is use is gt this thresh (in units of RMW buffer pairs, per slice)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_BYP_RETRY_FULL: Cancel command bypass ops when getting close to full. 00 = cancel at N-8, 01 = cancel at N-12, <BR>10 = cancel at N-16, 11 = cancel at N-20. Default is 00 <BR>If set to 00, MCPER0_Num_CL_Active must be > 9 , if set to 01, MCPER0_Num_CL_Active must be > 13 <BR>If set to 10, MCPER0_Num_CL_Active must be > 17, if set to 11, MCPER0_Num_CL_Active must be > 21 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_DIS_NUM_CLEAN_MOD: disable adjustment of cfg_num_clean based on rmw buffer fullness, <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_EN_DYN_RSVD_P10D20: When reset, setting MCPERF2_Load_Rsvd_Values causes reservation value to be immediately loaded <BR>When set, setting MCPERF2_Load_Rsvd_Values causes reservation value to be loaded after all <BR>cmdlist entries are either idle or clean, added to support CHTM <BR>see HW522118 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_LOAD_RSVD_VALUES: When set, load cl reservation values. Must be reset before being set again</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC AMO Cache Collision Rules, Controls</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C25"</A>000000000C010C25 (SCOM3)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.ATCL.CL.CLSCOM.MCAMOC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.ATCL.CL.CLSCOM.MCAMOC_Q_0_INST.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM3</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCAMOC_ENABLE_CLEAN: When set, command list clean state is enabled for AMO coherency ops</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCAMOC_FORCE_PF_DROP0: When set, force pf drop value to zero, if pf fullness thesh exceeded</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCAMOC_FORCE_PF_DROP1: When set, force pf drop value to one, if pf fullness thesh exceeded</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCAMOC_EN_RD_FROM_AMOC: Enable sourcing of read data from clean AMOC line</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCAMOC_WRTO_AMO_COLLISION_RULES: Controls AMO/WRTO collision rules by ttype - when set, ttype is AMO. When reset, ttype is WRTO When ttype is AMO, multiple ops to the same address can be queued If dial bit 2 (MCAMOC register bit 6) is set (ci_pr_w), MCPERF3_128B_CI_PR_W must be reset 4 - dma_pr_w 5 - pr_dma_inj 6 - ci_pr_w 7 - ci_pr_ooo_w 8 - armw_and 9 - armw_add 10 - armw_xor 11 - armw_or 12 - armwf_and 13 - armwf_add 14 - armwf_cas_u 15 - armwf_cas_e 16 - armwf_cas_ne 17 - armwf_xor 18 - armwf_or 19 - hca* 20 - pte* 21 - armw_cas_t 22 - armwf_cas_inc_b 23 - armwf_cas_inc_e 24 - armwf_cas_dec_b 25 - armw_cas_imax_u 26 - armw_cas_imax_s 27 - armw_cas_imin_u 28 - armw_cas_imin_s</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCAMOC_AMO_SIZE_SELECT: Select size of rd->wdf data, rw, wrbuf for amo ops <BR>Dial enums:<BR>128B=>0b100<BR>128B_RW_64B_DATA=>0b001<BR>64B=>0b011</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCAMOC_ENABLE_CLEAN_WRTO: When set, command list clean state is enabled for rmw WRTO coherency ops <BR>This dial if forced to the OFF state if MCPERF3_Rmwbuf_Done_Eq_Write_Done = OFF <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCAMOC_SUBCH_FAIR_COUNT_P10D20: Number of cmdlist entries, per slice, to reserve for subcha and subchb ops, <BR>per slice, For example, if set to "00010", up to 30 subcha and 30 subchb ops <BR>can be dispatched per slice. For this case, if 30 subcha ops are active, <BR>future subcha ops are retried on the PowerBus until the num of subcha cmdlists <BR>drops below 30. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCAMOC_CMDLIST_DEBUG_SEL_P10D20: p10d20 - cmdlist debug mux selects: <BR>(38:39) = cmdlist debug slice0 controls: 00 = slice0, 01 - slice1, 10 = slice2, 11 = sclice3 <BR>(40:41) = cmdlist debug slice1 controls <BR>(42:43) = cmdlist debug slice2 controls <BR>(44:45) = cmdlist debug slice3 controls <BR>(46:47) = sboxf/charbf debug controls <BR>see HW519243 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MCS Epsilon Register (MCEPS)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C26"</A>000000000C010C26 (SCOM3)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.ATCL.CL.CLSCOM.MCEPSQ</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.ATCL.CL.CLSCOM.MCEPS_Q_0_INST.LATC.L2(0:55) [00000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM3</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCEPSQ_JITTER_EPSILON: Epsilon value for ops not requiring epsilon protection</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCEPSQ_LOCAL_NODE_EPSILON: Epsilon value for Local Node scope ops requiring epsilon protection</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCEPSQ_NEAR_NODAL_EPSILON: Epsilon value for Near Nodal scope ops requiring epsilon</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCEPSQ_GROUP_EPSILON: Epsilon value for Group scope ops requiring epsilon protection</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCEPSQ_REMOTE_NODAL_EPSILON: Epsilon value for Remote Nodal scope ops requiring epsilon</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCEPSQ_VECTOR_GROUP_EPSILON: Epsilon value for Vector Group scope ops requiring epsilon</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCEPSQ_EPF_EPSILON: Epsilon value for EPF guard time, read data available to idle, if no rcmd hit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MCS Busy Control Register (MCBUSY)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C27"</A>000000000C010C27 (SCOM3)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.ATCL.CL.CLSCOM.MCBUSYQ</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.ATCL.CL.CLSCOM.MCBUSY_Q_0_INST.LATC.L2(0:43) [00000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM3</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCBUSYQ_ENABLE_BUSY_COUNTERS: When set, I-side speculation avoidance output signals are active</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCBUSYQ_BUSY_COUNTER_WINDOW_SELECT: Busy counter window select <BR>Dial enums:<BR>256_CYCLES=>0b100<BR>512_CYCLES=>0b010<BR>1024_CYCLES=>0b001</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCBUSYQ_BUSY_COUNTER_THRESHOLD0: Busy counter threshold 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCBUSYQ_BUSY_COUNTER_THRESHOLD1: Busy counter threshold 1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCBUSYQ_BUSY_COUNTER_THRESHOLD2: Busy counter threshold 2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCBUSYQ_ENABLE_AGGRESSIVE_BUSY: When set, lpc_th is updated mid-cycle if thresholds are exceeded</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCBUSYQ_RSVD_35_37: Reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCBUSYQ_EARLY_HANG_CNTL_P10D20: 38 = retry all pb if early hang <BR>39 = stall all ds commands (except mem_cntl) if early hang <BR>40 = stall all ds read commands if early hang <BR>41 = stall all ds write commands if early hang <BR>42 = pulse to WAT if early hang <BR>43 = level to WAT if early hang <BR>If bit 39 is set, bits 40 and 41 are dont care <BR>If bit 43 is set, bit 42 is dont care <BR>see HW521924 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MCS Error Inject Register (MCERRINJ)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C28"</A>000000000C010C28 (SCOM3)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.ATCL.CL.CLSCOM.MCERRINJ</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.ATCL.CL.CLSCOM.MCERRINJ_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM3</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERRINJ_WB_ERR_INJ: 0 - inject error <BR>1 - 0 = continuous, 1 = one shot <BR>2 - 0 = CE, 1 = UE <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERRINJ_RESERVED3_6: Reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERRINJ_RESET_KEEPER: reset_keeper</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MCS EBus Select Command List (MCEBUSCL)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C29"</A>000000000C010C29 (SCOM3)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.ATCL.CL.CLSCOM.MCEBUSCL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.ATCL.CL.CLSCOM.MCEBUSCL_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM3</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCEBUSCL_SEL_EBUS_CLS0: When set, cls0 ebus output is selected, controlled by MCEBUSCL_sel_ebus_eventb</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCEBUSCL_SEL_EBUS_CLS1: When set, cls1 ebus output is selected, controlled by MCEBUSCL_sel_ebus_eventb</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCEBUSCL_SEL_EBUS_CLS2: When set, cls2 ebus output is selected, controlled by MCEBUSCL_sel_ebus_eventb</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCEBUSCL_SEL_EBUS_CLS3: When set, cls3 ebus output is selected, controlled by MCEBUSCL_sel_ebus_eventb</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCEBUSCL_SEL_EBUS_EVENTA: When set, eventa outputs from cls[0:3] are selected.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCEBUSCL_SEL_EBUS_EVENTB: When set, eventa outputs from cls[0:3] are selected.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCEBUSCL_SEL_EBUS_SUM_P10D20: p10d20 - when set, outputs from cls[0:3] are summed, and divided by four.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCEBUSCL_RESERVED7_15: Reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MCS WAT Control (MCWAT)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C2A"</A>000000000C010C2A (SCOM3)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.ATCL.CL.CLSCOM.MCWAT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.ATCL.CL.CLSCOM.MCWAT_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM3</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWAT_CHARB_WAT_CMD_STALL_SEL: WAT charb cmd stall action select - bit 0 selects wat event0, bit 1 selects wat event1, and so on</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWAT_DISP_RETRY_SEL: Bit 17 - force retry full on rcmd0, with wat event0 <BR>Bit 18 - force retry full on rcmd1, with wat event1 <BR>Bit 19 - force retry full on rcmd2, with wat event2 <BR>Bit 20 - force retry full on rcmd3, with wat event3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWAT_RESERVED8_9: Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWAT_ENABLE_EARLY_HANG: Use early hang pulse from misc for cmdlist timeout timebase <BR>Enable early hang signal from cmdlist to pbi WAT <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWAT_ENABLE_EARLY_HANG_PULSE:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWAT_CHARB_WAT_RRQ_STALL_SEL: WAT charb read cmd stall action select - bit 0 selects wat event0, bit 1 selects wat event1, and so on</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWAT_CHARB_WAT_WRQ_STALL_SEL: WAT charb write cmd stall action select - bit 0 selects wat event0, bit 1 selects wat event1, and so on</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWAT_CHARB_WAT_MERGE_STALL_SEL: WAT charb merge stall action select - bit 0 selects wat event0, bit 1 selects wat event1, and so on</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWAT_CHARB_WAT_DEALLOC_STALL_SEL: WAT charb dealloc stall action select - bit 0 selects wat event0, bit 1 selects wat event1, and so on</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWAT_CHARB_WAT_CRESP_STALL_SEL: WAT charb stall cresp action select - bit 0 selects wat event0, bit 1 selects wat event1, and so on</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWAT_WAT_BLOCK_WRBUF_AVAIL: disp wat block wrbuf avail (retry writes only) - bit 0 selects wat event0, bit 1 selects wat event1, and so on</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWAT_CLX_DEBUG_SUM_MASK: Command list debug sum mask, see mc_debug_mux4_rlm.vhdl <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWAT_EN_DEBUG_OR: enable OR of cmdlist int debug bux with upstream debug busl <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWAT_RRTO_NO_RETRY_OTHER_P10D20: If set, presp for RRTO hit queued RRTO in its pre-cresp window is retry_lpc only <BR>If reset, presp for RRTO hit queued RRTO in its pre-cresp window is retry_lpc and retry_other (dd1 behavior) <BR>see HW539462 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWAT_RESERVED60_63: Reserved <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Performance Register 3 (MCPERF3)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C2B"</A>000000000C010C2B (SCOM3)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.ATCL.CL.CLSCOM.MCPERF3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.ATCL.CL.CLSCOM.MCPERF3A_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.ATCL.CL.CLSCOM.MCPERF3B_Q_16_INST.LATC.L2(16:31) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.ATCL.CL.CLSCOM.MCPERF3C_Q_32_INST.LATC.L2(32:47) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.ATCL.CL.CLSCOM.MCPERF3D_Q_48_INST.LATC.L2(48:63) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM3</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_EN_DROP_PLS_F_FULL: Enable variable PF drop pulse interval, based on cl fullness</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_DIS_DROPABLE_HP: Disable HP for dropable ops in sq, nsq</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_EN_PF_CONF_RETRY: Enable pf retry based on cl fullness and confidence level</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_DROP_PLS_DIV00: Divisor for PF drop counter for confidence level 00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_DROP_PLS_DIV01: Divisor for PF drop counter for confidence level 01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_DROP_PLS_DIV10: Divisor for PF drop counter for confidence level 10</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_DROP_PLS_DIV11: Divisor for PF drop counter for confidence level 11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15:18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_PF_CONF_RETRY_THRESH0: Retry threshold for pf retry for confidence level 00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_PF_CONF_RETRY_THRESH1: Retry threshold for pf retry for confidence level 01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23:26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_PF_CONF_RETRY_THRESH2: Retry threshold for pf retry for confidence level 10</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_PF_CONF_RETRY_THRESH3: Retry threshold for pf retry for confidence level 11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_WRBUF_DONE_EQ_WRITE_DONE: When set, wrbuf is not deallocated until write done time <BR>Must be set if write retries are possible <BR>If reset, set USTLFAILMASK_checkstop_enable_mask(10) to cause a checkstop if a wr fail retry response is received <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_RMWBUF_DONE_EQ_WRITE_DONE: When set, rmwbuf is not deallocated until write done time <BR>If reset, MCAMOC_Enable_Clean_WRTO is forced to OFF in hardware <BR>Must be set if write retries are possible <BR>If reset, set USTLFAILMASK_checkstop_enable_mask(10) to cause a checkstop if a wr fail retry response is received <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_EN_MDI_UPDATE_MIRROR: Enable broadcast mirror writes for all mdi updates</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_EN_MDI_UPDATE_MIRROR_DCBZ_TM: Enable broadcast mirror writes for dcbz_tm mdi updates only</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_SPARE_35_36: Spare untimed cfg bits from clscom to disp, all slices</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_HP_PF_EQ_LP_RD: Enable hp pf prior = lp rd prior in cmdlist queues <BR>Valid combinations are [37:38] = 00, 10, 11 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_LP_PF_EQ_LP_RD: Enable lp pf prior = lp rd prior in cmdlist queues <BR>Valid combinations are [37:38] = 00, 10, 11 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_ENABLE_CRESP_STALL: Enable stall of mcs_df_cresp* interface arb</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_ENABLE_RMW_BUF_DEALLOC_STALL: Enable stall of rmw dealloc interface arb</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_ENABLE_PROMOTE_RESET_DROP: When set, enables pf promote reset dropable bit in clstate, for non-spec ops</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_DISABLE_READ_HIT_AMO_WINDOW: Disable read hit amo fairness window</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_ENABLE_CP_M_MDI0_LOCAL_ONLY: When set, cp_m sets MDI = 0 for local scope only</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_EN_HWFM_RETRY_ALT_P10D20: If set, mirror retry reads due to data errors are always done to the other (secondary) subchannel, <BR>regardless of the hwfm or fail state of the other subchannel (reverts to dd1 behavior) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_128B_CI_PR_W: When set, 128B ci_pr_w ops are done as writes. <BR>When reset, 128B ci_pr_w ops are done as rmws. <BR>If set, MCAMOC_WRTO_AMO_Collision_Rules dial bit 2, ci_pr_w, must be reset. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_HP_WR_EQ_LP_RD: Enable hp wr prior = lp rd prior in cmdlist queues <BR>Valid combinations of [46:47] = 01, 10 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_HP_WR_EQ_HP_RD: Enable hp wr prior = hp rd prior in cmdlist queues <BR>Valid combinations of [46:47] = 01, 10 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_NSQ_LOC0_CNT_SEL: Select when to force NSQ entry0 out of NSQ <BR>If set to b000, force NSQ loc0 is disabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_SQ_LOC0_CNT_SEL: Select when to force SQ entry0 out of SQ <BR>If set to b000, force SQ loc0 is disabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_TIMEOUT_FORCE_RETRY: When set, force read error retry if cmdlist timeout <BR>Avoids hang if continous rty (non-error, protocol) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_TIMEOUT_FORCE_CH_FAIL: When set, force channel fail if write retry detected after cmdlist timeout <BR>Avoids hang if continous write rty (non-error, protocol) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_DISABLE_RETRY_AMO_HPC_WR_BAD_CR: When set, disable retry snooper amo in hpc_wr post bad cresp window (HW485476) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_EN_INBAND_NO_DISP_WIN: When set, enable retry non inband ops after inband retry thresh <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_INBAND_NO_DISP_THRESH: Number of inband retries before all non inband ops are retried, <BR>in units of 4 retries, if MCPERF3_En_Inband_No_Disp_win is set <BR>Also used for number of reads in flight threshold, per slice, <BR>if MCMODE1_En_Block_PF_Rd_in_Flight is set <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Array Access Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C2C"</A>000000000C010C2C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.PBI01.SCOMFIR.AACR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.AACR_Q_0_INST.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AACR_BUFFER: <BR>Dial enums:<BR>RD0_BUFFER=>0b0<BR>RD1_BUFFER=>0b1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AACR_ADDRESS: array doubleword address: 1=rsvd, 2:8=32 byte address, 9:10=8byte address <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AACR_AUTOINC: when set, the AACR address field is incremented after each access to AAER <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Array Access Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C2D"</A>000000000C010C2D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.PBI01.SCOMFIR.AADR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.READ_DATA_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.READ_DATA_Q_16_INST.LATC.L2(16:31) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.READ_DATA_Q_32_INST.LATC.L2(32:47) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.READ_DATA_Q_48_INST.LATC.L2(48:63) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AADR_DATA: Array data(0:63) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Array Access ECC Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C2E"</A>000000000C010C2E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.PBI01.SCOMFIR.AAER</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.READ_DATA_Q_64_INST.LATC.L2(64:72) [000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:8</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AAER_TAG_ECC: Array data(64:72). <BR>The contents of this register can be in either of two formats: <BR> * BUS format: bit 0 is I-series tag bit; bits 1:8 are 8-byte ecc. <BR> * MEM format: bits 0:7 are memory ecc bits ('metadata' is in bit 0); bit 8 is unused <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MCS Spare Mode Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C2F"</A>000000000C010C2F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.PBI01.SCOMFIR.MCMODE3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCMODE3_Q_0_INST.LATC.L2(0:25) [00000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE3_CFG_MULTI_TID: Enable multiple topology ID translation <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE3_CFG_TID_4TB_MODE: cfg_tid_4tb_mode = 0 - run in 32TB mode (default) <BR>cfg_tid_4tb_mode = 1 - run in 4TB mode <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE3_CFG_TID0_VALID: Enable topology ID0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE3_CFG_TID1_VALID: Enable topology ID1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE3_CFG_TID2_VALID: Enable topology ID2 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE3_CFG_TID3_VALID: Enable topology ID3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE3_CFG_TID0: 5bit value of topology ID 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE3_CFG_TID1: 5bit value of topology ID 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE3_CFG_TID2: 5bit value of topology ID 2 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21:25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCMODE3_CFG_TID3: 5bit value of topology ID 3 <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Mirrored Memory Configuration Register Channel 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C30"</A>000000000C010C30 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.PBI01.SCOMFIR.MCFGPM1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCFGPM1_Q_0_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGPM1_VALID: Enable mirrored configuration register for Channel 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGPM1_GROUP_BASE_ADDRESS: Specify Base Address for Memory Mirroring on Channel 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGPM1_GROUP_SIZE: Specify Size of Memory Mirroring region on Channel 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Mirrored Memory Hole Configuration Register Channel 0 (MCFGPM1A)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C31"</A>000000000C010C31 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.PBI01.SCOMFIR.MCFGPM1A</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.PBI01.SCOMFIR.MCFGPM1A_Q_0_INST.LATC.L2(0:61) [00000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGPM1A_HOLE_VALID: When set, MCFGPA hole facility values are valid. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGPM1A_HOLE_LOWER_ADDRESS: Hole lower address boundary. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGPM1A_RESERVED_16_21: Reserved[16:21] <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGPM1A_SMF_VALID: When set, the MCFGPM1 secure memory facility (SMF) BAR is enabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGPM1A_SMF_EXTEND_TO_END_OF_RANGE: When set, the MCFGPM1A SMF upper address is assumed to go to the end of the <BR>range behind the current memory controller. This is required because <BR>the upper bar is set to one address after the end of the hole. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGPM1A_SMF_LOWER_ADDRESS: MCFGPM1A SMF lower address boundary. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43:61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCFGPM1A_SMF_UPPER_ADDRESS: MCFGPM1A SMF upper address boundary. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Performance Register 4 (MCPERF4)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C32"</A>000000000C010C32 (SCOM3)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.ATCL.CL.CLSCOM.MCPERF4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.ATCL.CL.CLSCOM.MCPERF4A_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.ATCL.CL.CLSCOM.MCPERF4B_Q_16_INST.LATC.L2(16:31) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM3</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF4_EN_PSAVE_READ_RETRY: When set, mcs_dstl_read_psave is pulsed for each read (RRTO) retry due to cl fullness <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF4_EN_PSAVE_WRITE_RETRY: When set, mcs_dstl_write_psave is pulsed for each write (HPC_WR, IG_WR, WRTO, AMO) retry due to cl fullness <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF4_PSAVE_NUM_CL_READ: If the number of active CL read ops (RRTO), across all 4 slices, is greater than this value, mcs_dstl_read_psave is set active <BR>Threshold is in units of 4 CL entries. Default value is x20 (d32, off) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF4_PSAVE_NUM_CL_WRITE: If the number of active CL write ops (HPC_WR, IG_WR, WRTO, AMO), across all 4 slices, is greater than this value, mcs_dstl_write_psave is set active <BR>Threshold is in units of 4 CL entries. Default value is x20 (d32, off) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF4_PSAVE_NUM_WRBUF: If the number of active 128-byte write buffers, across all 4 slices, is greater than this value, mcs_dstl_write_psave is set active <BR>Threshold is in units of 2 128-byte wrbuf entries. Default value is x20 (d32, off) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF4_PSAVE_NUM_RMWBUF: If the number of active 128-byte rmw buffers, across all 4 slices, is greater than this value, mcs_dstl_write_psave is set active <BR>Threshold is in units of 2 128-byte rmwbuf entries. Default value is x20 (d32, off) <BR>The zero value for this dial is 2*(16-MCPERF2_NUM_RWM_BUF), so for exmaple to set the threshold to 4 rmw buffers, <BR>the dial value is (2*(16-MCPERF2_NUM_RWM_BUF)) + 2 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF4_RBUF_FULL_PRESCALE: Prescale divider on read data avail to idle timer decrement pulse, for pf+1 ops. 000 = divide by 1, 001 = divide by 2, and so on <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF4_RESERVED29_31: Reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Performance Register 0 (MCPERF0)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C33"</A>000000000C010C33 (SCOM3)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.ATCL.CL.CLSCOM.MCPERF0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.ATCL.CL.CLSCOM.MCPERF0A_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.ATCL.CL.CLSCOM.MCPERF0B_Q_16_INST.LATC.L2(16:31) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.ATCL.CL.CLSCOM.MCPERF0C_Q_32_INST.LATC.L2(32:47) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.ATCL.CL.CLSCOM.MCPERF0D_Q_48_INST.LATC.L2(48:63) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM3</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF0_EN_CL_DIS_LIMIT_NSQ: When set, nsq depth is limited with disp cl_dis, up to 32 entires can be logically removed from nsq</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF0_EN_AMO_LIMIT_SUM: When set, AMO retry limit is the sum of current amo count from each slice, <BR>as set by MCPERF0_AMO_Limit_Sum <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF0_NUM_WRBUF_ACTIVE: Number of write buffers active, per slice, in units of 64B buffers. Max value is x20</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF0_SUBCH_COUNT_LIMIT: Subchannel count limit, defaults to b1000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF0_NUM_HA_RSVD: Number of CL machines reserved for HA ops, static settting</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF0_NUM_HTM_RSVD: Number of CL machines reserved for HTM ops per slice</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF0_AMO_LIMIT: AMO coherency operation (not AMO ttype) limit per slice. If the MC receives a AMO op, and the <BR>number of active command list entries is greater than MCPREF0(20:24), <BR>retry the operation (rty_lpc). This value must be greater than three. <BR>Both MCPERF0_AMO_Limit and MCPERF0_AMO_Limit_Sum (if enabled) are independently used to determine AMO limits per slice <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25:29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF0_PREFETCH_LIMIT: Prefetch operation limit per slice. If the MC receives a pref_go_m, pref_go_s, cl_dma_rd, <BR>cl_rd_nc ttype, or internally-generated extended prefetch op, and the number of active <BR>read command list entries is greater than MCPREF0(25:29), <BR>retry the operation (rty_lpc). This value must be greater than zero. <BR>Enabled if MCMODE1_En_EPF_CL_Limit is zero. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30:34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF0_FASTPATH_LIMIT: Fastpath limit per slice. If the MC receives a Fastpath op, and the <BR>number of active command list entries is greater than MCPREF0(30:34), drop the <BR>fastpath operation. This value must be greater than zero. <BR>Enabled if MCMODE1_En_EPF_CL_Limit is zero. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF0_WR_RSVD_LOWER_OR_STATIC_LIMIT: Number of CL machines reserved for HPC_WR or CP_IG ops per slice</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39:42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF0_NUM_CP_WRBUF_RSVD: Number of write buffers reserved for CP ops, per slice, in units of 128B buffers.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43:46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF0_EPF_LIMIT: Extended prefetch limit, per slice - do not dispatch epf ops if num sq entries (in pairs), <BR>num of rmw buffers in use (in pairs), or num of cl entries in uses (in units of 4 cls) exceeds this value <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47:50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF0_AMO_LIMIT_SUM: When MCPERF0_En_AMO_Limit_Sum is set, this field determines the AMO retry limit, in units of 8 cl entries. <BR>The number of AMO coherency ops in each slice is added and compared to this value. <BR>Both MCPERF0_AMO_Limit and MCPERF0_AMO_Limit_Sum (if enabled) are independently used to determine AMO limits per slice. <BR>If MCPERF0_En_Amo_Limit_Sum is set, this field must be greater than zero <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF0_WRAP_MODE: Wrap mode - when set, only allow nsq op if both read and write subchannels are available (to serialize cmds to dstl in wrap mode)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF0_NUM_CL_ACTIVE: Number of Commands lists to use, per slice. Value must be greater that or equal to the number of command list entries that are not disabled</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF0_NUM_HA_RSVD_SEL: Select ttypes for Num HA Reserved: 00 = HA, 01 = Write, 10 = Read</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF0_NUM_HTM_WRBUF_RSVD: Number of write buffers reserved for HTM ops, per slice, in units of 128B buffers.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Performance Register 2 (MCPERF2)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C34"</A>000000000C010C34 (SCOM3)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.ATCL.CL.CLSCOM.MCPERF2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.ATCL.CL.CLSCOM.MCPERF2A_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.ATCL.CL.CLSCOM.MCPERF2B_Q_16_INST.LATC.L2(16:31) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.ATCL.CL.CLSCOM.MCPERF2C_Q_32_INST.LATC.L2(32:47) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.ATCL.CL.CLSCOM.MCPERF2D_Q_48_INST.LATC.L2(48:63) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM3</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_PF_DROP_VALUE0: PF drop value for tsize 3:4 = 00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_PF_DROP_VALUE1: PF drop value for tsize 3:4 = 01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_PF_DROP_VALUE2: PF drop value for tsize 3:4 = 10</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_PF_DROP_VALUE3: PF drop value for tsize 3:4 = 11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_DISABLE_DROPABLE: When set, dropable ops are disabled (command queue priority 0x never set)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13:16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_EPF_CL_LIMIT_THRESH: Threshold for EPF Mod CL limit event count (epf hit/epf disp, or rd_no_pf/256 cycles) <BR>in units of 16 count events for epf hit/epf disp, or 2 count events for rd_no_pf/256 cycles <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_PERF_SLICE: Latency measurements observe tag 0 in the cmdlist slice selected by this dial (e.g. tag 0x00, 0x20, 0x40, 0x60)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_HTM_ARMW_ADD_RSVD_P10D20: p10d20 - When set, nest HTM armw_add and ci_pr_w ops are included in HTM cl and wrbuf reservations, <BR>and cmdlist timeouts for these operations can be disabled with <BR>MCTO_Disable_Hardware_Trace_Manager_Hang. When reset, nest HTM armw_add and ci_pr_w ops are not included <BR>in HTM cl and wrbuf reservations, and cmdlist timeouts for these operations cannot be <BR>disabled with MCTO_Disable_Hardware_Trace_Manager_Hang. <BR>Note that the nest HTM does not issue armw_add ops in P10 <BR>see HW520802 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_SPARE20_23: 20:22 = 000 no select fastpath disable <BR>20:22 = 001 select read spec cancel history AND busy fastpath disable <BR>20:22 = 010 select busy fastpath disable <BR>20:22 = 100 select read spec cancel history fastpath disable <BR>20:22 = 110 select read spec cancel history OR busy fastpath disable <BR>23,36,49 = 000 no select spec rd disable <BR>23,36,49 = 001 select read spec cancel history AND busy spec rd disable <BR>23,36,49 = 010 select busy spec rd disable <BR>23,36,49 = 100 select read spec cancel history spec_rd disable <BR>23,36,49 = 110 select read spec cancel history OR busy spec_rd disable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_NSQ_LFSR_CNTL: NSQ LFSR controls: 0:2 control lfsr blocking, 3 is not used</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_SQ_LFSR_CNTL: SQ LFSR controls: 0:1 control sq_full, <BR>2 enables 256 lfsr block nsq, 3 not used <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_EN_CHARB_CMD_STALL: When set, enables charb nsq cmd stall</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_EN_CHARB_RRQ_STALL: When set, enables charb RRQ stall</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_EN_CHARB_WRQ_STALL: When set, enables charb WRQ stall</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_EN_CHARB_MERGE_STALL: When set, enables charb Merge stall</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_SPARE36: Spare untimed cfg bit from clscom to disp, all slices <BR>see MCPERF2_Spare20_23 description <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_RCTRL_CONFIG: 37 = reserved, 38 = all ops through tag fifo, 39 = reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_EPF_EPS_DEC_CNTL: 00 = invalid <BR>01 = dec epf epsilon with car4_valid_read_no_pf <BR>10 = dec epf epsilon with rdbuf full signal from read <BR>11 = dec epf epsilon with both rdbuf full signal from read and car4_valid_read_no_pf <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_EPF_CL_LIMIT_MOD_CNTL: valid if MCMODE1_En_EPF_CL_Limit is set <BR>00 = do not adjust EPF CL Limit (value equals MCPERF0_Prefetch_Limit) <BR>01 = adjust EPF CL Limit based on rd_no_pf/64 cycles (value varies between MCPERF0_Prefetch_Limit(hwm) and MCPERF0_Fastpath_Limit(lwm)) <BR>10 = adjust EPF CL Limit based on epf hit/epf disp (value varies between MCPERF0_Prefetch_Limit(hwm) and MCPERF0_Fastpath_Limit(lwm)) <BR>11 = invalid <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_NUM_CLEAN: Max number of clean lines that can be kept, per slice. This value must be 2 or more less than MCPERF2_Num_RMW_Buf</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_SPARE_49: Spare untimed cfg bit from clscom to disp, all slices <BR>see MCPERF2_Spare20_23 description <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_NUM_RMW_BUF: Max number of 128-byte RMW buffers that can be used, per slice</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55:58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_RMW_BUF_THRESH: Disable fp, spec if number of 128-byte RMW buffers is use is gt this thresh (in units of RMW buffer pairs, per slice)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_BYP_RETRY_FULL: Cancel command bypass ops when getting close to full. 00 = cancel at N-8, 01 = cancel at N-12, <BR>10 = cancel at N-16, 11 = cancel at N-20. Default is 00 <BR>If set to 00, MCPER0_Num_CL_Active must be > 9 , if set to 01, MCPER0_Num_CL_Active must be > 13 <BR>If set to 10, MCPER0_Num_CL_Active must be > 17, if set to 11, MCPER0_Num_CL_Active must be > 21 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_DIS_NUM_CLEAN_MOD: disable adjustment of cfg_num_clean based on rmw buffer fullness, <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_EN_DYN_RSVD_P10D20: When reset, setting MCPERF2_Load_Rsvd_Values causes reservation value to be immediately loaded <BR>When set, setting MCPERF2_Load_Rsvd_Values causes reservation value to be loaded after all <BR>cmdlist entries are either idle or clean, added to support CHTM <BR>see HW522118 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF2_LOAD_RSVD_VALUES: When set, load cl reservation values. Must be reset before being set again</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC AMO Cache Collision Rules, Controls</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C35"</A>000000000C010C35 (SCOM3)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.ATCL.CL.CLSCOM.MCAMOC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.ATCL.CL.CLSCOM.MCAMOC_Q_0_INST.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM3</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCAMOC_ENABLE_CLEAN: When set, command list clean state is enabled for AMO coherency ops</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCAMOC_FORCE_PF_DROP0: When set, force pf drop value to zero, if pf fullness thesh exceeded</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCAMOC_FORCE_PF_DROP1: When set, force pf drop value to one, if pf fullness thesh exceeded</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCAMOC_EN_RD_FROM_AMOC: Enable sourcing of read data from clean AMOC line</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCAMOC_WRTO_AMO_COLLISION_RULES: Controls AMO/WRTO collision rules by ttype - when set, ttype is AMO. When reset, ttype is WRTO When ttype is AMO, multiple ops to the same address can be queued If dial bit 2 (MCAMOC register bit 6) is set (ci_pr_w), MCPERF3_128B_CI_PR_W must be reset 4 - dma_pr_w 5 - pr_dma_inj 6 - ci_pr_w 7 - ci_pr_ooo_w 8 - armw_and 9 - armw_add 10 - armw_xor 11 - armw_or 12 - armwf_and 13 - armwf_add 14 - armwf_cas_u 15 - armwf_cas_e 16 - armwf_cas_ne 17 - armwf_xor 18 - armwf_or 19 - hca* 20 - pte* 21 - armw_cas_t 22 - armwf_cas_inc_b 23 - armwf_cas_inc_e 24 - armwf_cas_dec_b 25 - armw_cas_imax_u 26 - armw_cas_imax_s 27 - armw_cas_imin_u 28 - armw_cas_imin_s</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCAMOC_AMO_SIZE_SELECT: Select size of rd->wdf data, rw, wrbuf for amo ops <BR>Dial enums:<BR>128B=>0b100<BR>128B_RW_64B_DATA=>0b001<BR>64B=>0b011</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCAMOC_ENABLE_CLEAN_WRTO: When set, command list clean state is enabled for rmw WRTO coherency ops <BR>This dial if forced to the OFF state if MCPERF3_Rmwbuf_Done_Eq_Write_Done = OFF <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCAMOC_SUBCH_FAIR_COUNT_P10D20: Number of cmdlist entries, per slice, to reserve for subcha and subchb ops, <BR>per slice, For example, if set to "00010", up to 30 subcha and 30 subchb ops <BR>can be dispatched per slice. For this case, if 30 subcha ops are active, <BR>future subcha ops are retried on the PowerBus until the num of subcha cmdlists <BR>drops below 30. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCAMOC_CMDLIST_DEBUG_SEL_P10D20: p10d20 - cmdlist debug mux selects: <BR>(38:39) = cmdlist debug slice0 controls: 00 = slice0, 01 - slice1, 10 = slice2, 11 = sclice3 <BR>(40:41) = cmdlist debug slice1 controls <BR>(42:43) = cmdlist debug slice2 controls <BR>(44:45) = cmdlist debug slice3 controls <BR>(46:47) = sboxf/charbf debug controls <BR>see HW519243 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MCS Epsilon Register (MCEPS)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C36"</A>000000000C010C36 (SCOM3)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.ATCL.CL.CLSCOM.MCEPSQ</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.ATCL.CL.CLSCOM.MCEPS_Q_0_INST.LATC.L2(0:55) [00000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM3</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCEPSQ_JITTER_EPSILON: Epsilon value for ops not requiring epsilon protection</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCEPSQ_LOCAL_NODE_EPSILON: Epsilon value for Local Node scope ops requiring epsilon protection</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCEPSQ_NEAR_NODAL_EPSILON: Epsilon value for Near Nodal scope ops requiring epsilon</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCEPSQ_GROUP_EPSILON: Epsilon value for Group scope ops requiring epsilon protection</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCEPSQ_REMOTE_NODAL_EPSILON: Epsilon value for Remote Nodal scope ops requiring epsilon</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCEPSQ_VECTOR_GROUP_EPSILON: Epsilon value for Vector Group scope ops requiring epsilon</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCEPSQ_EPF_EPSILON: Epsilon value for EPF guard time, read data available to idle, if no rcmd hit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MCS Busy Control Register (MCBUSY)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C37"</A>000000000C010C37 (SCOM3)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.ATCL.CL.CLSCOM.MCBUSYQ</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.ATCL.CL.CLSCOM.MCBUSY_Q_0_INST.LATC.L2(0:43) [00000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM3</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCBUSYQ_ENABLE_BUSY_COUNTERS: When set, I-side speculation avoidance output signals are active</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCBUSYQ_BUSY_COUNTER_WINDOW_SELECT: Busy counter window select <BR>Dial enums:<BR>256_CYCLES=>0b100<BR>512_CYCLES=>0b010<BR>1024_CYCLES=>0b001</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCBUSYQ_BUSY_COUNTER_THRESHOLD0: Busy counter threshold 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCBUSYQ_BUSY_COUNTER_THRESHOLD1: Busy counter threshold 1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCBUSYQ_BUSY_COUNTER_THRESHOLD2: Busy counter threshold 2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCBUSYQ_ENABLE_AGGRESSIVE_BUSY: When set, lpc_th is updated mid-cycle if thresholds are exceeded</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCBUSYQ_RSVD_35_37: Reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCBUSYQ_EARLY_HANG_CNTL_P10D20: 38 = retry all pb if early hang <BR>39 = stall all ds commands (except mem_cntl) if early hang <BR>40 = stall all ds read commands if early hang <BR>41 = stall all ds write commands if early hang <BR>42 = pulse to WAT if early hang <BR>43 = level to WAT if early hang <BR>If bit 39 is set, bits 40 and 41 are dont care <BR>If bit 43 is set, bit 42 is dont care <BR>see HW521924 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MCS Error Inject Register (MCERRINJ)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C38"</A>000000000C010C38 (SCOM3)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.ATCL.CL.CLSCOM.MCERRINJ</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.ATCL.CL.CLSCOM.MCERRINJ_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM3</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERRINJ_WB_ERR_INJ: 0 - inject error <BR>1 - 0 = continuous, 1 = one shot <BR>2 - 0 = CE, 1 = UE <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERRINJ_RESERVED3_6: Reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCERRINJ_RESET_KEEPER: reset_keeper</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MCS EBus Select Command List (MCEBUSCL)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C39"</A>000000000C010C39 (SCOM3)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.ATCL.CL.CLSCOM.MCEBUSCL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.ATCL.CL.CLSCOM.MCEBUSCL_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM3</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCEBUSCL_SEL_EBUS_CLS0: When set, cls0 ebus output is selected, controlled by MCEBUSCL_sel_ebus_eventb</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCEBUSCL_SEL_EBUS_CLS1: When set, cls1 ebus output is selected, controlled by MCEBUSCL_sel_ebus_eventb</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCEBUSCL_SEL_EBUS_CLS2: When set, cls2 ebus output is selected, controlled by MCEBUSCL_sel_ebus_eventb</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCEBUSCL_SEL_EBUS_CLS3: When set, cls3 ebus output is selected, controlled by MCEBUSCL_sel_ebus_eventb</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCEBUSCL_SEL_EBUS_EVENTA: When set, eventa outputs from cls[0:3] are selected.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCEBUSCL_SEL_EBUS_EVENTB: When set, eventa outputs from cls[0:3] are selected.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCEBUSCL_SEL_EBUS_SUM_P10D20: p10d20 - when set, outputs from cls[0:3] are summed, and divided by four.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCEBUSCL_RESERVED7_15: Reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MCS WAT Control (MCWAT)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C3A"</A>000000000C010C3A (SCOM3)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.ATCL.CL.CLSCOM.MCWAT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.ATCL.CL.CLSCOM.MCWAT_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM3</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWAT_CHARB_WAT_CMD_STALL_SEL: WAT charb cmd stall action select - bit 0 selects wat event0, bit 1 selects wat event1, and so on</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWAT_DISP_RETRY_SEL: Bit 17 - force retry full on rcmd0, with wat event0 <BR>Bit 18 - force retry full on rcmd1, with wat event1 <BR>Bit 19 - force retry full on rcmd2, with wat event2 <BR>Bit 20 - force retry full on rcmd3, with wat event3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWAT_RESERVED8_9: Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWAT_ENABLE_EARLY_HANG: Use early hang pulse from misc for cmdlist timeout timebase <BR>Enable early hang signal from cmdlist to pbi WAT <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWAT_ENABLE_EARLY_HANG_PULSE:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWAT_CHARB_WAT_RRQ_STALL_SEL: WAT charb read cmd stall action select - bit 0 selects wat event0, bit 1 selects wat event1, and so on</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWAT_CHARB_WAT_WRQ_STALL_SEL: WAT charb write cmd stall action select - bit 0 selects wat event0, bit 1 selects wat event1, and so on</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWAT_CHARB_WAT_MERGE_STALL_SEL: WAT charb merge stall action select - bit 0 selects wat event0, bit 1 selects wat event1, and so on</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWAT_CHARB_WAT_DEALLOC_STALL_SEL: WAT charb dealloc stall action select - bit 0 selects wat event0, bit 1 selects wat event1, and so on</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWAT_CHARB_WAT_CRESP_STALL_SEL: WAT charb stall cresp action select - bit 0 selects wat event0, bit 1 selects wat event1, and so on</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWAT_WAT_BLOCK_WRBUF_AVAIL: disp wat block wrbuf avail (retry writes only) - bit 0 selects wat event0, bit 1 selects wat event1, and so on</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWAT_CLX_DEBUG_SUM_MASK: Command list debug sum mask, see mc_debug_mux4_rlm.vhdl <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWAT_EN_DEBUG_OR: enable OR of cmdlist int debug bux with upstream debug busl <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWAT_RRTO_NO_RETRY_OTHER_P10D20: If set, presp for RRTO hit queued RRTO in its pre-cresp window is retry_lpc only <BR>If reset, presp for RRTO hit queued RRTO in its pre-cresp window is retry_lpc and retry_other (dd1 behavior) <BR>see HW539462 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWAT_RESERVED60_63: Reserved <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Performance Register 3 (MCPERF3)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010C3B"</A>000000000C010C3B (SCOM3)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.ATCL.CL.CLSCOM.MCPERF3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.ATCL.CL.CLSCOM.MCPERF3A_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.ATCL.CL.CLSCOM.MCPERF3B_Q_16_INST.LATC.L2(16:31) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.ATCL.CL.CLSCOM.MCPERF3C_Q_32_INST.LATC.L2(32:47) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.ATCL.CL.CLSCOM.MCPERF3D_Q_48_INST.LATC.L2(48:63) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM3</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_EN_DROP_PLS_F_FULL: Enable variable PF drop pulse interval, based on cl fullness</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_DIS_DROPABLE_HP: Disable HP for dropable ops in sq, nsq</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_EN_PF_CONF_RETRY: Enable pf retry based on cl fullness and confidence level</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_DROP_PLS_DIV00: Divisor for PF drop counter for confidence level 00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_DROP_PLS_DIV01: Divisor for PF drop counter for confidence level 01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_DROP_PLS_DIV10: Divisor for PF drop counter for confidence level 10</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_DROP_PLS_DIV11: Divisor for PF drop counter for confidence level 11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15:18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_PF_CONF_RETRY_THRESH0: Retry threshold for pf retry for confidence level 00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_PF_CONF_RETRY_THRESH1: Retry threshold for pf retry for confidence level 01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23:26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_PF_CONF_RETRY_THRESH2: Retry threshold for pf retry for confidence level 10</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_PF_CONF_RETRY_THRESH3: Retry threshold for pf retry for confidence level 11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_WRBUF_DONE_EQ_WRITE_DONE: When set, wrbuf is not deallocated until write done time <BR>Must be set if write retries are possible <BR>If reset, set USTLFAILMASK_checkstop_enable_mask(10) to cause a checkstop if a wr fail retry response is received <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_RMWBUF_DONE_EQ_WRITE_DONE: When set, rmwbuf is not deallocated until write done time <BR>If reset, MCAMOC_Enable_Clean_WRTO is forced to OFF in hardware <BR>Must be set if write retries are possible <BR>If reset, set USTLFAILMASK_checkstop_enable_mask(10) to cause a checkstop if a wr fail retry response is received <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_EN_MDI_UPDATE_MIRROR: Enable broadcast mirror writes for all mdi updates</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_EN_MDI_UPDATE_MIRROR_DCBZ_TM: Enable broadcast mirror writes for dcbz_tm mdi updates only</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_SPARE_35_36: Spare untimed cfg bits from clscom to disp, all slices</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_HP_PF_EQ_LP_RD: Enable hp pf prior = lp rd prior in cmdlist queues <BR>Valid combinations are [37:38] = 00, 10, 11 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_LP_PF_EQ_LP_RD: Enable lp pf prior = lp rd prior in cmdlist queues <BR>Valid combinations are [37:38] = 00, 10, 11 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_ENABLE_CRESP_STALL: Enable stall of mcs_df_cresp* interface arb</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_ENABLE_RMW_BUF_DEALLOC_STALL: Enable stall of rmw dealloc interface arb</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_ENABLE_PROMOTE_RESET_DROP: When set, enables pf promote reset dropable bit in clstate, for non-spec ops</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_DISABLE_READ_HIT_AMO_WINDOW: Disable read hit amo fairness window</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_ENABLE_CP_M_MDI0_LOCAL_ONLY: When set, cp_m sets MDI = 0 for local scope only</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_EN_HWFM_RETRY_ALT_P10D20: If set, mirror retry reads due to data errors are always done to the other (secondary) subchannel, <BR>regardless of the hwfm or fail state of the other subchannel (reverts to dd1 behavior) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_128B_CI_PR_W: When set, 128B ci_pr_w ops are done as writes. <BR>When reset, 128B ci_pr_w ops are done as rmws. <BR>If set, MCAMOC_WRTO_AMO_Collision_Rules dial bit 2, ci_pr_w, must be reset. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_HP_WR_EQ_LP_RD: Enable hp wr prior = lp rd prior in cmdlist queues <BR>Valid combinations of [46:47] = 01, 10 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_HP_WR_EQ_HP_RD: Enable hp wr prior = hp rd prior in cmdlist queues <BR>Valid combinations of [46:47] = 01, 10 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_NSQ_LOC0_CNT_SEL: Select when to force NSQ entry0 out of NSQ <BR>If set to b000, force NSQ loc0 is disabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_SQ_LOC0_CNT_SEL: Select when to force SQ entry0 out of SQ <BR>If set to b000, force SQ loc0 is disabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_TIMEOUT_FORCE_RETRY: When set, force read error retry if cmdlist timeout <BR>Avoids hang if continous rty (non-error, protocol) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_TIMEOUT_FORCE_CH_FAIL: When set, force channel fail if write retry detected after cmdlist timeout <BR>Avoids hang if continous write rty (non-error, protocol) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_DISABLE_RETRY_AMO_HPC_WR_BAD_CR: When set, disable retry snooper amo in hpc_wr post bad cresp window (HW485476) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_EN_INBAND_NO_DISP_WIN: When set, enable retry non inband ops after inband retry thresh <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCPERF3_INBAND_NO_DISP_THRESH: Number of inband retries before all non inband ops are retried, <BR>in units of 4 retries, if MCPERF3_En_Inband_No_Disp_win is set <BR>Also used for number of reads in flight threshold, per slice, <BR>if MCMODE1_En_Block_PF_Rd_in_Flight is set <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Fault Isolation Register (DSTLFIR)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010D00"</A>000000000C010D00 (SCOM)<BR>
<A NAME="000000000C010D01"</A>000000000C010D01 (SCOM1)<BR>
<A NAME="000000000C010D02"</A>000000000C010D02 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.DSTL.DSTLFIR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR.LATC.L2(0:40) [00000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_A_TLX_CHECKSTOP: AFU initiated Checkstop on Subchannel A <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_A_TLX_RECOVERABLE_ATTENTION: AFU initiated Recoverable Attention on Subchannel A <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_A_TLX_SPECIAL_ATTENTION: AFU initiated Special Attention on Subchannel A <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_A_TLX_APPLICATION_INTERRUPT: AFU initiated Application Interrupt Attention on Subchannel A <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_B_TLX_CHECKSTOP: AFU initiated Checkstop on Subchannel B <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_B_TLX_RECOVERABLE_ATTENTION: AFU initiated Recoverable Attention on Subchannel B <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_B_TLX_SPECIAL_ATTENTION: AFU initiated Special Attention on Subchannel B <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_B_TLX_APPLICATION_INTERRUPT: AFU initiated Application Interrupt Attention on Subchannel B <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_MCS_DSTL_CMD_PARITY_ERROR: Error on parity bits protecting incoming command from MCS to DSTL. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_RESET_CREDITS_RD_WDF_BUFFER_NONZERO: A credit reset was attempted while rd and wdf buffers in use. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_CONFIG_REG_RECOVERABLE_PARITY_ERROR: DSTL Configuration Register has taken a recoverable parity error. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_CONFIG_REG_FATAL_PARITY_ERROR: DSTL Configuration Register has taken a fatal parity error. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_A_COUNTER_ERROR: DSTL Subchannel A, a counter took an underflow or overflow error. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_B_COUNTER_ERROR: DSTL Subchannel B, a counter took an underflow or overflow error. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_A_TIMEOUT_ERROR: DSTL Subchannel A timed out having valid commands and not sending any flits. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_B_TIMEOUT_ERROR: DSTL Subchannel B timed out having valid commands and not sending any flits. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_A_BUFFER_OVERUSE_ERROR: DSTL has detected that attached buffer on subchannel A has used more tlxvc0 or tlxvc3 credits than it has been given. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_B_BUFFER_OVERUSE_ERROR: DSTL has detected that attached buffer on subchannel B has used more tlxvc0 or tlxvc3 credits than it has been given. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_A_DL_LINK_DOWN: DSTL Subchannel A observed link going down. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_B_DL_LINK_DOWN: DSTL Subchannel B observed link going down. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_A_FAIL_ACTION: DSTL Subchannel A has entered the fail state. <BR>This is just a sticky Fir indicator. Actual fail state indicator is DSTLERRRPT(62). <BR>Clearing this bit will not reset fail state. <BR>Reset of actual fail state can be done with DSTLCFG2(16) but only supported during IPL before traffic has been run. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_B_FAIL_ACTION: DSTL Subchannel B has entered the fail state. <BR>This is just a sticky Fir indicator. Actual fail state indicator is DSTLERRRPT(63). <BR>Clearing this bit will not reset fail state. <BR>Reset of actual fail state can be done with DSTLCFG2(17) but only supported during IPL before traffic has been run. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_A_CHANNEL_TIMEOUT: Channel timeout has occured on Subchannel A index. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_B_CHANNEL_TIMEOUT: Channel timeout has occured on Subchannel B index. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_DECRYPT_ERR_INFO: Error info from decrypt <BR> 0 = Scom register has parity error (for registers KEY1, KEY2, NONCE, and MISC_REG) - nonrecoverable <BR> 1 = attempt to write or access key when locked - nonrecoverable <BR> 2 = address pipe parity error - recoverable, error detected only when encryption is active, SUE sent on upstream data <BR> 3 = CL to Decrypt parity error on Valid/Tag - nonrecoverable <BR> 4 = Parity error on USTL->DECRYPT DMX interface - nonrecoverable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_ENCRYPT_ERR_INFO: Error info from encrypt <BR> 0 = Scom register has parity error (for registers KEY1, KEY2, NONCE, and MISC_REG) - nonrecoverable <BR> 1 = attempt to write or access key when locked - nonrecoverable <BR> 2 = Parity error on address encryption rounds - recoverable, error detected only when decryption is active, SUE sent on downstream data <BR> 3 = Parity error on data encryption rounds - recoverable, error detected only when decryption is active, SUE sent on downstream data <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_A_TLX_APPLICATION_INTERRUPT_RETRIED: On Subchhanel A, received an AFU initiated Application Interrupt Attention when one was already being processed and issued a retry. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_B_TLX_APPLICATION_INTERRUPT_RETRIED: On Subchhanel B, received an AFU initiated Application Interrupt Attention when one was already being processed and issued a retry. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_A_PARITY_ERROR: A parity error local to Subchhanel A occurred. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_B_PARITY_ERROR: A parity error local to Subchhanel B occurred. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SPARE37: Spare FIR bit 37. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SPARE38: Spare FIR bit 38. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_A_PERFORMANCE_ATTENTION: Indicates that this subchannel has significant traffic flow. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_B_PERFORMANCE_ATTENTION: Indicates that this subchannel has significant traffic flow. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Fault Isolation Mask Register (DSTLFIRMASK)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010D03"</A>000000000C010D03 (SCOM)<BR>
<A NAME="000000000C010D04"</A>000000000C010D04 (SCOM1)<BR>
<A NAME="000000000C010D05"</A>000000000C010D05 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.DSTL.DSTLFIRMASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR_MASK.LATC.L2(0:40) [00000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIRMASK_FIR_MASK: Masks for FIR(0:40) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Fault Isolation Action0 Register (DSTLFIRACT0)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010D06"</A>000000000C010D06 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.DSTL.DSTLFIRACT0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION0.FIR_ACTION0.LATC.L2(0:40) [00000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIRACT0_ACTION_0: Action 0 for FIR(0:40) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Fault Isolation Action1 Register (DSTLFIRACT1)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010D07"</A>000000000C010D07 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.DSTL.DSTLFIRACT1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION1.FIR_ACTION1.LATC.L2(0:40) [00000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIRACT1_ACTION_1: Action 1 for FIR(0:40) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Fault Isolation WOF Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010D08"</A>000000000C010D08 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.DSTL.DSTLFIRWOF</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.WOF_LAT_YES.WOF.LATC.L2(0:40) [00000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIRWOF_WOF: WOF Register locks on first error. Writing zeros the register <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Fault Isolation Action2 Register (DSTLFIRACT2)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010D09"</A>000000000C010D09 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.DSTL.DSTLFIRACT2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION2.FIR_ACTION2.LATC.L2(0:40) [00000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIRACT2_ACTION_2: Action 2 for FIR(0:40) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Credit intilization (DSTLCREDIT)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010D0A"</A>000000000C010D0A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.DSTL.DSTLCREDIT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CNFG_TOKEN_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCREDIT_TLXVC0_CREDIT_INIT: SCOM init tlxvc0 credits to initially sent to OCMB. This amount will go to both subchannels <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCREDIT_TLXVC3_CREDIT_INIT: SCOM init tlxvc3 credits to initially sent to OCMB. This amount will go to both subchannels <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCREDIT_TLXDCP0_CREDIT_INIT: SCOM init tlxdcp0 credits to initially sent to OCMB. This amount will be shared among both subchannels <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCREDIT_TLVC0_CREDIT_INIT: An override to add additional tlvc0 credits to DSTL <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCREDIT_TLVC1_CREDIT_INIT: An override to add additional tlvc1 credits to DSTL <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCREDIT_TLDCP1_CREDIT_INIT: An override to add additional tldcp1 credits to DSTL <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCREDIT_TLXDCP0_CHANA_POOL: Sets subchannel A max tlxdcp0 level <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCREDIT_TLXDCP0_CHANB_POOL: Sets subchannel B max tlxdcp0 level <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DSTL Configuration Register (DSTLCFG)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010D0B"</A>000000000C010D0B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.DSTL.DSTLCFG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.DSTL_CNFG_FF_REG_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_TMPL0_ONLY: When set, only template 1 enabled. <BR>TEMPLATE COMBOS SETTINGS <BR> 0 1 4 0only=0 1dis=0 4dis=0 7en=0 (preferred) <BR> 0 1 4 7 0only=0 1dis=0 4dis=0 7en=1 <BR> INVALID 0only=0 1dis=0 4dis=1 7en=0 <BR> 0 1 7 0only=0 1dis=0 4dis=1 7en=1 <BR> 0 4 0only=0 1dis=1 4dis=0 7en=0 <BR> 0 4 7 0only=0 1dis=1 4dis=0 7en=1 <BR> INVALID 0only=0 1dis=1 4dis=1 7en=0 <BR> 0 7 0only=0 1dis=1 4dis=1 7en=1 <BR> 0 0only=1 1dis=X 4dis=X 7en=X <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_RESERVED_1: Reserved. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_TMPL7_ENABLE: When set, template 7 enabled. CANNOT DISABLE BOTH TEMPLATE 4 and 7 AT SAME TIME. <BR>TEMPLATE COMBOS SETTINGS <BR> 0 1 4 0only=0 1dis=0 4dis=0 7en=0 (preferred) <BR> 0 1 4 7 0only=0 1dis=0 4dis=0 7en=1 <BR> INVALID 0only=0 1dis=0 4dis=1 7en=0 <BR> 0 1 7 0only=0 1dis=0 4dis=1 7en=1 <BR> 0 4 0only=0 1dis=1 4dis=0 7en=0 <BR> 0 4 7 0only=0 1dis=1 4dis=0 7en=1 <BR> INVALID 0only=0 1dis=1 4dis=1 7en=0 <BR> 0 7 0only=0 1dis=1 4dis=1 7en=1 <BR> 0 0only=1 1dis=X 4dis=X 7en=X <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_TMPL1_DIS: When set, tempalte 1 is disabled. If set, MUST ENSURE AT LEAST 4 or 7 IS ENABLED. OTHERWISE USE TEMPLATE 0 ONLY MODE <BR>TEMPLATE COMBOS SETTINGS <BR> 0 1 4 0only=0 1dis=0 4dis=0 7en=0 (preferred) <BR> 0 1 4 7 0only=0 1dis=0 4dis=0 7en=1 <BR> INVALID 0only=0 1dis=0 4dis=1 7en=0 <BR> 0 1 7 0only=0 1dis=0 4dis=1 7en=1 <BR> 0 4 0only=0 1dis=1 4dis=0 7en=0 <BR> 0 4 7 0only=0 1dis=1 4dis=0 7en=1 <BR> INVALID 0only=0 1dis=1 4dis=1 7en=0 <BR> 0 7 0only=0 1dis=1 4dis=1 7en=1 <BR> 0 0only=1 1dis=X 4dis=X 7en=X <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_FAST_RD_DISABLE: When set, bypassing the read command queue disabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_RESERVED_5: Reserved. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_TMPL4_DISABLE: When set, template 4 use disabled. CANNOT DISABLE BOTH TEMPLATE 4 and 7 AT SAME TIME. <BR>TEMPLATE COMBOS SETTINGS <BR> 0 1 4 0only=0 1dis=0 4dis=0 7en=0 (preferred) <BR> 0 1 4 7 0only=0 1dis=0 4dis=0 7en=1 <BR> INVALID 0only=0 1dis=0 4dis=1 7en=0 <BR> 0 1 7 0only=0 1dis=0 4dis=1 7en=1 <BR> 0 4 0only=0 1dis=1 4dis=0 7en=0 <BR> 0 4 7 0only=0 1dis=1 4dis=0 7en=1 <BR> INVALID 0only=0 1dis=1 4dis=1 7en=0 <BR> 0 7 0only=0 1dis=1 4dis=1 7en=1 <BR> 0 0only=1 1dis=X 4dis=X 7en=X <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_SET_MDI_ON_2ND_DIS: When doing mirrored broadcast writes we will set the MDI on the secondary subchannel. If this bit is set, instead both subchannels will get the mdi update value. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_READ_THRESHOLD: The threshold to force reads to template 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_RESERVED_12_15: Reserved. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_WR_TMP4_THRESHOLD: The threshold of pending writes to cause template 4 to start sending 2 data flits in a row <BR> < DSTLCFG_wr_tmp4_threshold : cmd(1wr) data cmd(0wr) data <BR> > DSTLCFG_wr_tmp4_threshold, < DSTLCFG_wr_dbl_threshold : cmd(1wr) data data <BR> > DSTLCFG_wr_dbl_threshold : cmd(2wr) data data data data <BR>MUST CONFIGURE DSTLCFG_wr_dbl_threshold > DSTLCFG_wr_tmp4_threshold <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_RESERVED_20_23: Reserved. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_WR_DBL_THRESHOLD: The threshold of pending writes to cause template 4 to start sending 2 writes at a time with 4 data flits in a row <BR> < DSTLCFG_wr_tmp4_threshold : cmd(1wr) data cmd(0wr) data <BR> > DSTLCFG_wr_tmp4_threshold, < DSTLCFG_wr_dbl_threshold : cmd(1wr) data data <BR> > DSTLCFG_wr_dbl_threshold : cmd(2wr) data data data data <BR>MUST CONFIGURE DSTLCFG_wr_dbl_threshold > DSTLCFG_wr_tmp4_threshold <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_CRITICAL_OW_DIS: When set, critical OW address bits will be zeroed out for rd mem. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_PERF_ATTN_PSAVE_MODE: When set, performance attention fir will triggered by psave requested full x8 width. <BR>When clear, performance attention fir will triggered by DSTL queue fullness level. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_RESERVED_30: Reserved. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_RESERVED_31: Reserved. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_RESERVED_32: Reserved. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_RESERVED_33_43: Reserved. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_WRAP_MODE_EN: Enable Wrap Mode in DSTL which returns dummy data without needing attached memory. Need to also set corresponding enable bit in USTL. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45:48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_CREDIT_RETURN_DELAY_THRESH: Cycles DSTL will wait and accumulate credit returns before sending a token write command. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_TIMEOUT_MODE: Timeout count to detect if DSTL has valid commands but does not send anything out for long period of time. <BR> 000 - Disable <BR> 001 - 16K cycles <BR> 010 - 32K cycles <BR> 011 - 64K cycles <BR> 100 - 128K cycles <BR> 101 - 256K cycles <BR> 110 - 512K cycles <BR> 111 - 1M cycles <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_MMIO_ADDRBIT_POS: Configures position of where to set bit for mmio addr bar. (Bit position = dialvalue + 43) <BR> 00000 = PA bit 43 <BR> 00001 = PA bit 44 <BR> 00010 = PA bit 45 <BR> 00011 = PA bit 46 <BR> 00100 = PA bit 47 <BR> 00101 = PA bit 48 <BR> 00110 = PA bit 49 <BR> 00111 = PA bit 50 <BR> 01000 = PA bit 51 <BR> 01001 = PA bit 52 <BR> 01010 = PA bit 53 <BR> 01011 = PA bit 54 <BR> 01100 = PA bit 55 <BR> 01101 = PA bit 56 <BR> 01110 = PA bit 57 <BR> 01111 = PA bit 58 <BR> 10000 = PA bit 59 <BR> 10001 = PA bit 60 <BR> 10010 = PA bit 61 <BR> 10011 = PA bit 62 <BR> 10100 = PA bit 63 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_RESET_CREDITS: While set, resets all credits counts communicated with OCMB and any interrupts in progress. Will continually reset until cleared. <BR>Excludes DL credits. To reset DL credits, DSTLCFG_chana_dl_credit_reset and DSTLCFG_chanb_dl_credit_reset must be used. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_CHANA_DL_CREDIT_RESET: While set, resets DL credit counts for chan A. Will continually reset until cleared. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_CHANB_DL_CREDIT_RESET: While set, resets DL credit counts for chan B. Will continually reset until cleared. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_RESERVED_62_63: Reserved. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DSTL ERROR REPORT HOLD INFO (DSTLERRRPT)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010D0C"</A>000000000C010D0C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.DSTL.DSTLERRRPT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=49><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CHANA_CREDIT_UNDERFLOW_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CHANA_CREDIT_OVERFLOW_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CHANA_CREDIT_TLXVC0_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CHANA_CREDIT_TLXVC3_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CHANA_CREDIT_TLXDCP0_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CHANA_CREDIT_TLVC0_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CHANA_CREDIT_TLVC1_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CHANA_CREDIT_TLDCP1_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CHANA_WRDATA_COUNTER_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CHANA_CMD_COUNTER_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CHANA_FF_COUNTER_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CHANB_CREDIT_UNDERFLOW_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CHANB_CREDIT_OVERFLOW_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CHANB_CREDIT_TLXVC0_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CHANB_CREDIT_TLXVC3_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CHANB_CREDIT_TLXDCP0_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CHANB_CREDIT_TLVC0_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CHANB_CREDIT_TLVC1_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CHANB_CREDIT_TLDCP1_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CHANB_WRDATA_COUNTER_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CHANB_CMD_COUNTER_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CHANB_FF_COUNTER_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.SHAREDPOOL_TLXDCP0_COUNTER_ERROR_PSUEDOHOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CHANA_TLXVC0_MAX_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CHANA_TLXVC3_MAX_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CHANA_TLXDCP0_MAX_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CHANB_TLXVC0_MAX_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CHANB_TLXVC3_MAX_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CHANB_TLXDCP0_MAX_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.SHARED_TLXDCP0_MAX_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CNFG_CHANA_OCMB_TRACK_TLXVC0_OVERUSEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CNFG_CHANA_OCMB_TRACK_TLXVC3_OVERUSEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CNFG_CHANB_OCMB_TRACK_TLXVC0_OVERUSEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CNFG_CHANB_OCMB_TRACK_TLXVC3_OVERUSEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CMD_CHANA_READ_QUEUE_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CMD_CHANB_READ_QUEUE_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CMD_CHANA_WRITE_QUEUE_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CMD_CHANB_WRITE_QUEUE_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.WRDATA_CHANA_QUEUE_DATA_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.WRDATA_CHANB_QUEUE_DATA_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.WRDATA_CHANA_QUEUE_META_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.WRDATA_CHANB_QUEUE_META_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CHANA_CREDIT_RETURN_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CHANB_CREDIT_RETURN_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CHANA_WRDATA_COUNTER_ASSUMPTION_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CHANB_WRDATA_COUNTER_ASSUMPTION_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.SUBCH_A_FAIL_ACTION_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.SUBCH_B_FAIL_ACTION_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANA_CREDIT_UNDERFLOW_ERROR_HOLD_OUT: FIR(12) CHANA COUNTER ERROR -> DSTLERRRPT_chana_credit_underflow_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANA_CREDIT_OVERFLOW_ERROR_HOLD_OUT: FIR(12) CHANA COUNTER ERROR -> DSTLERRRPT_chana_credit_overflow_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANA_CREDIT_TLXVC0_ERROR_HOLD_OUT: FIR(12) CHANA COUNTER ERROR -> DSTLERRRPT_chana_credit_tlxvc0_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANA_CREDIT_TLXVC3_ERROR_HOLD_OUT: FIR(12) CHANA COUNTER ERROR -> DSTLERRRPT_chana_credit_tlxvc3_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANA_CREDIT_TLXDCP0_ERROR_HOLD_OUT: FIR(12) CHANA COUNTER ERROR -> DSTLERRRPT_chana_credit_tlxdcp0_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANA_CREDIT_TLVC0_ERROR_HOLD_OUT: FIR(12) CHANA COUNTER ERROR -> DSTLERRRPT_chana_credit_tlvc0_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANA_CREDIT_TLVC1_ERROR_HOLD_OUT: FIR(12) CHANA COUNTER ERROR -> DSTLERRRPT_chana_credit_tlvc1_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANA_CREDIT_TLDCP1_ERROR_HOLD_OUT: FIR(12) CHANA COUNTER ERROR -> DSTLERRRPT_chana_credit_tldcp1_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANA_WRDATA_COUNTER_ERROR_HOLD_OUT: FIR(12) CHANA COUNTER ERROR -> DSTLERRRPT_chana_wrdata_counter_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANA_CMD_COUNTER_ERROR_HOLD_OUT: FIR(12) CHANA COUNTER ERROR -> DSTLERRRPT_chana_cmd_counter_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANA_FF_COUNTER_ERROR_HOLD_OUT: FIR(12) CHANA COUNTER ERROR -> DSTLERRRPT_chana_ff_counter_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANB_CREDIT_UNDERFLOW_ERROR_HOLD_OUT: FIR(13) CHANB COUNTER ERROR -> DSTLERRRPT_chanb_credit_underflow_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANB_CREDIT_OVERFLOW_ERROR_HOLD_OUT: FIR(13) CHANB COUNTER ERROR -> DSTLERRRPT_chanb_credit_overflow_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANB_CREDIT_TLXVC0_ERROR_HOLD_OUT: FIR(13) CHANB COUNTER ERROR -> DSTLERRRPT_chanb_credit_tlxvc0_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANB_CREDIT_TLXVC3_ERROR_HOLD_OUT: FIR(13) CHANB COUNTER ERROR -> DSTLERRRPT_chanb_credit_tlxvc3_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANB_CREDIT_TLXDCP0_ERROR_HOLD_OUT: FIR(13) CHANB COUNTER ERROR -> DSTLERRRPT_chanb_credit_tlxdcp0_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANB_CREDIT_TLVC0_ERROR_HOLD_OUT: FIR(13) CHANB COUNTER ERROR -> DSTLERRRPT_chanb_credit_tlvc0_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANB_CREDIT_TLVC1_ERROR_HOLD_OUT: FIR(13) CHANB COUNTER ERROR -> DSTLERRRPT_chanb_credit_tlvc1_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANB_CREDIT_TLDCP1_ERROR_HOLD_OUT: FIR(13) CHANB COUNTER ERROR -> DSTLERRRPT_chanb_credit_tldcp1_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANB_WRDATA_COUNTER_ERROR_HOLD_OUT: FIR(13) CHANB COUNTER ERROR -> DSTLERRRPT_chanb_wrdata_counter_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANB_CMD_COUNTER_ERROR_HOLD_OUT: FIR(13) CHANB COUNTER ERROR -> DSTLERRRPT_chanb_cmd_counter_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANB_FF_COUNTER_ERROR_HOLD_OUT: FIR(13) CHANB COUNTER ERROR -> DSTLERRRPT_chanb_ff_counter_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_DSTL_SHAREDPOOL_TLXDCP0_COUNTER_ERROR_HOLD_OUT: FIR(12) AND FIR(13) shared dcp0 counter had error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANA_TLXVC0_MAX_ERROR_HOLD_OUT: FIR(12) chan A tlxvc0 counters exceeded max value error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANA_TLXVC3_MAX_ERROR_HOLD_OUT: FIR(12) chan A tlxvc3 counters exceeded max value error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANA_TLXDCP0_MAX_ERROR_HOLD_OUT: FIR(12) chan A tlxdcp0 counters exceeded max value error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANB_TLXVC0_MAX_ERROR_HOLD_OUT: FIR(13) chan B tlxvc0 counters exceeded max value error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANB_TLXVC3_MAX_ERROR_HOLD_OUT: FIR(13) chan B tlxvc3 counters exceeded max value error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANB_TLXDCP0_MAX_ERROR_HOLD_OUT: FIR(13) chan B tlxdcp0 counters exceeded max value error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_SHARED_TLXDCP0_MAX_ERROR_HOLD_OUT: FIR(12) AND FIR(13) shared dcp0 counters exceeded max value error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANA_TLXVC0_OVERUSE_HOLD_OUT: FIR(16) chan A attached buffer appears to have used more tlxvc0 than it has.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANA_TLXVC3_OVERUSE_HOLD_OUT: FIR(16) chan A attached buffer appears to have used more tlxvc3 than it has.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANB_TLXVC0_OVERUSE_HOLD_OUT: FIR(17) chan B attached buffer appears to have used more tlxvc0 than it has.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANB_TLXVC3_OVERUSE_HOLD_OUT: FIR(17) chan B attached buffer appears to have used more tlxvc3 than it has.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CMD_CHANA_READ_QUEUE_PARITY_ERR_HOLD_OUT: FIR(35) chan A read command queue took parity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CMD_CHANB_READ_QUEUE_PARITY_ERR_HOLD_OUT: FIR(36) chan B read command queue took parity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CMD_CHANA_WRITE_QUEUE_PARITY_ERR_HOLD_OUT: FIR(35) chan A write command queue took parity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CMD_CHANB_WRITE_QUEUE_PARITY_ERR_HOLD_OUT: FIR(36) chan B write command queue took parity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_WRDATA_CHANA_QUEUE_DATA_PARITY_ERR_HOLD_OUT: FIR(35) chan A write data queue took parity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_WRDATA_CHANB_QUEUE_DATA_PARITY_ERR_HOLD_OUT: FIR(36) chan B write data queue took parity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_WRDATA_CHANA_QUEUE_META_PARITY_ERR_HOLD_OUT: FIR(35) chan A write metadata queue took parity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_WRDATA_CHANB_QUEUE_META_PARITY_ERR_HOLD_OUT: FIR(36) chan B write metadata queue took parity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANA_CREDIT_RETURN_PARITY_ERR_HOLD_OUT: FIR(35) chan A credit return from USTL took parity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANB_CREDIT_RETURN_PARITY_ERR_HOLD_OUT: FIR(36) chan B credit return from USTL took parity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANA_WRDATA_COUNTER_ASSUMPTION_ERROR_HOLD_OUT: FIR(12) chan A counter wrdata data and meta assumption violated.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANB_WRDATA_COUNTER_ASSUMPTION_ERROR_HOLD_OUT: FIR(13) chan B counter wrdata data and meta assumption violated.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46:61</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_SUBCHANNEL_A_FAIL_STATE: Subchannel A is currently in fail state. Can be reset with DSTLCFG2(16) but only supported during IPL before traffic has been run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_SUBCHANNEL_B_FAIL_STATE: Subchannel B is currently in fail state. Can be reset with DSTLCFG2(17) but only supported during IPL before traffic has been run.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DSTL Error Injection Register (DSTLINJ)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010D0D"</A>000000000C010D0D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.DSTL.DSTLINJ</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.DSTLINJ_REG_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLINJ_ERR_INJ_TRIGGER: For injecting ECC errors on the downstream command flit. <BR>Setting this bit to inject an error bit. <BR>For Single Shot, must clear before triggering a new error. <BR>For Continuous, clearing will cause continuous inject to cease. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLINJ_ERR_INJ_CONT_MODE: If 0, single shot injection. <BR>If 1, continuous injection. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLINJ_ERR_INJ_TYPE: If 0, a single bit Correctable Error will be injected. <BR>If 1, a double bit Uncorrectable Error will be injected. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLINJ_ERR_INJ_SUBCH_SEL: If 0, Error Inject will be on subchannel A. <BR>If 1, Error Inject will be on subchannel B. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLINJ_RESERVED_4_15: Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:61</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DSTL Error Injection Register (DSTLCFG2)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010D0E"</A>000000000C010D0E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.DSTL.DSTLCFG2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:62</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.DSTLCFG2_Q_0_INST.LATC.L2(0:62) [000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_TEMPLATE0_RATE_PACING: Forces DSTL to wait this many cycles before sending another non-null cmd flit after a template 0. <BR>Some attached devices may have rate limiting requirements. <BR>Defaults to max value 15. 0 indicates no throttling. Applies for both subchannels. <BR>If devices attached to subchannels have different requirements, must program to larger of 2 requirements. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_TEMPLATE1_RATE_PACING: Forces DSTL to wait this many cycles before sending another non-null cmd flit after a template 1. <BR>Some attached devices may have rate limiting requirements. <BR>Defaults to max value 15. 0 indicates no throttling. Applies for both subchannels. <BR>If devices attached to subchannels have different requirements, must program to larger of 2 requirements. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_TEMPLATE4_RATE_PACING: Forces DSTL to wait this many cycles before sending another non-null cmd flit after a template 4. <BR>Some attached devices may have rate limiting requirements. <BR>Defaults to max value 15. 0 indicates no throttling. Applies for both subchannels. <BR>If devices attached to subchannels have different requirements, must program to larger of 2 requirements. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_TEMPLATE7_RATE_PACING: Forces DSTL to wait this many cycles before sending another non-null cmd flit after a template 7. <BR>Some attached devices may have rate limiting requirements. <BR>Defaults to max value 15. 0 indicates no throttling. Applies for both subchannels. <BR>If devices attached to subchannels have different requirements, must program to larger of 2 requirements. <BR>RESTRICTION: Template 7 cannot be enabled when rate pacing is required for template 7. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_SUBCH_A_FAIL_RESET: Setting this bit will cause the subchannel A fail state to be reset. Only supported during IPL before traffic has been run. Will continually reset until cleared. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_SUBCH_B_FAIL_RESET: Setting this bit will cause the subchannel B fail state to be reset. Only supported during IPL before traffic has been run. Will continually reset until cleared. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_SUBCH_A_FAIL_FORCE: A transition from 0 to 1 will cause the subchannel A to be forced into fail state. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_SUBCH_B_FAIL_FORCE: A transition from 0 to 1 will cause the subchannel B to be forced into fail state. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_SUBCH_A_FAIL_DIS_USTL_SOURCED: When set, ustl sourced chan fail triggers will not trigger subchannel A to fail. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_SUBCH_B_FAIL_DIS_USTL_SOURCED: When set, ustl sourced chan fail triggers will not trigger subchannel B to fail. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_SUBCH_A_FAIL_DIS_LINK_DOWN: When set, link down will not trigger subchannel A to fail. Should not be disabled during runtime traffic. Only supported during IPL loopback. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_SUBCH_B_FAIL_DIS_LINK_DOWN: When set, link down will not trigger subchannel B to fail. Should not be disabled during runtime traffic. Only supported during IPL loopback. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_SUBCH_A_FAIL_DIS_CH_TIMEOUT: When set, channel timeout will not trigger subchannel A to fail. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_SUBCH_B_FAIL_DIS_CH_TIMEOUT: When set, channel timeout will not trigger subchannel B to fail. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_SUBCH_A_FAIL_DIS_TLX_XSTOP: When set, tlx xstop (DSTLFIR 0) will not trigger subchannel A to fail. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_SUBCH_B_FAIL_DIS_TLX_XSTOP: When set, tlx xstop (DSTLFIR 4) will not trigger subchannel B to fail. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_SUBCH_A_FAIL_DIS_COUNTER_ERR: When set, counter error (DSTLFIR 12) will not trigger subchannel A to fail. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_SUBCH_B_FAIL_DIS_COUNTER_ERR: When set, counter error (DSTLFIR 13) will not trigger subchannel B to fail. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_SUBCH_A_FAIL_DIS_TLXVC3_OVERUSE: When set, tlxvc3 overuse (DSTLFIR 15) will not trigger subchannel A to fail. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_SUBCH_B_FAIL_DIS_TLXVC3_OVERUSE: When set, tlxvc3 overuse (DSTLFIR 16) will not trigger subchannel B to fail. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_RESERVED_32_35: Reserved. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_SEL_USTL_PMU_EVENTS: Muxes in USTL events in last 4 of 12 pmu events on both subchannels. <BR>DSTLCFG2_chana_sel_psave_pmu_events and DSTLCFG2_chanb_sel_psave_pmu_events overrides this. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_SUBCH_A_FAIL_DIS_DSTL_TIMEOUT: When set, dstl timeout (DSTLFIR 14) will not trigger subchannel A to fail. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_SUBCH_B_FAIL_DIS_DSTL_TIMEOUT: When set, dstl timeout (DSTLFIR 15) will not trigger subchannel B to fail. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_MAX_CREDIT_CHECK_DIS: When set, checking against max credit level will be disabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_INJ_ADDR_ERR_CMD_TYPE: Specifies the command type on which to inject an address error. <BR> 000 - disabled <BR> 001 - rd mem <BR> 010 - wr mem <BR> 011 - rd cnfg <BR> 100 - wr cnfg <BR> 101 - rd mmio <BR> 110 - wr mmio <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_INJ_ADDR_ERR_ARM_SET: For non continuous, single shot address injection, this bit arms inject. To re-arm, must clear and set again. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_INJ_ADDR_ERR_CONT: When set, address error inject will be continous. Otherwise it is single shot. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_BOGUS_STALL_MODE_POPS: Only has effect if DSTLCFG2_bogus_stall_mode_local=0 <BR> 0 - bogus stall blocking will occur with MCS mechanism to prevent sending commands to DSTL. <BR> 1 - bogus stall will prevent MCS from sending more commands to DSTL by witholding pops to MCS. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_BOGUS_STALL_MODE_LOCAL: 0 - bogus stall will block traffic downstream by holding up commands at the MCS level. Additional options apply with DSTLCFG2_bogus_stall_mode_pops dial <BR>1 - bogus stall will block traffic by holding commands locally in DSTL queues. DSTLCFG2_bogus_stall_mode_pops has no effect this dial is 1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CHANA_SEL_PSAVE_PMU_EVENTS: Selects psave events on DSTL pmu bus for chana.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CHANB_SEL_PSAVE_PMU_EVENTS: Selects psave events on DSTL pmu bus for chanb.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_SUBCH_A_FAIL_DIS_LOCAL_PARITY: When set, local parity error (DSTLFIR 35) will not trigger subchannel A to fail. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_SUBCH_B_FAIL_DIS_LOCAL_PARITY: When set, local parity error (DSTLFIR 35) will not trigger subchannel B to fail. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_RESERVED_51_62: Reserved. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DSTL TRACKING REG (DSTLTRACK)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010D0F"</A>000000000C010D0F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.DSTL.DSTLTRACK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=10><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CNFG_TOKEN_TLXDCP0_CHANA_AVAIL_Q_0_INST.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CNFG_TOKEN_TLXDCP0_CHANB_AVAIL_Q_0_INST.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CNFG_CHANA_OCMB_TRACK_TLXVC0_Q_0_INST.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CNFG_CHANB_OCMB_TRACK_TLXVC0_Q_0_INST.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CNFG_CHANA_OCMB_TRACK_TLXVC3_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CNFG_CHANB_OCMB_TRACK_TLXVC3_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.TLXVC0_CREDIT_TOTAL_SHADOW_Q_0_INST.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.TLXVC3_CREDIT_TOTAL_SHADOW_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:56</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.TLXDCP0_CREDIT_TOTAL_SHADOW_Q_0_INST.LATC.L2(0:6) [0000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLTRACK_CHANA_BUFFER_TLXDCP0_AVAILABLE: Running count of how much tlxdcp0 credits held by CHAN A BUFFER</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLTRACK_CHANB_BUFFER_TLXDCP0_AVAILABLE: Running count of how much tlxdcp0 credits held by CHAN B BUFFER</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLTRACK_CHANA_BUFFER_TLXVC0_AVAILABLE: Running count of how much tlxvc0 credits held by CHAN A BUFFER</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLTRACK_CHANB_BUFFER_TLXVC0_AVAILABLE: Running count of how much tlxvc0 credits held by CHAN B BUFFER</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLTRACK_CHANA_BUFFER_TLXVC3_AVAILABLE: Running count of how much tlxvc3 credits held by CHAN A BUFFER</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLTRACK_CHANB_BUFFER_TLXVC3_AVAILABLE: Running count of how much tlxvc3 credits held by CHAN B BUFFER</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:33</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLTRACK_TLXVC0_CREDIT_TOTAL_SHADOW: Shadow reg of total tlxvc0 credits added through inits. Disable shadowing with DSTLCFG2(39).</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLTRACK_TLXVC3_CREDIT_TOTAL_SHADOW: Shadow reg of total tlxvc3 credits added through inits. Disable shadowing with DSTLCFG2(39).</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:49</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:56</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLTRACK_TLXDCP0_CREDIT_TOTAL_SHADOW: Shadow reg of total tlxdcp0 credits added through inits. Disable shadowing with DSTLCFG2(39).</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DSTL STATUS REG (DSTLSTATUS)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010D10"</A>000000000C010D10 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.DSTL.DSTLSTATUS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.SUBCH_A_FAIL_WOF_Q_0_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.SUBCH_B_FAIL_WOF_Q_0_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.LANE_WIDTH_A_STATUS_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.LANE_WIDTH_B_STATUS_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLSTATUS_SUBCH_A_FAIL_WOF: When a channel fail is triggered on Subchannel A, this field will capture and hold which triggered channel fail first. 0 - subch_a_fail_force_rise 1 - ustl_dstl_a_channel_fail_trigger 2 - dstl_ff_cnfg_chana_link_down 3 - ustl_dstl_ch_a_timeout 4 - token_cnfg_chana_chan_xstop 5 - chana_counter_error 6 - chana_ocmb_credit_overuse_error 7 - dstl_ff_cnfg_chana_timeout_reached_out 8 - Reserved 9 - Reserved Will reset when subchannel A fail is reset.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLSTATUS_SUBCH_B_FAIL_WOF: When a channel fail is triggered on Subchannel B, this field will capture and hold which triggered channel fail first. 0 - subch_b_fail_force_rise 1 - ustl_dstl_b_channel_fail_trigger 2 - dstl_ff_cnfg_chanb_link_down 3 - ustl_dstl_ch_b_timeout 4 - token_cnfg_chanb_chan_xstop 5 - chanb_counter_error 6 - chanb_ocmb_credit_overuse_error 7 - dstl_ff_cnfg_chanb_timeout_reached_out 8 - Reserved 9 - Reserved Will reset when subchannel B fail is reset.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLSTATUS_DL_LANE_WIDTH_A_STATUS: Displays current DL lane width status from subch A.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLSTATUS_DL_LANE_WIDTH_B_STATUS: Displays current DL lane width status from subch B.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DSTL WAT Register (DSLTWAT)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010D11"</A>000000000C010D11 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.DSTL.DSLTWAT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:62</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.DSTLWAT_Q_0_INST.LATC.L2(0:62) [000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLWAT_CHANA_WAT_ACT_PMU: Selects WAT events 0 and 1 to DSTL pmu events 0 and 1 on subchannel A. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLWAT_CHANB_WAT_ACT_PMU: Selects WAT events 0 and 1 to DSTL pmu events 0 and 1 on subchannel B. <BR>DSTLCFG2_chana_sel_psave_pmu_events and DSTLCFG2_chanb_sel_psave_pmu_events overrides this. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLWAT_CHANA_WAT_DLY_CREDIT_RETURN_EN: If Bit 0 or 1 is set it respectively allows WAT events 0 or 1 to stop credit returns from occuring on Chan A. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLWAT_CHANB_WAT_DLY_CREDIT_RETURN_EN: If Bit 0 or 1 is set it respectively allows WAT events 2 or 3 to stop credit returns from occuring on Chan B. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLWAT_CHANA_WAT_NULL_FLIT_STALL_EN: If Bit 0 or 1 is set it respectively allows WAT events 0 or 1 to force null flits to be sent, holding up other commands, on Chan A. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLWAT_CHANB_WAT_NULL_FLIT_STALL_EN: If Bit 0 or 1 is set it respectively allows WAT events 2 or 3 to force null flits to be sent, holding up other commands, on Chan B. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLWAT_CHANA_WAT_HOLD_TLXVC0_EN: If Bit 0 or 1 is set it respectively allows WAT events 0 or 1 to hold tlxvc0 credits from being returned on Chan A. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLWAT_CHANB_WAT_HOLD_TLXVC0_EN: If Bit 0 or 1 is set it respectively allows WAT events 2 or 3 to hold tlxvc0 credits from being returned on Chan B. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLWAT_CHANA_WAT_HOLD_TLXVC3_EN: If Bit 0 or 1 is set it respectively allows WAT events 0 or 1 to hold tlxvc3 credits from being returned on Chan A. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLWAT_CHANB_WAT_HOLD_TLXVC3_EN: If Bit 0 or 1 is set it respectively allows WAT events 2 or 3 to hold tlxvc3 credits from being returned on Chan B. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLWAT_CHANA_WAT_HOLD_TLXDCP0_EN: If Bit 0 or 1 is set it respectively allows WAT events 0 or 1 to hold tlxdcp0 credits from being returned on Chan A. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLWAT_CHANB_WAT_HOLD_TLXDCP0_EN: If Bit 0 or 1 is set it respectively allows WAT events 2 or 3 to hold tlxdcp0 credits from being returned on Chan B. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLWAT_RESERVED_24_62: Reserved. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DSTL Psave Register 0 (DSTLpsave0)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010D12"</A>000000000C010D12 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.DSTL.DSTLPSAVE0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.DSTLPSAVE0_Q_0_INST.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE0_MASTER_PSAVE_MODE: MASTER Power Save Mode, three special modes are provided to enable stress testing in the lab and verification <BR>0b00 = Normal mode - use content of XYZ_PSAVE_MISC_CFG to make width-change decisions based on interface behavior (provided PSAVE_MODE has at least 2 widths configured) <BR>0b01 = Staircase mode - loop sequentially through available widths (never skipping an intermediate width) using only utilization count values to define the period at each level. <BR>0b10 = Random Sequence mode - move randomly through available widths (but never skipping an intermediate width) using LFSR values to define the periods, not the LUC/HUC values. <BR>0b11 = Random Staircase mode - loop all the way down through available widths, then all the way up, using LFSR values to define the periods, not the LUC/HUC values. <BR> Note: these mechanisms are disabled if bits(2:4) are 1-hot, and fully enabled if bits(0:4) = "00111". <BR> Note: the value of this dial is technically a dont care unless more than one bit is set in the width dial <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE0_MASTER_PSAVE_WIDTH: MASTER Link Width Enables = Full|A|B, where A = Half and B=Quarter <<customize this text to your situation, with Full > A > B, and denote which cases are illegal for your situation>> <BR>0b000 = Disabled (Output defaults to Full width, same as 100, and gates off all internal clocks in the psave circuit.) <BR>0b001 = Only B width enabled (including B width ILLEGAL FOR P10) <BR>0b010 = Only A width enabled <BR>0b011 = Only A and B widths enabled (including B width ILLEGAL FOR P10) <BR>0b100 = Only full width enabled (same as Disabled) <BR>0b101 = Only Full and B enabled (skipping A ILLEGAL FOR P10) <BR>0b110 = Only Full and A enabled <BR>0b111 = All three widths enabled (including B width ILLEGAL FOR P10) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE0_MASTER_PSAVE_SPARE: MASTER PSAVE spare</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE0_MASTER_PSAVE_MIN_RAND_UCNT: MASTER Random mode minimum utilization count. Minimum size to allow a LUC or HUC to be, which, combined with PSAVE_WSIZE then sets the minimum time in any link width. Only matters when DSTLPSAVE0_master_psave_mode is 0b10 Random Sequence mode or 0b11 Random Staircase mode REQUIREMENT: must be greater than 0, bugspray will fail even if not in random mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE0_SLAVE_PSAVE_MODE: SLAVE Power Save Mode, three special modes are provided to enable stress testing in the lab and verification <BR>0b00 = Normal mode - use content of XYZ_PSAVE_MISC_CFG to make width-change decisions based on interface behavior (provided PSAVE_MODE has at least 2 widths configured) <BR>0b01 = Staircase mode - loop sequentially through available widths (never skipping an intermediate width) using only utilization count values to define the period at each level. <BR>0b10 = Random Sequence mode - move randomly through available widths (but never skipping an intermediate width) using LFSR values to define the periods, not the LUC/HUC values. <BR>0b11 = Random Staircase mode - loop all the way down through available widths, then all the way up, using LFSR values to define the periods, not the LUC/HUC values. <BR> Note: these mechanisms are disabled if bits(2:4) are 1-hot, and fully enabled if bits(0:4) = "00111". <BR> Note: the value of this dial is technically a dont care unless more than one bit is set in the width dial <BR> REQUIREMENT: This dial must be configured the same as DSTLPSAVE0_master_psave_mode <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE0_SLAVE_PSAVE_WIDTH: SLAVE Link Width Enables = Full|A|B, where A = Half and B=Quarter <<customize this text to your situation, with Full > A > B, and denote which cases are illegal for your situation>> <BR>0b000 = Disabled (Output defaults to Full width, same as 100, and gates off all internal clocks in the psave circuit.) <BR>0b001 = Only B width enabled (including B width ILLEGAL FOR P10) <BR>0b010 = Only A width enabled <BR>0b011 = Only A and B widths enabled (including B width ILLEGAL FOR P10) <BR>0b100 = Only full width enabled (same as Disabled) <BR>0b101 = Only Full and B enabled (skipping A ILLEGAL FOR P10) <BR>0b110 = Only Full and A enabled <BR>0b111 = All three widths enabled (including B width ILLEGAL FOR P10) <BR> REQUIREMENT: This dial must be configured the same as DSTLPSAVE0_master_psave_width <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE0_SLAVE_PSAVE_SPARE: SLAVE PSAVE spare</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE0_SLAVE_PSAVE_MIN_RAND_UCNT: SLAVE Random mode minimum utilization count. Minimum size to allow a LUC or HUC to be, which, combined with PSAVE_WSIZE then sets the minimum time in any link width. Only matters when DSTLPSAVE0_slave_psave_mode is 0b10 Random Sequence mode or 0b11 Random Staircase mode REQUIREMENT: must be greater than 0, bugspray will fail even if not in random mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE0_MASTER_PSAVE_EVENT_SEL: Selects which event feeds into master psave. 0 - DSTL detects reads 1 - MCS read event 2 - Upstream Half Flit 3 - WAT 2 event</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE0_SLAVE_PSAVE_EVENT_SEL: Selects which event feeds into slave psave. 0 - DSTL detects writes 1 - MCS write event 2 - Downtream Half Flit 3 - WAT 3 event</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE0_PSAVE_REQUEST_OVERRIDE_EN: When set, psave lane width request will be overriden by DSTLPSAVE0_psave_request_override.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41:42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE0_PSAVE_REQUEST_OVERRIDE: If DSTLPSAVE0_psave_request_override_en=1, this field overrides that psave land width request sent out to DL. 0b01 - x2 0b10 - x4 0b11 - x8</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE0_RESERVED_43_47: Reserved.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DSTL Error Psave Register 1 (DSTLpsave1)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010D13"</A>000000000C010D13 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.DSTL.DSTLPSAVE1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.DSTLPSAVE1_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE1_MASTER_PSAVE_A_LUC: MASTER A-width Low Utilization Count - When in full width mode, this specifies how many consecutive sample windows need to be below the psave_a_lut utilization threshold to kick the link into A-width mode. REQUIREMENT: must be greater than 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE1_MASTER_PSAVE_A_HUC: MASTER A-width High Utilization Count - When in A-width mode, this specifies how many consecutive sample windows need to be above the psave_a_hut utilization threshold to kick the link into full-width mode. REQUIREMENT: must be greater than 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE1_MASTER_PSAVE_A_LUT: MASTER A-width Low Utilization Threshold - if in full-width mode, and utilization during a sample window is below (n+1)/32, (n=0 to 31, 3.125% steps) increment the low utilization consecutive window counter. If above, reset it. Note: the logic only looks at the 5 most significant bits of interest, and thus is effectively doing a round-down function when checking the utilization count against the threshold. The n+1 accounts for this behavior.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE1_MASTER_PSAVE_A_HUT: MASTER A-width High Utilization Threshold - if in A-width mode, and utilization during a sample window is above n/32, (n=0 to 31, 3.125% steps) increment the high utilization consecutive window counter. If below, reset it. Note: the logic only looks at the 5 most significant bits of interest, and thus is effectively doing a round-down function when checking the utilization count against the threshold, but the n/32 properly accounts for this behavior. REQUIREMENT: must be greater than DSTLPSAVE1_MASTER_PSAVE_B_LUT</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE1_MASTER_PSAVE_A_SPARE: MASTER spare</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE1_MASTER_PSAVE_B_LUC: MASTER B-width Low Utilization Count - When in A-width mode, this specifies how many consecutive sample windows need to be below the psave_b_lut utilization threshold to kick the link into B-width mode. REQUIREMENT: must be greater than 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE1_MASTER_PSAVE_B_HUC: MASTER B-width High Utilization Countt - When in B-width mode, this specifies how many consecutive sample windows need to be above the psave_b_hut utilization threshold to kick the link into A-width mode. REQUIREMENT: must be greater than 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE1_MASTER_PSAVE_B_LUT: MASTER B-width Low Utilization Threshold - if in A-width mode, and utilization during a sample window is below (n+1)/32, (n=0 to 31, 3.125% steps) increment the low utilization consecutive window counter. If above, reset it. Note: the logic only looks at the 5 most significant bits of interest, and thus is effectively doing a round-down function when checking the utilization count against the threshold. The n+1 accounts for this behavior.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE1_MASTER_PSAVE_B_HUT: MASTER B-width High Utilization Threshold - if in B-width mode, and utilization during a sample window is above n/32, (n=0 to 31, 3.125% steps) increment the high utilization consecutive window counter. If below, reset it. Note: the logic only looks at the 5 most significant bits of interest, and thus is effectively doing a round-down function when checking the utilization count against the threshold, but the n/32 properly accounts for this behavior.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE1_MASTER_PSAVE_B_SPARE: MASTER spare</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE1_MASTER_PSAVE_WSIZE: MASTER psave sample window size: wsize = 2**(n+8) useable cycles. The valid_cycle input indicates a usable cycle, i.e., a cycle when the transport layer -can- transmit link content. The wsize limits are 256 - 32K. The utilization counters are 8 bits, so the maximum possible period for sampling data to make a decision is 32Kx256=8M cycles, or, approximately 4 milliseconds for most links.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE1_RESERVED_59_63: Reserved.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DSTL Psave Register 2 (DSTLpsave2)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010D14"</A>000000000C010D14 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.DSTL.DSTLPSAVE2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.DSTLPSAVE2_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE2_SLAVE_PSAVE_A_LUC: SLAVE A-width Low Utilization Count - When in full width mode, this specifies how many consecutive sample windows need to be below the psave_a_lut utilization threshold to kick the link into A-width mode. REQUIREMENT: must be greater than 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE2_SLAVE_PSAVE_A_HUC: SLAVE A-width High Utilization Count - When in A-width mode, this specifies how many consecutive sample windows need to be above the psave_a_hut utilization threshold to kick the link into full-width mode. REQUIREMENT: must be greater than 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE2_SLAVE_PSAVE_A_LUT: SLAVE A-width Low Utilization Threshold - if in full-width mode, and utilization during a sample window is below (n+1)/32, (n=0 to 31, 3.125% steps) increment the low utilization consecutive window counter. If above, reset it. Note: the logic only looks at the 5 most significant bits of interest, and thus is effectively doing a round-down function when checking the utilization count against the threshold. The n+1 accounts for this behavior.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE2_SLAVE_PSAVE_A_HUT: SLAVE A-width High Utilization Threshold - if in A-width mode, and utilization during a sample window is above n/32, (n=0 to 31, 3.125% steps) increment the high utilization consecutive window counter. If below, reset it. Note: the logic only looks at the 5 most significant bits of interest, and thus is effectively doing a round-down function when checking the utilization count against the threshold, but the n/32 properly accounts for this behavior. REQUIREMENT: must be greater than DSTLPSAVE1_SLAVE_PSAVE_B_LUT</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE2_SLAVE_PSAVE_A_SPARE: SLAVE spare</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE2_SLAVE_PSAVE_B_LUC: SLAVE B-width Low Utilization Count - When in A-width mode, this specifies how many consecutive sample windows need to be below the psave_b_lut utilization threshold to kick the link into B-width mode. REQUIREMENT: must be greater than 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE2_SLAVE_PSAVE_B_HUC: SLAVE B-width High Utilization Count - When in B-width mode, this specifies how many consecutive sample windows need to be above the psave_b_hut utilization threshold to kick the link into A-width mode. REQUIREMENT: must be greater than 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE2_SLAVE_PSAVE_B_LUT: SLAVE B-width Low Utilization Threshold - if in A-width mode, and utilization during a sample window is below (n+1)/32, (n=0 to 31, 3.125% steps) increment the low utilization consecutive window counter. If above, reset it. Note: the logic only looks at the 5 most significant bits of interest, and thus is effectively doing a round-down function when checking the utilization count against the threshold. The n+1 accounts for this behavior.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE2_SLAVE_PSAVE_B_HUT: SLAVE B-width High Utilization Threshold - if in B-width mode, and utilization during a sample window is above n/32, (n=0 to 31, 3.125% steps) increment the high utilization consecutive window counter. If below, reset it. Note: the logic only looks at the 5 most significant bits of interest, and thus is effectively doing a round-down function when checking the utilization count against the threshold, but the n/32 properly accounts for this behavior.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE2_SLAVE_PSAVE_B_SPARE: SLAVE spare</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE2_SLAVE_PSAVE_WSIZE: SLAVE psave sample window size: wsize = 2**(n+8) useable cycles. The valid_cycle input indicates a usable cycle, i.e., a cycle when the transport layer -can- transmit link content. The wsize limits are 256 - 32K. The utilization counters are 8 bits, so the maximum possible period for sampling data to make a decision is 32Kx256=8M cycles, or, approximately 4 milliseconds for most links.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE2_RESERVED_59_63: Reserved.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DSTL TRACKING REG 2 (DSTLTRACK2)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010D15"</A>000000000C010D15 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.DSTL.DSTLTRACK2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.CNFG_TOKEN_TLXDCP0_CREDIT_POOL_Q_0_INST.LATC.L2(0:6) [0000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.DSTL.CNFG.DCP0_RD_WDF_BUFFER_SHADOW_CNT_Q_0_INST.LATC.L2(0:6) [0000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLTRACK2_TLXDCP0_POOL_CURRENT_COUNT: Display current count of tlxdcp0 credits in DSTL pool before allocated to subchannels.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7:8</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLTRACK2_TLXDCP0_READ_WDF_CURRENT_COUNT: Display current count of tlxdcp0 credits indicated to be in use by read and wdf buffers. This dial + DSTLTRACK2_tlxdcp0_pool_current_count + DSTLTRACK_chana_buffer_tlxdcp0_available + DSTLTRACK_chanb_buffer_tlxdcp0_available should be equal to DSTLTRACK_tlxdcp0_credit_total_shadow.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Fault Isolation Register (DSTLFIR)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010D40"</A>000000000C010D40 (SCOM)<BR>
<A NAME="000000000C010D41"</A>000000000C010D41 (SCOM1)<BR>
<A NAME="000000000C010D42"</A>000000000C010D42 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.DSTL.DSTLFIR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR.LATC.L2(0:40) [00000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_A_TLX_CHECKSTOP: AFU initiated Checkstop on Subchannel A <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_A_TLX_RECOVERABLE_ATTENTION: AFU initiated Recoverable Attention on Subchannel A <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_A_TLX_SPECIAL_ATTENTION: AFU initiated Special Attention on Subchannel A <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_A_TLX_APPLICATION_INTERRUPT: AFU initiated Application Interrupt Attention on Subchannel A <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_B_TLX_CHECKSTOP: AFU initiated Checkstop on Subchannel B <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_B_TLX_RECOVERABLE_ATTENTION: AFU initiated Recoverable Attention on Subchannel B <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_B_TLX_SPECIAL_ATTENTION: AFU initiated Special Attention on Subchannel B <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_B_TLX_APPLICATION_INTERRUPT: AFU initiated Application Interrupt Attention on Subchannel B <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_MCS_DSTL_CMD_PARITY_ERROR: Error on parity bits protecting incoming command from MCS to DSTL. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_RESET_CREDITS_RD_WDF_BUFFER_NONZERO: A credit reset was attempted while rd and wdf buffers in use. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_CONFIG_REG_RECOVERABLE_PARITY_ERROR: DSTL Configuration Register has taken a recoverable parity error. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_CONFIG_REG_FATAL_PARITY_ERROR: DSTL Configuration Register has taken a fatal parity error. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_A_COUNTER_ERROR: DSTL Subchannel A, a counter took an underflow or overflow error. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_B_COUNTER_ERROR: DSTL Subchannel B, a counter took an underflow or overflow error. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_A_TIMEOUT_ERROR: DSTL Subchannel A timed out having valid commands and not sending any flits. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_B_TIMEOUT_ERROR: DSTL Subchannel B timed out having valid commands and not sending any flits. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_A_BUFFER_OVERUSE_ERROR: DSTL has detected that attached buffer on subchannel A has used more tlxvc0 or tlxvc3 credits than it has been given. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_B_BUFFER_OVERUSE_ERROR: DSTL has detected that attached buffer on subchannel B has used more tlxvc0 or tlxvc3 credits than it has been given. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_A_DL_LINK_DOWN: DSTL Subchannel A observed link going down. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_B_DL_LINK_DOWN: DSTL Subchannel B observed link going down. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_A_FAIL_ACTION: DSTL Subchannel A has entered the fail state. <BR>This is just a sticky Fir indicator. Actual fail state indicator is DSTLERRRPT(62). <BR>Clearing this bit will not reset fail state. <BR>Reset of actual fail state can be done with DSTLCFG2(16) but only supported during IPL before traffic has been run. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_B_FAIL_ACTION: DSTL Subchannel B has entered the fail state. <BR>This is just a sticky Fir indicator. Actual fail state indicator is DSTLERRRPT(63). <BR>Clearing this bit will not reset fail state. <BR>Reset of actual fail state can be done with DSTLCFG2(17) but only supported during IPL before traffic has been run. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_A_CHANNEL_TIMEOUT: Channel timeout has occured on Subchannel A index. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_B_CHANNEL_TIMEOUT: Channel timeout has occured on Subchannel B index. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_DECRYPT_ERR_INFO: Error info from decrypt <BR> 0 = Scom register has parity error (for registers KEY1, KEY2, NONCE, and MISC_REG) - nonrecoverable <BR> 1 = attempt to write or access key when locked - nonrecoverable <BR> 2 = address pipe parity error - recoverable, error detected only when encryption is active, SUE sent on upstream data <BR> 3 = CL to Decrypt parity error on Valid/Tag - nonrecoverable <BR> 4 = Parity error on USTL->DECRYPT DMX interface - nonrecoverable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_ENCRYPT_ERR_INFO: Error info from encrypt <BR> 0 = Scom register has parity error (for registers KEY1, KEY2, NONCE, and MISC_REG) - nonrecoverable <BR> 1 = attempt to write or access key when locked - nonrecoverable <BR> 2 = Parity error on address encryption rounds - recoverable, error detected only when decryption is active, SUE sent on downstream data <BR> 3 = Parity error on data encryption rounds - recoverable, error detected only when decryption is active, SUE sent on downstream data <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_A_TLX_APPLICATION_INTERRUPT_RETRIED: On Subchhanel A, received an AFU initiated Application Interrupt Attention when one was already being processed and issued a retry. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_B_TLX_APPLICATION_INTERRUPT_RETRIED: On Subchhanel B, received an AFU initiated Application Interrupt Attention when one was already being processed and issued a retry. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_A_PARITY_ERROR: A parity error local to Subchhanel A occurred. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_B_PARITY_ERROR: A parity error local to Subchhanel B occurred. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SPARE37: Spare FIR bit 37. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SPARE38: Spare FIR bit 38. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_A_PERFORMANCE_ATTENTION: Indicates that this subchannel has significant traffic flow. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIR_SUBCHANNEL_B_PERFORMANCE_ATTENTION: Indicates that this subchannel has significant traffic flow. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Fault Isolation Mask Register (DSTLFIRMASK)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010D43"</A>000000000C010D43 (SCOM)<BR>
<A NAME="000000000C010D44"</A>000000000C010D44 (SCOM1)<BR>
<A NAME="000000000C010D45"</A>000000000C010D45 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.DSTL.DSTLFIRMASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR_MASK.LATC.L2(0:40) [00000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIRMASK_FIR_MASK: Masks for FIR(0:40) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Fault Isolation Action0 Register (DSTLFIRACT0)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010D46"</A>000000000C010D46 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.DSTL.DSTLFIRACT0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION0.FIR_ACTION0.LATC.L2(0:40) [00000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIRACT0_ACTION_0: Action 0 for FIR(0:40) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Fault Isolation Action1 Register (DSTLFIRACT1)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010D47"</A>000000000C010D47 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.DSTL.DSTLFIRACT1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION1.FIR_ACTION1.LATC.L2(0:40) [00000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIRACT1_ACTION_1: Action 1 for FIR(0:40) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Fault Isolation WOF Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010D48"</A>000000000C010D48 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.DSTL.DSTLFIRWOF</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.WOF_LAT_YES.WOF.LATC.L2(0:40) [00000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIRWOF_WOF: WOF Register locks on first error. Writing zeros the register <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Fault Isolation Action2 Register (DSTLFIRACT2)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010D49"</A>000000000C010D49 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.DSTL.DSTLFIRACT2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION2.FIR_ACTION2.LATC.L2(0:40) [00000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLFIRACT2_ACTION_2: Action 2 for FIR(0:40) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Credit intilization (DSTLCREDIT)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010D4A"</A>000000000C010D4A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.DSTL.DSTLCREDIT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CNFG_TOKEN_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCREDIT_TLXVC0_CREDIT_INIT: SCOM init tlxvc0 credits to initially sent to OCMB. This amount will go to both subchannels <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCREDIT_TLXVC3_CREDIT_INIT: SCOM init tlxvc3 credits to initially sent to OCMB. This amount will go to both subchannels <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCREDIT_TLXDCP0_CREDIT_INIT: SCOM init tlxdcp0 credits to initially sent to OCMB. This amount will be shared among both subchannels <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCREDIT_TLVC0_CREDIT_INIT: An override to add additional tlvc0 credits to DSTL <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCREDIT_TLVC1_CREDIT_INIT: An override to add additional tlvc1 credits to DSTL <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCREDIT_TLDCP1_CREDIT_INIT: An override to add additional tldcp1 credits to DSTL <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCREDIT_TLXDCP0_CHANA_POOL: Sets subchannel A max tlxdcp0 level <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCREDIT_TLXDCP0_CHANB_POOL: Sets subchannel B max tlxdcp0 level <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DSTL Configuration Register (DSTLCFG)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010D4B"</A>000000000C010D4B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.DSTL.DSTLCFG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.DSTL_CNFG_FF_REG_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_TMPL0_ONLY: When set, only template 1 enabled. <BR>TEMPLATE COMBOS SETTINGS <BR> 0 1 4 0only=0 1dis=0 4dis=0 7en=0 (preferred) <BR> 0 1 4 7 0only=0 1dis=0 4dis=0 7en=1 <BR> INVALID 0only=0 1dis=0 4dis=1 7en=0 <BR> 0 1 7 0only=0 1dis=0 4dis=1 7en=1 <BR> 0 4 0only=0 1dis=1 4dis=0 7en=0 <BR> 0 4 7 0only=0 1dis=1 4dis=0 7en=1 <BR> INVALID 0only=0 1dis=1 4dis=1 7en=0 <BR> 0 7 0only=0 1dis=1 4dis=1 7en=1 <BR> 0 0only=1 1dis=X 4dis=X 7en=X <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_RESERVED_1: Reserved. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_TMPL7_ENABLE: When set, template 7 enabled. CANNOT DISABLE BOTH TEMPLATE 4 and 7 AT SAME TIME. <BR>TEMPLATE COMBOS SETTINGS <BR> 0 1 4 0only=0 1dis=0 4dis=0 7en=0 (preferred) <BR> 0 1 4 7 0only=0 1dis=0 4dis=0 7en=1 <BR> INVALID 0only=0 1dis=0 4dis=1 7en=0 <BR> 0 1 7 0only=0 1dis=0 4dis=1 7en=1 <BR> 0 4 0only=0 1dis=1 4dis=0 7en=0 <BR> 0 4 7 0only=0 1dis=1 4dis=0 7en=1 <BR> INVALID 0only=0 1dis=1 4dis=1 7en=0 <BR> 0 7 0only=0 1dis=1 4dis=1 7en=1 <BR> 0 0only=1 1dis=X 4dis=X 7en=X <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_TMPL1_DIS: When set, tempalte 1 is disabled. If set, MUST ENSURE AT LEAST 4 or 7 IS ENABLED. OTHERWISE USE TEMPLATE 0 ONLY MODE <BR>TEMPLATE COMBOS SETTINGS <BR> 0 1 4 0only=0 1dis=0 4dis=0 7en=0 (preferred) <BR> 0 1 4 7 0only=0 1dis=0 4dis=0 7en=1 <BR> INVALID 0only=0 1dis=0 4dis=1 7en=0 <BR> 0 1 7 0only=0 1dis=0 4dis=1 7en=1 <BR> 0 4 0only=0 1dis=1 4dis=0 7en=0 <BR> 0 4 7 0only=0 1dis=1 4dis=0 7en=1 <BR> INVALID 0only=0 1dis=1 4dis=1 7en=0 <BR> 0 7 0only=0 1dis=1 4dis=1 7en=1 <BR> 0 0only=1 1dis=X 4dis=X 7en=X <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_FAST_RD_DISABLE: When set, bypassing the read command queue disabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_RESERVED_5: Reserved. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_TMPL4_DISABLE: When set, template 4 use disabled. CANNOT DISABLE BOTH TEMPLATE 4 and 7 AT SAME TIME. <BR>TEMPLATE COMBOS SETTINGS <BR> 0 1 4 0only=0 1dis=0 4dis=0 7en=0 (preferred) <BR> 0 1 4 7 0only=0 1dis=0 4dis=0 7en=1 <BR> INVALID 0only=0 1dis=0 4dis=1 7en=0 <BR> 0 1 7 0only=0 1dis=0 4dis=1 7en=1 <BR> 0 4 0only=0 1dis=1 4dis=0 7en=0 <BR> 0 4 7 0only=0 1dis=1 4dis=0 7en=1 <BR> INVALID 0only=0 1dis=1 4dis=1 7en=0 <BR> 0 7 0only=0 1dis=1 4dis=1 7en=1 <BR> 0 0only=1 1dis=X 4dis=X 7en=X <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_SET_MDI_ON_2ND_DIS: When doing mirrored broadcast writes we will set the MDI on the secondary subchannel. If this bit is set, instead both subchannels will get the mdi update value. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_READ_THRESHOLD: The threshold to force reads to template 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_RESERVED_12_15: Reserved. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_WR_TMP4_THRESHOLD: The threshold of pending writes to cause template 4 to start sending 2 data flits in a row <BR> < DSTLCFG_wr_tmp4_threshold : cmd(1wr) data cmd(0wr) data <BR> > DSTLCFG_wr_tmp4_threshold, < DSTLCFG_wr_dbl_threshold : cmd(1wr) data data <BR> > DSTLCFG_wr_dbl_threshold : cmd(2wr) data data data data <BR>MUST CONFIGURE DSTLCFG_wr_dbl_threshold > DSTLCFG_wr_tmp4_threshold <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_RESERVED_20_23: Reserved. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_WR_DBL_THRESHOLD: The threshold of pending writes to cause template 4 to start sending 2 writes at a time with 4 data flits in a row <BR> < DSTLCFG_wr_tmp4_threshold : cmd(1wr) data cmd(0wr) data <BR> > DSTLCFG_wr_tmp4_threshold, < DSTLCFG_wr_dbl_threshold : cmd(1wr) data data <BR> > DSTLCFG_wr_dbl_threshold : cmd(2wr) data data data data <BR>MUST CONFIGURE DSTLCFG_wr_dbl_threshold > DSTLCFG_wr_tmp4_threshold <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_CRITICAL_OW_DIS: When set, critical OW address bits will be zeroed out for rd mem. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_PERF_ATTN_PSAVE_MODE: When set, performance attention fir will triggered by psave requested full x8 width. <BR>When clear, performance attention fir will triggered by DSTL queue fullness level. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_RESERVED_30: Reserved. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_RESERVED_31: Reserved. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_RESERVED_32: Reserved. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_RESERVED_33_43: Reserved. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_WRAP_MODE_EN: Enable Wrap Mode in DSTL which returns dummy data without needing attached memory. Need to also set corresponding enable bit in USTL. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45:48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_CREDIT_RETURN_DELAY_THRESH: Cycles DSTL will wait and accumulate credit returns before sending a token write command. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_TIMEOUT_MODE: Timeout count to detect if DSTL has valid commands but does not send anything out for long period of time. <BR> 000 - Disable <BR> 001 - 16K cycles <BR> 010 - 32K cycles <BR> 011 - 64K cycles <BR> 100 - 128K cycles <BR> 101 - 256K cycles <BR> 110 - 512K cycles <BR> 111 - 1M cycles <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_MMIO_ADDRBIT_POS: Configures position of where to set bit for mmio addr bar. (Bit position = dialvalue + 43) <BR> 00000 = PA bit 43 <BR> 00001 = PA bit 44 <BR> 00010 = PA bit 45 <BR> 00011 = PA bit 46 <BR> 00100 = PA bit 47 <BR> 00101 = PA bit 48 <BR> 00110 = PA bit 49 <BR> 00111 = PA bit 50 <BR> 01000 = PA bit 51 <BR> 01001 = PA bit 52 <BR> 01010 = PA bit 53 <BR> 01011 = PA bit 54 <BR> 01100 = PA bit 55 <BR> 01101 = PA bit 56 <BR> 01110 = PA bit 57 <BR> 01111 = PA bit 58 <BR> 10000 = PA bit 59 <BR> 10001 = PA bit 60 <BR> 10010 = PA bit 61 <BR> 10011 = PA bit 62 <BR> 10100 = PA bit 63 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_RESET_CREDITS: While set, resets all credits counts communicated with OCMB and any interrupts in progress. Will continually reset until cleared. <BR>Excludes DL credits. To reset DL credits, DSTLCFG_chana_dl_credit_reset and DSTLCFG_chanb_dl_credit_reset must be used. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_CHANA_DL_CREDIT_RESET: While set, resets DL credit counts for chan A. Will continually reset until cleared. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_CHANB_DL_CREDIT_RESET: While set, resets DL credit counts for chan B. Will continually reset until cleared. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG_RESERVED_62_63: Reserved. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DSTL ERROR REPORT HOLD INFO (DSTLERRRPT)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010D4C"</A>000000000C010D4C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.DSTL.DSTLERRRPT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=49><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CHANA_CREDIT_UNDERFLOW_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CHANA_CREDIT_OVERFLOW_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CHANA_CREDIT_TLXVC0_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CHANA_CREDIT_TLXVC3_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CHANA_CREDIT_TLXDCP0_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CHANA_CREDIT_TLVC0_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CHANA_CREDIT_TLVC1_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CHANA_CREDIT_TLDCP1_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CHANA_WRDATA_COUNTER_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CHANA_CMD_COUNTER_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CHANA_FF_COUNTER_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CHANB_CREDIT_UNDERFLOW_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CHANB_CREDIT_OVERFLOW_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CHANB_CREDIT_TLXVC0_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CHANB_CREDIT_TLXVC3_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CHANB_CREDIT_TLXDCP0_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CHANB_CREDIT_TLVC0_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CHANB_CREDIT_TLVC1_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CHANB_CREDIT_TLDCP1_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CHANB_WRDATA_COUNTER_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CHANB_CMD_COUNTER_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CHANB_FF_COUNTER_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.SHAREDPOOL_TLXDCP0_COUNTER_ERROR_PSUEDOHOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CHANA_TLXVC0_MAX_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CHANA_TLXVC3_MAX_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CHANA_TLXDCP0_MAX_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CHANB_TLXVC0_MAX_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CHANB_TLXVC3_MAX_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CHANB_TLXDCP0_MAX_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.SHARED_TLXDCP0_MAX_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CNFG_CHANA_OCMB_TRACK_TLXVC0_OVERUSEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CNFG_CHANA_OCMB_TRACK_TLXVC3_OVERUSEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CNFG_CHANB_OCMB_TRACK_TLXVC0_OVERUSEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CNFG_CHANB_OCMB_TRACK_TLXVC3_OVERUSEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CMD_CHANA_READ_QUEUE_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CMD_CHANB_READ_QUEUE_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CMD_CHANA_WRITE_QUEUE_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CMD_CHANB_WRITE_QUEUE_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.WRDATA_CHANA_QUEUE_DATA_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.WRDATA_CHANB_QUEUE_DATA_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.WRDATA_CHANA_QUEUE_META_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.WRDATA_CHANB_QUEUE_META_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CHANA_CREDIT_RETURN_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CHANB_CREDIT_RETURN_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CHANA_WRDATA_COUNTER_ASSUMPTION_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CHANB_WRDATA_COUNTER_ASSUMPTION_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.SUBCH_A_FAIL_ACTION_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.SUBCH_B_FAIL_ACTION_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANA_CREDIT_UNDERFLOW_ERROR_HOLD_OUT: FIR(12) CHANA COUNTER ERROR -> DSTLERRRPT_chana_credit_underflow_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANA_CREDIT_OVERFLOW_ERROR_HOLD_OUT: FIR(12) CHANA COUNTER ERROR -> DSTLERRRPT_chana_credit_overflow_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANA_CREDIT_TLXVC0_ERROR_HOLD_OUT: FIR(12) CHANA COUNTER ERROR -> DSTLERRRPT_chana_credit_tlxvc0_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANA_CREDIT_TLXVC3_ERROR_HOLD_OUT: FIR(12) CHANA COUNTER ERROR -> DSTLERRRPT_chana_credit_tlxvc3_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANA_CREDIT_TLXDCP0_ERROR_HOLD_OUT: FIR(12) CHANA COUNTER ERROR -> DSTLERRRPT_chana_credit_tlxdcp0_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANA_CREDIT_TLVC0_ERROR_HOLD_OUT: FIR(12) CHANA COUNTER ERROR -> DSTLERRRPT_chana_credit_tlvc0_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANA_CREDIT_TLVC1_ERROR_HOLD_OUT: FIR(12) CHANA COUNTER ERROR -> DSTLERRRPT_chana_credit_tlvc1_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANA_CREDIT_TLDCP1_ERROR_HOLD_OUT: FIR(12) CHANA COUNTER ERROR -> DSTLERRRPT_chana_credit_tldcp1_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANA_WRDATA_COUNTER_ERROR_HOLD_OUT: FIR(12) CHANA COUNTER ERROR -> DSTLERRRPT_chana_wrdata_counter_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANA_CMD_COUNTER_ERROR_HOLD_OUT: FIR(12) CHANA COUNTER ERROR -> DSTLERRRPT_chana_cmd_counter_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANA_FF_COUNTER_ERROR_HOLD_OUT: FIR(12) CHANA COUNTER ERROR -> DSTLERRRPT_chana_ff_counter_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANB_CREDIT_UNDERFLOW_ERROR_HOLD_OUT: FIR(13) CHANB COUNTER ERROR -> DSTLERRRPT_chanb_credit_underflow_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANB_CREDIT_OVERFLOW_ERROR_HOLD_OUT: FIR(13) CHANB COUNTER ERROR -> DSTLERRRPT_chanb_credit_overflow_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANB_CREDIT_TLXVC0_ERROR_HOLD_OUT: FIR(13) CHANB COUNTER ERROR -> DSTLERRRPT_chanb_credit_tlxvc0_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANB_CREDIT_TLXVC3_ERROR_HOLD_OUT: FIR(13) CHANB COUNTER ERROR -> DSTLERRRPT_chanb_credit_tlxvc3_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANB_CREDIT_TLXDCP0_ERROR_HOLD_OUT: FIR(13) CHANB COUNTER ERROR -> DSTLERRRPT_chanb_credit_tlxdcp0_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANB_CREDIT_TLVC0_ERROR_HOLD_OUT: FIR(13) CHANB COUNTER ERROR -> DSTLERRRPT_chanb_credit_tlvc0_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANB_CREDIT_TLVC1_ERROR_HOLD_OUT: FIR(13) CHANB COUNTER ERROR -> DSTLERRRPT_chanb_credit_tlvc1_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANB_CREDIT_TLDCP1_ERROR_HOLD_OUT: FIR(13) CHANB COUNTER ERROR -> DSTLERRRPT_chanb_credit_tldcp1_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANB_WRDATA_COUNTER_ERROR_HOLD_OUT: FIR(13) CHANB COUNTER ERROR -> DSTLERRRPT_chanb_wrdata_counter_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANB_CMD_COUNTER_ERROR_HOLD_OUT: FIR(13) CHANB COUNTER ERROR -> DSTLERRRPT_chanb_cmd_counter_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANB_FF_COUNTER_ERROR_HOLD_OUT: FIR(13) CHANB COUNTER ERROR -> DSTLERRRPT_chanb_ff_counter_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_DSTL_SHAREDPOOL_TLXDCP0_COUNTER_ERROR_HOLD_OUT: FIR(12) AND FIR(13) shared dcp0 counter had error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANA_TLXVC0_MAX_ERROR_HOLD_OUT: FIR(12) chan A tlxvc0 counters exceeded max value error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANA_TLXVC3_MAX_ERROR_HOLD_OUT: FIR(12) chan A tlxvc3 counters exceeded max value error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANA_TLXDCP0_MAX_ERROR_HOLD_OUT: FIR(12) chan A tlxdcp0 counters exceeded max value error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANB_TLXVC0_MAX_ERROR_HOLD_OUT: FIR(13) chan B tlxvc0 counters exceeded max value error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANB_TLXVC3_MAX_ERROR_HOLD_OUT: FIR(13) chan B tlxvc3 counters exceeded max value error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANB_TLXDCP0_MAX_ERROR_HOLD_OUT: FIR(13) chan B tlxdcp0 counters exceeded max value error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_SHARED_TLXDCP0_MAX_ERROR_HOLD_OUT: FIR(12) AND FIR(13) shared dcp0 counters exceeded max value error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANA_TLXVC0_OVERUSE_HOLD_OUT: FIR(16) chan A attached buffer appears to have used more tlxvc0 than it has.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANA_TLXVC3_OVERUSE_HOLD_OUT: FIR(16) chan A attached buffer appears to have used more tlxvc3 than it has.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANB_TLXVC0_OVERUSE_HOLD_OUT: FIR(17) chan B attached buffer appears to have used more tlxvc0 than it has.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANB_TLXVC3_OVERUSE_HOLD_OUT: FIR(17) chan B attached buffer appears to have used more tlxvc3 than it has.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CMD_CHANA_READ_QUEUE_PARITY_ERR_HOLD_OUT: FIR(35) chan A read command queue took parity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CMD_CHANB_READ_QUEUE_PARITY_ERR_HOLD_OUT: FIR(36) chan B read command queue took parity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CMD_CHANA_WRITE_QUEUE_PARITY_ERR_HOLD_OUT: FIR(35) chan A write command queue took parity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CMD_CHANB_WRITE_QUEUE_PARITY_ERR_HOLD_OUT: FIR(36) chan B write command queue took parity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_WRDATA_CHANA_QUEUE_DATA_PARITY_ERR_HOLD_OUT: FIR(35) chan A write data queue took parity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_WRDATA_CHANB_QUEUE_DATA_PARITY_ERR_HOLD_OUT: FIR(36) chan B write data queue took parity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_WRDATA_CHANA_QUEUE_META_PARITY_ERR_HOLD_OUT: FIR(35) chan A write metadata queue took parity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_WRDATA_CHANB_QUEUE_META_PARITY_ERR_HOLD_OUT: FIR(36) chan B write metadata queue took parity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANA_CREDIT_RETURN_PARITY_ERR_HOLD_OUT: FIR(35) chan A credit return from USTL took parity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANB_CREDIT_RETURN_PARITY_ERR_HOLD_OUT: FIR(36) chan B credit return from USTL took parity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANA_WRDATA_COUNTER_ASSUMPTION_ERROR_HOLD_OUT: FIR(12) chan A counter wrdata data and meta assumption violated.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_CHANB_WRDATA_COUNTER_ASSUMPTION_ERROR_HOLD_OUT: FIR(13) chan B counter wrdata data and meta assumption violated.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46:61</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_SUBCHANNEL_A_FAIL_STATE: Subchannel A is currently in fail state. Can be reset with DSTLCFG2(16) but only supported during IPL before traffic has been run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLERRRPT_SUBCHANNEL_B_FAIL_STATE: Subchannel B is currently in fail state. Can be reset with DSTLCFG2(17) but only supported during IPL before traffic has been run.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DSTL Error Injection Register (DSTLINJ)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010D4D"</A>000000000C010D4D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.DSTL.DSTLINJ</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.DSTLINJ_REG_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLINJ_ERR_INJ_TRIGGER: For injecting ECC errors on the downstream command flit. <BR>Setting this bit to inject an error bit. <BR>For Single Shot, must clear before triggering a new error. <BR>For Continuous, clearing will cause continuous inject to cease. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLINJ_ERR_INJ_CONT_MODE: If 0, single shot injection. <BR>If 1, continuous injection. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLINJ_ERR_INJ_TYPE: If 0, a single bit Correctable Error will be injected. <BR>If 1, a double bit Uncorrectable Error will be injected. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLINJ_ERR_INJ_SUBCH_SEL: If 0, Error Inject will be on subchannel A. <BR>If 1, Error Inject will be on subchannel B. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLINJ_RESERVED_4_15: Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:61</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DSTL Error Injection Register (DSTLCFG2)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010D4E"</A>000000000C010D4E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.DSTL.DSTLCFG2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:62</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.DSTLCFG2_Q_0_INST.LATC.L2(0:62) [000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_TEMPLATE0_RATE_PACING: Forces DSTL to wait this many cycles before sending another non-null cmd flit after a template 0. <BR>Some attached devices may have rate limiting requirements. <BR>Defaults to max value 15. 0 indicates no throttling. Applies for both subchannels. <BR>If devices attached to subchannels have different requirements, must program to larger of 2 requirements. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_TEMPLATE1_RATE_PACING: Forces DSTL to wait this many cycles before sending another non-null cmd flit after a template 1. <BR>Some attached devices may have rate limiting requirements. <BR>Defaults to max value 15. 0 indicates no throttling. Applies for both subchannels. <BR>If devices attached to subchannels have different requirements, must program to larger of 2 requirements. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_TEMPLATE4_RATE_PACING: Forces DSTL to wait this many cycles before sending another non-null cmd flit after a template 4. <BR>Some attached devices may have rate limiting requirements. <BR>Defaults to max value 15. 0 indicates no throttling. Applies for both subchannels. <BR>If devices attached to subchannels have different requirements, must program to larger of 2 requirements. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_TEMPLATE7_RATE_PACING: Forces DSTL to wait this many cycles before sending another non-null cmd flit after a template 7. <BR>Some attached devices may have rate limiting requirements. <BR>Defaults to max value 15. 0 indicates no throttling. Applies for both subchannels. <BR>If devices attached to subchannels have different requirements, must program to larger of 2 requirements. <BR>RESTRICTION: Template 7 cannot be enabled when rate pacing is required for template 7. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_SUBCH_A_FAIL_RESET: Setting this bit will cause the subchannel A fail state to be reset. Only supported during IPL before traffic has been run. Will continually reset until cleared. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_SUBCH_B_FAIL_RESET: Setting this bit will cause the subchannel B fail state to be reset. Only supported during IPL before traffic has been run. Will continually reset until cleared. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_SUBCH_A_FAIL_FORCE: A transition from 0 to 1 will cause the subchannel A to be forced into fail state. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_SUBCH_B_FAIL_FORCE: A transition from 0 to 1 will cause the subchannel B to be forced into fail state. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_SUBCH_A_FAIL_DIS_USTL_SOURCED: When set, ustl sourced chan fail triggers will not trigger subchannel A to fail. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_SUBCH_B_FAIL_DIS_USTL_SOURCED: When set, ustl sourced chan fail triggers will not trigger subchannel B to fail. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_SUBCH_A_FAIL_DIS_LINK_DOWN: When set, link down will not trigger subchannel A to fail. Should not be disabled during runtime traffic. Only supported during IPL loopback. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_SUBCH_B_FAIL_DIS_LINK_DOWN: When set, link down will not trigger subchannel B to fail. Should not be disabled during runtime traffic. Only supported during IPL loopback. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_SUBCH_A_FAIL_DIS_CH_TIMEOUT: When set, channel timeout will not trigger subchannel A to fail. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_SUBCH_B_FAIL_DIS_CH_TIMEOUT: When set, channel timeout will not trigger subchannel B to fail. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_SUBCH_A_FAIL_DIS_TLX_XSTOP: When set, tlx xstop (DSTLFIR 0) will not trigger subchannel A to fail. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_SUBCH_B_FAIL_DIS_TLX_XSTOP: When set, tlx xstop (DSTLFIR 4) will not trigger subchannel B to fail. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_SUBCH_A_FAIL_DIS_COUNTER_ERR: When set, counter error (DSTLFIR 12) will not trigger subchannel A to fail. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_SUBCH_B_FAIL_DIS_COUNTER_ERR: When set, counter error (DSTLFIR 13) will not trigger subchannel B to fail. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_SUBCH_A_FAIL_DIS_TLXVC3_OVERUSE: When set, tlxvc3 overuse (DSTLFIR 15) will not trigger subchannel A to fail. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_SUBCH_B_FAIL_DIS_TLXVC3_OVERUSE: When set, tlxvc3 overuse (DSTLFIR 16) will not trigger subchannel B to fail. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_RESERVED_32_35: Reserved. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_SEL_USTL_PMU_EVENTS: Muxes in USTL events in last 4 of 12 pmu events on both subchannels. <BR>DSTLCFG2_chana_sel_psave_pmu_events and DSTLCFG2_chanb_sel_psave_pmu_events overrides this. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_SUBCH_A_FAIL_DIS_DSTL_TIMEOUT: When set, dstl timeout (DSTLFIR 14) will not trigger subchannel A to fail. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_SUBCH_B_FAIL_DIS_DSTL_TIMEOUT: When set, dstl timeout (DSTLFIR 15) will not trigger subchannel B to fail. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_MAX_CREDIT_CHECK_DIS: When set, checking against max credit level will be disabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_INJ_ADDR_ERR_CMD_TYPE: Specifies the command type on which to inject an address error. <BR> 000 - disabled <BR> 001 - rd mem <BR> 010 - wr mem <BR> 011 - rd cnfg <BR> 100 - wr cnfg <BR> 101 - rd mmio <BR> 110 - wr mmio <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_INJ_ADDR_ERR_ARM_SET: For non continuous, single shot address injection, this bit arms inject. To re-arm, must clear and set again. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_INJ_ADDR_ERR_CONT: When set, address error inject will be continous. Otherwise it is single shot. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_BOGUS_STALL_MODE_POPS: Only has effect if DSTLCFG2_bogus_stall_mode_local=0 <BR> 0 - bogus stall blocking will occur with MCS mechanism to prevent sending commands to DSTL. <BR> 1 - bogus stall will prevent MCS from sending more commands to DSTL by witholding pops to MCS. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_BOGUS_STALL_MODE_LOCAL: 0 - bogus stall will block traffic downstream by holding up commands at the MCS level. Additional options apply with DSTLCFG2_bogus_stall_mode_pops dial <BR>1 - bogus stall will block traffic by holding commands locally in DSTL queues. DSTLCFG2_bogus_stall_mode_pops has no effect this dial is 1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CHANA_SEL_PSAVE_PMU_EVENTS: Selects psave events on DSTL pmu bus for chana.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CHANB_SEL_PSAVE_PMU_EVENTS: Selects psave events on DSTL pmu bus for chanb.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_SUBCH_A_FAIL_DIS_LOCAL_PARITY: When set, local parity error (DSTLFIR 35) will not trigger subchannel A to fail. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_CFG_SUBCH_B_FAIL_DIS_LOCAL_PARITY: When set, local parity error (DSTLFIR 35) will not trigger subchannel B to fail. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLCFG2_RESERVED_51_62: Reserved. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DSTL TRACKING REG (DSTLTRACK)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010D4F"</A>000000000C010D4F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.DSTL.DSTLTRACK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=10><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CNFG_TOKEN_TLXDCP0_CHANA_AVAIL_Q_0_INST.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CNFG_TOKEN_TLXDCP0_CHANB_AVAIL_Q_0_INST.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CNFG_CHANA_OCMB_TRACK_TLXVC0_Q_0_INST.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CNFG_CHANB_OCMB_TRACK_TLXVC0_Q_0_INST.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CNFG_CHANA_OCMB_TRACK_TLXVC3_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CNFG_CHANB_OCMB_TRACK_TLXVC3_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.TLXVC0_CREDIT_TOTAL_SHADOW_Q_0_INST.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.TLXVC3_CREDIT_TOTAL_SHADOW_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:56</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.TLXDCP0_CREDIT_TOTAL_SHADOW_Q_0_INST.LATC.L2(0:6) [0000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLTRACK_CHANA_BUFFER_TLXDCP0_AVAILABLE: Running count of how much tlxdcp0 credits held by CHAN A BUFFER</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLTRACK_CHANB_BUFFER_TLXDCP0_AVAILABLE: Running count of how much tlxdcp0 credits held by CHAN B BUFFER</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLTRACK_CHANA_BUFFER_TLXVC0_AVAILABLE: Running count of how much tlxvc0 credits held by CHAN A BUFFER</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLTRACK_CHANB_BUFFER_TLXVC0_AVAILABLE: Running count of how much tlxvc0 credits held by CHAN B BUFFER</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLTRACK_CHANA_BUFFER_TLXVC3_AVAILABLE: Running count of how much tlxvc3 credits held by CHAN A BUFFER</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLTRACK_CHANB_BUFFER_TLXVC3_AVAILABLE: Running count of how much tlxvc3 credits held by CHAN B BUFFER</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:33</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLTRACK_TLXVC0_CREDIT_TOTAL_SHADOW: Shadow reg of total tlxvc0 credits added through inits. Disable shadowing with DSTLCFG2(39).</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLTRACK_TLXVC3_CREDIT_TOTAL_SHADOW: Shadow reg of total tlxvc3 credits added through inits. Disable shadowing with DSTLCFG2(39).</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:49</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:56</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLTRACK_TLXDCP0_CREDIT_TOTAL_SHADOW: Shadow reg of total tlxdcp0 credits added through inits. Disable shadowing with DSTLCFG2(39).</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DSTL STATUS REG (DSTLSTATUS)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010D50"</A>000000000C010D50 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.DSTL.DSTLSTATUS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.SUBCH_A_FAIL_WOF_Q_0_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.SUBCH_B_FAIL_WOF_Q_0_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.LANE_WIDTH_A_STATUS_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.LANE_WIDTH_B_STATUS_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLSTATUS_SUBCH_A_FAIL_WOF: When a channel fail is triggered on Subchannel A, this field will capture and hold which triggered channel fail first. 0 - subch_a_fail_force_rise 1 - ustl_dstl_a_channel_fail_trigger 2 - dstl_ff_cnfg_chana_link_down 3 - ustl_dstl_ch_a_timeout 4 - token_cnfg_chana_chan_xstop 5 - chana_counter_error 6 - chana_ocmb_credit_overuse_error 7 - dstl_ff_cnfg_chana_timeout_reached_out 8 - Reserved 9 - Reserved Will reset when subchannel A fail is reset.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLSTATUS_SUBCH_B_FAIL_WOF: When a channel fail is triggered on Subchannel B, this field will capture and hold which triggered channel fail first. 0 - subch_b_fail_force_rise 1 - ustl_dstl_b_channel_fail_trigger 2 - dstl_ff_cnfg_chanb_link_down 3 - ustl_dstl_ch_b_timeout 4 - token_cnfg_chanb_chan_xstop 5 - chanb_counter_error 6 - chanb_ocmb_credit_overuse_error 7 - dstl_ff_cnfg_chanb_timeout_reached_out 8 - Reserved 9 - Reserved Will reset when subchannel B fail is reset.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLSTATUS_DL_LANE_WIDTH_A_STATUS: Displays current DL lane width status from subch A.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLSTATUS_DL_LANE_WIDTH_B_STATUS: Displays current DL lane width status from subch B.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DSTL WAT Register (DSLTWAT)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010D51"</A>000000000C010D51 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.DSTL.DSLTWAT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:62</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.DSTLWAT_Q_0_INST.LATC.L2(0:62) [000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLWAT_CHANA_WAT_ACT_PMU: Selects WAT events 0 and 1 to DSTL pmu events 0 and 1 on subchannel A. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLWAT_CHANB_WAT_ACT_PMU: Selects WAT events 0 and 1 to DSTL pmu events 0 and 1 on subchannel B. <BR>DSTLCFG2_chana_sel_psave_pmu_events and DSTLCFG2_chanb_sel_psave_pmu_events overrides this. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLWAT_CHANA_WAT_DLY_CREDIT_RETURN_EN: If Bit 0 or 1 is set it respectively allows WAT events 0 or 1 to stop credit returns from occuring on Chan A. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLWAT_CHANB_WAT_DLY_CREDIT_RETURN_EN: If Bit 0 or 1 is set it respectively allows WAT events 2 or 3 to stop credit returns from occuring on Chan B. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLWAT_CHANA_WAT_NULL_FLIT_STALL_EN: If Bit 0 or 1 is set it respectively allows WAT events 0 or 1 to force null flits to be sent, holding up other commands, on Chan A. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLWAT_CHANB_WAT_NULL_FLIT_STALL_EN: If Bit 0 or 1 is set it respectively allows WAT events 2 or 3 to force null flits to be sent, holding up other commands, on Chan B. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLWAT_CHANA_WAT_HOLD_TLXVC0_EN: If Bit 0 or 1 is set it respectively allows WAT events 0 or 1 to hold tlxvc0 credits from being returned on Chan A. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLWAT_CHANB_WAT_HOLD_TLXVC0_EN: If Bit 0 or 1 is set it respectively allows WAT events 2 or 3 to hold tlxvc0 credits from being returned on Chan B. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLWAT_CHANA_WAT_HOLD_TLXVC3_EN: If Bit 0 or 1 is set it respectively allows WAT events 0 or 1 to hold tlxvc3 credits from being returned on Chan A. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLWAT_CHANB_WAT_HOLD_TLXVC3_EN: If Bit 0 or 1 is set it respectively allows WAT events 2 or 3 to hold tlxvc3 credits from being returned on Chan B. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLWAT_CHANA_WAT_HOLD_TLXDCP0_EN: If Bit 0 or 1 is set it respectively allows WAT events 0 or 1 to hold tlxdcp0 credits from being returned on Chan A. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLWAT_CHANB_WAT_HOLD_TLXDCP0_EN: If Bit 0 or 1 is set it respectively allows WAT events 2 or 3 to hold tlxdcp0 credits from being returned on Chan B. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLWAT_RESERVED_24_62: Reserved. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DSTL Psave Register 0 (DSTLpsave0)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010D52"</A>000000000C010D52 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.DSTL.DSTLPSAVE0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.DSTLPSAVE0_Q_0_INST.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE0_MASTER_PSAVE_MODE: MASTER Power Save Mode, three special modes are provided to enable stress testing in the lab and verification <BR>0b00 = Normal mode - use content of XYZ_PSAVE_MISC_CFG to make width-change decisions based on interface behavior (provided PSAVE_MODE has at least 2 widths configured) <BR>0b01 = Staircase mode - loop sequentially through available widths (never skipping an intermediate width) using only utilization count values to define the period at each level. <BR>0b10 = Random Sequence mode - move randomly through available widths (but never skipping an intermediate width) using LFSR values to define the periods, not the LUC/HUC values. <BR>0b11 = Random Staircase mode - loop all the way down through available widths, then all the way up, using LFSR values to define the periods, not the LUC/HUC values. <BR> Note: these mechanisms are disabled if bits(2:4) are 1-hot, and fully enabled if bits(0:4) = "00111". <BR> Note: the value of this dial is technically a dont care unless more than one bit is set in the width dial <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE0_MASTER_PSAVE_WIDTH: MASTER Link Width Enables = Full|A|B, where A = Half and B=Quarter <<customize this text to your situation, with Full > A > B, and denote which cases are illegal for your situation>> <BR>0b000 = Disabled (Output defaults to Full width, same as 100, and gates off all internal clocks in the psave circuit.) <BR>0b001 = Only B width enabled (including B width ILLEGAL FOR P10) <BR>0b010 = Only A width enabled <BR>0b011 = Only A and B widths enabled (including B width ILLEGAL FOR P10) <BR>0b100 = Only full width enabled (same as Disabled) <BR>0b101 = Only Full and B enabled (skipping A ILLEGAL FOR P10) <BR>0b110 = Only Full and A enabled <BR>0b111 = All three widths enabled (including B width ILLEGAL FOR P10) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE0_MASTER_PSAVE_SPARE: MASTER PSAVE spare</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE0_MASTER_PSAVE_MIN_RAND_UCNT: MASTER Random mode minimum utilization count. Minimum size to allow a LUC or HUC to be, which, combined with PSAVE_WSIZE then sets the minimum time in any link width. Only matters when DSTLPSAVE0_master_psave_mode is 0b10 Random Sequence mode or 0b11 Random Staircase mode REQUIREMENT: must be greater than 0, bugspray will fail even if not in random mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE0_SLAVE_PSAVE_MODE: SLAVE Power Save Mode, three special modes are provided to enable stress testing in the lab and verification <BR>0b00 = Normal mode - use content of XYZ_PSAVE_MISC_CFG to make width-change decisions based on interface behavior (provided PSAVE_MODE has at least 2 widths configured) <BR>0b01 = Staircase mode - loop sequentially through available widths (never skipping an intermediate width) using only utilization count values to define the period at each level. <BR>0b10 = Random Sequence mode - move randomly through available widths (but never skipping an intermediate width) using LFSR values to define the periods, not the LUC/HUC values. <BR>0b11 = Random Staircase mode - loop all the way down through available widths, then all the way up, using LFSR values to define the periods, not the LUC/HUC values. <BR> Note: these mechanisms are disabled if bits(2:4) are 1-hot, and fully enabled if bits(0:4) = "00111". <BR> Note: the value of this dial is technically a dont care unless more than one bit is set in the width dial <BR> REQUIREMENT: This dial must be configured the same as DSTLPSAVE0_master_psave_mode <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE0_SLAVE_PSAVE_WIDTH: SLAVE Link Width Enables = Full|A|B, where A = Half and B=Quarter <<customize this text to your situation, with Full > A > B, and denote which cases are illegal for your situation>> <BR>0b000 = Disabled (Output defaults to Full width, same as 100, and gates off all internal clocks in the psave circuit.) <BR>0b001 = Only B width enabled (including B width ILLEGAL FOR P10) <BR>0b010 = Only A width enabled <BR>0b011 = Only A and B widths enabled (including B width ILLEGAL FOR P10) <BR>0b100 = Only full width enabled (same as Disabled) <BR>0b101 = Only Full and B enabled (skipping A ILLEGAL FOR P10) <BR>0b110 = Only Full and A enabled <BR>0b111 = All three widths enabled (including B width ILLEGAL FOR P10) <BR> REQUIREMENT: This dial must be configured the same as DSTLPSAVE0_master_psave_width <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE0_SLAVE_PSAVE_SPARE: SLAVE PSAVE spare</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE0_SLAVE_PSAVE_MIN_RAND_UCNT: SLAVE Random mode minimum utilization count. Minimum size to allow a LUC or HUC to be, which, combined with PSAVE_WSIZE then sets the minimum time in any link width. Only matters when DSTLPSAVE0_slave_psave_mode is 0b10 Random Sequence mode or 0b11 Random Staircase mode REQUIREMENT: must be greater than 0, bugspray will fail even if not in random mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE0_MASTER_PSAVE_EVENT_SEL: Selects which event feeds into master psave. 0 - DSTL detects reads 1 - MCS read event 2 - Upstream Half Flit 3 - WAT 2 event</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE0_SLAVE_PSAVE_EVENT_SEL: Selects which event feeds into slave psave. 0 - DSTL detects writes 1 - MCS write event 2 - Downtream Half Flit 3 - WAT 3 event</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE0_PSAVE_REQUEST_OVERRIDE_EN: When set, psave lane width request will be overriden by DSTLPSAVE0_psave_request_override.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41:42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE0_PSAVE_REQUEST_OVERRIDE: If DSTLPSAVE0_psave_request_override_en=1, this field overrides that psave land width request sent out to DL. 0b01 - x2 0b10 - x4 0b11 - x8</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE0_RESERVED_43_47: Reserved.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DSTL Error Psave Register 1 (DSTLpsave1)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010D53"</A>000000000C010D53 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.DSTL.DSTLPSAVE1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.DSTLPSAVE1_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE1_MASTER_PSAVE_A_LUC: MASTER A-width Low Utilization Count - When in full width mode, this specifies how many consecutive sample windows need to be below the psave_a_lut utilization threshold to kick the link into A-width mode. REQUIREMENT: must be greater than 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE1_MASTER_PSAVE_A_HUC: MASTER A-width High Utilization Count - When in A-width mode, this specifies how many consecutive sample windows need to be above the psave_a_hut utilization threshold to kick the link into full-width mode. REQUIREMENT: must be greater than 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE1_MASTER_PSAVE_A_LUT: MASTER A-width Low Utilization Threshold - if in full-width mode, and utilization during a sample window is below (n+1)/32, (n=0 to 31, 3.125% steps) increment the low utilization consecutive window counter. If above, reset it. Note: the logic only looks at the 5 most significant bits of interest, and thus is effectively doing a round-down function when checking the utilization count against the threshold. The n+1 accounts for this behavior.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE1_MASTER_PSAVE_A_HUT: MASTER A-width High Utilization Threshold - if in A-width mode, and utilization during a sample window is above n/32, (n=0 to 31, 3.125% steps) increment the high utilization consecutive window counter. If below, reset it. Note: the logic only looks at the 5 most significant bits of interest, and thus is effectively doing a round-down function when checking the utilization count against the threshold, but the n/32 properly accounts for this behavior. REQUIREMENT: must be greater than DSTLPSAVE1_MASTER_PSAVE_B_LUT</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE1_MASTER_PSAVE_A_SPARE: MASTER spare</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE1_MASTER_PSAVE_B_LUC: MASTER B-width Low Utilization Count - When in A-width mode, this specifies how many consecutive sample windows need to be below the psave_b_lut utilization threshold to kick the link into B-width mode. REQUIREMENT: must be greater than 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE1_MASTER_PSAVE_B_HUC: MASTER B-width High Utilization Countt - When in B-width mode, this specifies how many consecutive sample windows need to be above the psave_b_hut utilization threshold to kick the link into A-width mode. REQUIREMENT: must be greater than 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE1_MASTER_PSAVE_B_LUT: MASTER B-width Low Utilization Threshold - if in A-width mode, and utilization during a sample window is below (n+1)/32, (n=0 to 31, 3.125% steps) increment the low utilization consecutive window counter. If above, reset it. Note: the logic only looks at the 5 most significant bits of interest, and thus is effectively doing a round-down function when checking the utilization count against the threshold. The n+1 accounts for this behavior.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE1_MASTER_PSAVE_B_HUT: MASTER B-width High Utilization Threshold - if in B-width mode, and utilization during a sample window is above n/32, (n=0 to 31, 3.125% steps) increment the high utilization consecutive window counter. If below, reset it. Note: the logic only looks at the 5 most significant bits of interest, and thus is effectively doing a round-down function when checking the utilization count against the threshold, but the n/32 properly accounts for this behavior.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE1_MASTER_PSAVE_B_SPARE: MASTER spare</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE1_MASTER_PSAVE_WSIZE: MASTER psave sample window size: wsize = 2**(n+8) useable cycles. The valid_cycle input indicates a usable cycle, i.e., a cycle when the transport layer -can- transmit link content. The wsize limits are 256 - 32K. The utilization counters are 8 bits, so the maximum possible period for sampling data to make a decision is 32Kx256=8M cycles, or, approximately 4 milliseconds for most links.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE1_RESERVED_59_63: Reserved.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DSTL Psave Register 2 (DSTLpsave2)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010D54"</A>000000000C010D54 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.DSTL.DSTLPSAVE2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.DSTLPSAVE2_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE2_SLAVE_PSAVE_A_LUC: SLAVE A-width Low Utilization Count - When in full width mode, this specifies how many consecutive sample windows need to be below the psave_a_lut utilization threshold to kick the link into A-width mode. REQUIREMENT: must be greater than 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE2_SLAVE_PSAVE_A_HUC: SLAVE A-width High Utilization Count - When in A-width mode, this specifies how many consecutive sample windows need to be above the psave_a_hut utilization threshold to kick the link into full-width mode. REQUIREMENT: must be greater than 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE2_SLAVE_PSAVE_A_LUT: SLAVE A-width Low Utilization Threshold - if in full-width mode, and utilization during a sample window is below (n+1)/32, (n=0 to 31, 3.125% steps) increment the low utilization consecutive window counter. If above, reset it. Note: the logic only looks at the 5 most significant bits of interest, and thus is effectively doing a round-down function when checking the utilization count against the threshold. The n+1 accounts for this behavior.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE2_SLAVE_PSAVE_A_HUT: SLAVE A-width High Utilization Threshold - if in A-width mode, and utilization during a sample window is above n/32, (n=0 to 31, 3.125% steps) increment the high utilization consecutive window counter. If below, reset it. Note: the logic only looks at the 5 most significant bits of interest, and thus is effectively doing a round-down function when checking the utilization count against the threshold, but the n/32 properly accounts for this behavior. REQUIREMENT: must be greater than DSTLPSAVE1_SLAVE_PSAVE_B_LUT</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE2_SLAVE_PSAVE_A_SPARE: SLAVE spare</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE2_SLAVE_PSAVE_B_LUC: SLAVE B-width Low Utilization Count - When in A-width mode, this specifies how many consecutive sample windows need to be below the psave_b_lut utilization threshold to kick the link into B-width mode. REQUIREMENT: must be greater than 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE2_SLAVE_PSAVE_B_HUC: SLAVE B-width High Utilization Count - When in B-width mode, this specifies how many consecutive sample windows need to be above the psave_b_hut utilization threshold to kick the link into A-width mode. REQUIREMENT: must be greater than 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE2_SLAVE_PSAVE_B_LUT: SLAVE B-width Low Utilization Threshold - if in A-width mode, and utilization during a sample window is below (n+1)/32, (n=0 to 31, 3.125% steps) increment the low utilization consecutive window counter. If above, reset it. Note: the logic only looks at the 5 most significant bits of interest, and thus is effectively doing a round-down function when checking the utilization count against the threshold. The n+1 accounts for this behavior.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE2_SLAVE_PSAVE_B_HUT: SLAVE B-width High Utilization Threshold - if in B-width mode, and utilization during a sample window is above n/32, (n=0 to 31, 3.125% steps) increment the high utilization consecutive window counter. If below, reset it. Note: the logic only looks at the 5 most significant bits of interest, and thus is effectively doing a round-down function when checking the utilization count against the threshold, but the n/32 properly accounts for this behavior.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE2_SLAVE_PSAVE_B_SPARE: SLAVE spare</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE2_SLAVE_PSAVE_WSIZE: SLAVE psave sample window size: wsize = 2**(n+8) useable cycles. The valid_cycle input indicates a usable cycle, i.e., a cycle when the transport layer -can- transmit link content. The wsize limits are 256 - 32K. The utilization counters are 8 bits, so the maximum possible period for sampling data to make a decision is 32Kx256=8M cycles, or, approximately 4 milliseconds for most links.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLPSAVE2_RESERVED_59_63: Reserved.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DSTL TRACKING REG 2 (DSTLTRACK2)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010D55"</A>000000000C010D55 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.DSTL.DSTLTRACK2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.CNFG_TOKEN_TLXDCP0_CREDIT_POOL_Q_0_INST.LATC.L2(0:6) [0000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.DSTL.CNFG.DCP0_RD_WDF_BUFFER_SHADOW_CNT_Q_0_INST.LATC.L2(0:6) [0000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLTRACK2_TLXDCP0_POOL_CURRENT_COUNT: Display current count of tlxdcp0 credits in DSTL pool before allocated to subchannels.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7:8</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DSTLTRACK2_TLXDCP0_READ_WDF_CURRENT_COUNT: Display current count of tlxdcp0 credits indicated to be in use by read and wdf buffers. This dial + DSTLTRACK2_tlxdcp0_pool_current_count + DSTLTRACK_chana_buffer_tlxdcp0_available + DSTLTRACK_chanb_buffer_tlxdcp0_available should be equal to DSTLTRACK_tlxdcp0_credit_total_shadow.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Fault Isolation Register (USTLFIR)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010E00"</A>000000000C010E00 (SCOM)<BR>
<A NAME="000000000C010E01"</A>000000000C010E01 (SCOM1)<BR>
<A NAME="000000000C010E02"</A>000000000C010E02 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.USTL.USTLFIR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR.LATC.L2(0:61) [00000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANA_UNEXP_DATA_ERR: Unexpected Flit Data showed up for Chana <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANB_UNEXP_DATA_ERR: Unexpected Flit Data showed up for Chanb <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANA_INVALID_TEMPLATE_ERROR: A unsupported template for a command flit for chana <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANB_INVALID_TEMPLATE_ERROR: A unsupported template for a command flit for chanb <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_RESERVED_4: Reserved. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_RESERVED_5: Reserved. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_WDF_BUFFER_CE: WDF CE detected on buffer output <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_WDF_BUFFER_UE: WDF UE detected on buffer output <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_WDF_BUFFER_SUE: WDF SUE detected on buffer output <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_WDF_BUFFER_OVERRUN: WDF buffer overrun detected <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_WDF_TAG_PARITY_ERROR: WDF detected parity on USTL tag interface <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_WDF_SCOM_SEQ_ERROR: WDF detected a scom sequencer error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_WDF_PWCTL_SEQ_ERROR: WDF detected a pwctl sequencer error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_WDF_MISC_REG_PARITY_ERROR: WDF detected a parity error on the misc_reg scom register <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_WDF_CL_WDF_POP_PARITY_ERROR: Parity Error detected in WDF for CL pop <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_WDF_WR_DATA_SYNDROME_NE0: WDF detected a non-zero syndrome (CE ore UE) from USTL <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_WDF_CMT_PARITY_ERROR: WDF UE detected a parity error on the CMT interface from USTL, cmd parity err, or buffer manager parity error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_READ_SPARE_1: Not used in Axone <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_READ_SPARE_2: Not used in Axone <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_READ_MBS_RDBUF_OVF_ERROR: Read Buffers overflowed/underflowed (more than 64 in use) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_WRT_BUFFER_CE: WRT CE detected on buffer output <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_WRT_BUFFER_UE: WRT UE detected on buffer output <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_WRT_BUFFER_SUE: WRT SUE detected on buffer output <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_WRT_SCOM_SEQ_ERROR: WRT detected a scom sequencer error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_WRT_MISC_REG_PARITY_ERROR: WRT detected a parity error on the misc_reg scom register <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_WRT_DATA_SYNDROME_NE0: WRT Data Syndrome not equal to 0 for input for write buffer. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_WRT_BUFF_ERR: No buffer error; Buffer manager parity error. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANA_FAIL_RESP_CHECKSTOP: A fail response set as checkstop occurred for chana <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANB_FAIL_RESP_CHECKSTOP: A fail response set as checkstop occurred for chanb <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANA_FAIL_RESP_RECOVER: A fail response set as recoverable occurred for chana <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANB_FAIL_RESP_RECOVER: A fail response set as recoverable occurred for chanb <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANA_LOL_DROP_CHECKSTOP: A lol drop set as checkstop occurred for chana <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANB_LOL_DROP_CHECKSTOP: A lol drop set as checkstop occurred for chanb <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANA_LOL_DROP_RECOVER: A lol drop set as recoverable occurred for chana <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANB_LOL_DROP_RECOVER: A lol drop set as recoverable occurred for chanb <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANA_FLIT_PARITY_ERROR: flit data pariry error from dl for chana <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANB_FLIT_PARITY_ERROR: flit data pariry error from dl for chanb <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANA_FATAL_PARITY_ERROR: internal fifo parity error for chana <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANB_FATAL_PARITY_ERROR: internal fifo parity error for chanb <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANA_BAD_RESP_LOG_VAL: Bad response detected from chana. See cerrrpts and USTLBADRESP reg for more info. <BR>Recommend Checkstop instead of chanfail since we cannot block the bad respone in time. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANB_BAD_RESP_LOG_VAL: Bad response detected from chanb. See cerrrpts and USTLBADRESP reg for more info <BR>Recommend Checkstop instead of chanfail since we cannot block the bad respone in time. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANA_EXCESS_BAD_DATA_BITS: Bad data set for data that is not valid chana <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANB_EXCESS_BAD_DATA_BITS: Bad data set for data that is not valid chanb <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANA_COMP_TMPL0_DATA_NOT_MMIO: Memory read data returned in template 0, chana <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANB_COMP_TMPL0_DATA_NOT_MMIO: Memory read data returned in template 0, chanb <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANA_MMIO_IN_LOL_MODE: Recieved mmio response while in LOL mode chana <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANB_MMIO_IN_LOL_MODE: Recieved mmio response while in LOL mode chanb <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANA_BAD_DATA: valid bad data or SUE received channel a <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANB_BAD_DATA: Valid bad data or SUE received chanb <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANA_EXCESS_DATA_ERROR: Data is valid in data buffers without a matching response, or more than 2 data flits with template 9 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANB_EXCESS_DATA_ERROR: Data is valid in data buffers without a matching response,or more than 2 data flits with template 9 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANA_BADCRC_DATA_NOT_VALID_ERROR: Commit state where commit data is not marked as valid <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANB_BADCRC_DATA_NOT_VALID_ERROR: Commit state where commit data is not marked as valid <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANA_FIFO_OVERFLOW_ERROR: A fifo in the ustl chana overflowed <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANB_FIFO_OVERFLOW_ERROR: A fifo in the ustl chanb overflowed <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANA_INVALID_CMD_ERROR: Invalid command decoded in USTL FF subchannel A <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANB_INVALID_CMD_ERROR: Invalid command decoded in USTL FF subchannel B <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_FATAL_REG_PARITY_ERROR: Fatal register parity error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_RECOV_REG_PARITY_ERROR: recov register parity error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANA_INVALID_DL_DP_COMBO: A chana response with an invalid combination of dlength and/or dpart received <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANB_INVALID_DL_DP_COMBO: A chanb response with an invalid combination of dlength and/or dpart received <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_MIRROR_CHANFAIL_RELATED_PARITY_ERROR: Parity error on command bus between DSTL-USTL used for chan fail command tracking <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Fault Isolation Mask Register (USTLFIRMASK)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010E03"</A>000000000C010E03 (SCOM)<BR>
<A NAME="000000000C010E04"</A>000000000C010E04 (SCOM1)<BR>
<A NAME="000000000C010E05"</A>000000000C010E05 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.USTL.USTLFIRMASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR_MASK.LATC.L2(0:61) [00000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIRMASK_FIR_MASK: Masks for FIR(0 to 61) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Fault Isolation Action0 Register (USTLFIRACT0)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010E06"</A>000000000C010E06 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.USTL.USTLFIRACT0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION0.FIR_ACTION0.LATC.L2(0:61) [00000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIRACT0_ACTION_0: Action 0 for FIR(0:61) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Fault Isolation Action1 Register (USTLFIRACT1)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010E07"</A>000000000C010E07 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.USTL.USTLFIRACT1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION1.FIR_ACTION1.LATC.L2(0:61) [00000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIRACT1_ACTION_1: Action 1 for FIR(0:61) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Fault Isolation WOF Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010E08"</A>000000000C010E08 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.USTL.USTLFIRWOF</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.WOF_LAT_YES.WOF.LATC.L2(0:61) [00000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIRWOF_WOF: WOF Register locks on first error. Writing zeros the register <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Fault Isolation Action2 Register (USTLFIRACT2)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010E09"</A>000000000C010E09 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.USTL.USTLFIRACT2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION2.FIR_ACTION2.LATC.L2(0:61) [00000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIRACT2_ACTION_2: Action 2 for FIR(0:61) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>USTL STATUS REG (USTLSTATUS)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010E0A"</A>000000000C010E0A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.USTL.USTLSTATUS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=9><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.USTL_STATUS_LOL_MODE_REG_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.USTL_STATUS_REG_Q_2_INST.LATC.L2(2:13) [000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.USTL_LANE_WIDTH_STATUS_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.USTL_STATUS2_REG_Q_24_INST.LATC.L2(24:25) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:42</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.USTL_STATUS1_REG_Q_32_INST.LATC.L2(32:42) [00000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.USTL_STATUS1_REG_Q_43_INST.LATC.L2(43:53) [00000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.USTL_STATUS1_REG_Q_54_INST.LATC.L2(54) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.USTL_STATUS1_REG_Q_55_INST.LATC.L2(55) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANA_LOL_MODE:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANB_LOL_MODE:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANA_FAIL_RESP_CNFGMMIO_RD:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANA_FAIL_RESP_CNFGMMIO_WR:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANA_FAIL_RESP_MEM_RD:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANA_FAIL_RESP_MEM_WR:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANB_FAIL_RESP_CNFGMMIO_RD:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANB_FAIL_RESP_CNFGMMIO_WR:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANB_FAIL_RESP_MEM_RD:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANB_FAIL_RESP_MEM_WR:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_FAIL_RESP:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:19</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANA_LANE_WIDTH_STATUS: 00 training/retraining, 10 quarter width, 01 half width, 11 full width <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANB_LANE_WIDTH_STATUS: 00 training/retraining, 10 quarter width, 01 half width, 11 full width <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANA_WAT_FIRED: A channel chana wat event has occurred <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANB_WAT_FIRED: A channel chanb wat event has occurred <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANA_FAIL_RD_RETRY: Chana a retry fail response for config/mmio or memory read. If USTLCFG_fail_capture_config(0)=0, then only first chana fail will be captured in USTLSTATUS(32:42,54) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANA_FAIL_MEM_RD_DATA_ERROR: sub-chana data error fail response for memory read command. If USTLCFG_fail_capture_config(0)=0, then only first chana fail will be captured in USTLSTATUS(32:42,54) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANA_FAIL_MEM_WR_DATA_ERROR: Chana data error fail response for memory write command. If USTLCFG_fail_capture_config(0)=0, then only first chana fail will be captured in USTLSTATUS(32:42,54) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANA_FAIL_CNFG_RD_DATA_ERROR: Chana data error fail response for config/mmio read command. If USTLCFG_fail_capture_config(0)=0, then only first chana fail will be captured in USTLSTATUS(32:42,54) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANA_FAIL_CNFG_WR_DATA_ERROR: Chana data error fail response for config/mmio write command. If USTLCFG_fail_capture_config(0)=0, then only first chana fail will be captured in USTLSTATUS(32:42,54) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANA_FAIL_MEM_RDWR_BAD_LEN_ADDR: Chana bad address or bad length fail response for memory read or write command. If USTLCFG_fail_capture_config(0)=0, then only first chana fail will be captured in USTLSTATUS(32:42,54) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANA_FAIL_CNFG_RDWR_BAD_LEN_ADDR: Chana bad address or bad length fail response for config/mmio read or write command. If USTLCFG_fail_capture_config(0)=0, then only first chana fail will be captured in USTLSTATUS(32:42,54) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANA_FAIL_MEM_RDWR_FAIL_RESP: Chana a fail fail response for memory read or write command. If USTLCFG_fail_capture_config(0)=0, then only first chana fail will be captured in USTLSTATUS(32:42,54) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANA_FAIL_CNFG_RDWR_FAIL_RESP: Chana a fail fail response for config/mmio read or write command. If USTLCFG_fail_capture_config(0)=0, then only first chana fail will be captured in USTLSTATUS(32:42,54) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANA_FAIL_UNDEFINED_CODE: Chana a undefined fail response for config/mmio or memory read or write command. If USTLCFG_fail_capture_config(0)=0, then only first chana fail will be captured in USTLSTATUS(32:42,54) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANA_FAIL_WR_RETRY: Chana a retry fail response for config/mmio or memory write command. If USTLCFG_fail_capture_config(0)=0, then only first chana fail will be captured in USTLSTATUS(32:42,54) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANB_FAIL_RD_RETRY: chanb a retry fail response for config/mmio or memory read or write command. If USTLCFG_fail_capture_config(0)=0, then only first chanb fail will be captured in USTLSTATUS(43:53,55) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANB_FAIL_MEM_RD_DATA_ERROR: sub-chanb data error fail response for memory read command. If USTLCFG_fail_capture_config(0)=0, then only first chanb fail will be captured in USTLSTATUS(43:53,55) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANB_FAIL_MEM_WR_DATA_ERROR: chanb data error fail response for memory write command. If USTLCFG_fail_capture_config(0)=0, then only first chanb fail will be captured in USTLSTATUS(43:53,55) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANB_FAIL_CNFG_RD_DATA_ERROR: chanb data error fail response for config/mmio read command. If USTLCFG_fail_capture_config(0)=0, then only first chanb fail will be captured in USTLSTATUS(43:53,55) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANB_FAIL_CNFG_WR_DATA_ERROR: chanb data error fail response for config/mmio write command. If USTLCFG_fail_capture_config(0)=0, then only first chanb fail will be captured in USTLSTATUS(43:53,55) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANB_FAIL_MEM_RDWR_BAD_LEN_ADDR: chanb bad address or bad length fail response for memory read or write command. If USTLCFG_fail_capture_config(0)=0, then only first chanb fail will be captured in USTLSTATUS(43:53,55) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANB_FAIL_CNFG_RDWR_BAD_LEN_ADDR: chanb bad address or bad length fail response for config/mmio read or write command. If USTLCFG_fail_capture_config(0)=0, then only first chanb fail will be captured in USTLSTATUS(43:53,55) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANB_FAIL_MEM_RDWR_FAIL_RESP: chanb a fail fail response for memory read or write command. If USTLCFG_fail_capture_config(0)=0, then only first chanb fail will be captured in USTLSTATUS(43:53,55) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANB_FAIL_CNFG_RDWR_FAIL_RESP: chanb a fail fail response for config/mmio read or write command. If USTLCFG_fail_capture_config(0)=0, then only first chanb fail will be captured in USTLSTATUS(43:53,55) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANB_FAIL_UNDEFINED_CODE: chanb a undefined fail response for config/mmio or memory read or write command. If USTLCFG_fail_capture_config(0)=0, then only first chanb fail will be captured in USTLSTATUS(43:53,55) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANB_FAIL_WR_RETRY: chanb a retry fail response for config/mmio or memory write command. If USTLCFG_fail_capture_config(0)=0, then only first chanb fail will be captured in USTLSTATUS(43:53,55) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANA_FAIL_MEM_CNTL: chana a fail response for mem cntl command. If USTLCFG_fail_capture_config(0)=0, then only first chana fail will be captured in USTLSTATUS(32:42,54) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANB_FAIL_MEM_CNTL: chanb a fail response for mem cntl command. If USTLCFG_fail_capture_config(0)=0, then only first chanb fail will be captured in USTLSTATUS(43:53,55) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>USTL Configuration Register (USTLCFG)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010E0B"</A>000000000C010E0B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.USTL.USTLCFG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.USTL_CNFG_REG_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_IBM_BUFFER_CHIP_CHANA_ENABLE: When set, assume LOw Latency mode with template 9 pacing for chana <BR> Recommend setting to 0b1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_IBM_BUFFER_CHIP_CHANB_ENABLE: When set, assume Low Latency chip with template 9 pacing for chanb. <BR> Recommend setting to 0b1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_FAIL_CAPTURE_CONFIG: Fail response capture configuraiton <BR> 00 = First Fail response <BR> 01 = reserved <BR> 10 = Last fail response <BR> 11 = Last fail code w/ accumulated fail response types <BR> Recommend setting to 0b00 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_DEFAULT_META_DATA_ENABLE: When set, enable default meta data. Only applies to compatibilit mode logic. <BR>Cannot be enabled if low latency mode possible, ie. USTLCFG_ibm_buffer_chana_enable=1 or USTLCFG_ibm_buffer_chanb_enable=1 <BR> Recommend setting to 0b0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_DEFAULT_META_DATA: Default meta data, tag,mdi <BR> Recommend setting to 0b01 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_TMPL1_FORCE_MDI_ZERO: When set, template 0 read data is forced to have an MDI = 0 <BR> Recommend setting to 0b0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_DATE_ERROR_RETRY_ENABLE: When set, enable upstream write retry for buffer write retry response code <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_LOWLAT_MISS_015_DELAY: Sets delay for LOw Latency ship mode to restart after dropping out, Dealy is 31 + delay*32 <BR> Blocks LOL logic from starting back to quickly <BR> Recommend setting to 0b010 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_RESERVED_12_16: Reserved. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_RETRY_LOL_HOLDOFF_ENABLE: Enable holding of LOL mode until bogus retry <BR>Used to reduce chance of looping deadlock <BR> Recommend setting to 0b1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_MMIOCNFG_READ_LOL_BLOCK_DISABLE: Disable holding off LOL while waiting on MMIO read to complete (Lab only ?) <BR> Recommend setting to 0b0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_WRSTUCK_MITIGATION_EN_P10D20: Enable mechanism to stall downstream traffic if no write responses seen. DD2 (p10d20) enhancement HW521924 <BR>This uses bogus stall mechanism and is subject to the block ET toggle <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_SELF_DETECT_DEAD_CYCLE_EN: When set, USTL use its own logic to detect deady cycles. When disabled, it will use indicator sent from DL. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21:22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_LOL_DOUBLEDEAD_SUPPORT_MODE: When Low Latency Double Dead Support is enabled, USTL can tolerate seeing two dead cycles on a low latency read at the expense of an extra cycle of latency on all reads. <BR>Dynamic option means USTL enables if 2 double-deads seen in window and disables if no double-deads seen in window. <BR> 00 - Low Latency Double dead support disabled. <BR> 01 - Low Latency Double dead support dynamically enabled and disabled based on 8K cycle window monitoring. <BR> 10 - Low Latency Double dead support dynamically enabled and disabled based on 64K cycle window monitoring. <BR> 11 - Low Latency Double dead support statically enabled. <BR>NOTE feature reuses logic for timebase. If USTLCKSW_p10d20_hw523808_fixdis_bogus_stall_2bit_expand=1, then windows will be divided by 4. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_LOL_DOUBLEDEAD_SUPPORT_REQUIRE_IDLE: When set, doubledead support will not be dynamically disabled until pipe is idle. This must be on if USTLCFG_lol_doubledead_support_mode is nonzero. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_USTLCFG_OPENCAPI_ERROR_LOG_ENABLE: Selects which errors can be logged into opencapi fail signature <BR> bit 0 - Excess bad data bits <BR> bit 1 - Invalid command error <BR> bit 2 - Invalid template error <BR> bit 3 - Unexpected data error <BR> bit 4 - Memory read data received on template 0 <BR> Bit 5 - Template 9 to many data flits <BR> bit 6 - Invalid dLength or dPart in response <BR> Recommend setting to 0b1111111 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_RETRY_LOL_HOLDOFF_MAX_CMD_COUNT_ENABLE: Enable the switch where retry command hold off has also a maximum ow count before restarting anyway <BR> Recommend setting to 0b1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_RETRY_LOL_HOLDOFF_MAX_CMD_COUNT: Max command count defaults to 31, this is modulo 32 values 000 = 31, 111= 255 <BR> Recommend setting to 0b111 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_DISABLE_WDF_DM5_REQUESTS: Disables while in compatibility mode, wdf request holes in DM5 request stream <BR> Recommend setting to 0b0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_DL_WIDTH_X4_LOL_ENABLE: Enable LOL mode for x4 mode. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_DL_WIDTH_X2_LOL_ENABLE: Enable LOL mode for x2 mode. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_FLIT_RATE_DETECT_SAFE_MODE: When set, logic will wait until deteced rate agrees with reported from DL before attempting to re-enter low latency. <BR>When clear, logic will try to re-enter low latency even while detected rate disagrees with reported status for DL. <BR>In both cases, we will still initially dropout when we detect flits are no longer being sent at the same rate as we thought according to the DL status. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_TMPL9_COLD_START_THRESHOLD: Number of cold/idle starts from template 9 before LOL will start <BR> Set to 0 to disable test <BR> Recommend setting to 0b011 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_RESERVED_44: Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_RESERVED_45: Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_CFG_WRAP_MODE: Enable wrap mode for tester <BR> Recommend setting to 0b0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_X4_LOL_SPEC_DM6_SLOT131415_EN: When set, adds a cycle of latency in x4 lol ctr decryption mode to support receiving response in slot 13 14 15 speculative dm6 which require extra time. <BR>When not set, USTL wil drop out of low latency mode for x4 lol ctr if read is not in slot 10 or 12. <BR>If double dead support is enabled either statically or dynamically, then slot 13-15 will be processed without dropout for free. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_CFG_LFSR_LOL_EXIT_MODE: LFSR based LOL exit mode <BR>Forces USTL to drop out of LOL mode periodically <BR> Recommend setting to 0b0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_LOL_LFSR_LOL_RATE_SEL: lol lfsr force drop rate <BR> 000 = avg 2^20 cycles (1M) <BR> 001 = avg 2^17 cycles (128K) <BR> 011 = avg 2^14 cycles (16K) <BR> 111 = avg 2^10 cycles (1K) <BR> Recommend setting to 0b000 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_CS_HW485610_DISABLE: CHICKEN switch to disable fix hw485610, bogus stall deadlock <BR> 00 = Pulse of bogus stall mode enabled <BR> 10 = Pulse of bogus stall mode disabled <BR> -1 = Disable bogus stall for ET LOL and wrstuck timeout stall, bit 0 dont care <BR> Recommend setting to 0b00 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_LOL_CAPTURE_CONFIG: lol drop reason capture configuraiton <BR> 00 = First lol drop response <BR> 01 = reserved <BR> 10 = Last lol drop response <BR> 11 = Last lol drop w/ accumulated lol drop types <BR> Recommend setting to 0b00 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_LAST_OPENCAPI_ENABLE: Set if for opencapi status register, last error capture is desired <BR> Recommend setting to 0b0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_DISABLE_FAILRESP_TO_RMW: CHICKEN switch to disable sending fail resp commit data to RMW logic, should have no effect <BR> Recommend setting to 0b0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_PMU_SELECT_FAIL_RSP: Select alternative PMU values <BR>Chan a/b - 0 Any rd fail rsp <BR> 1 read retry rsp <BR> 2 any wr fail <BR> 3 write retry resp <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_PMU_ENABLE: Enable PMU values <BR> Base settings, refer to USTLCFG_pmu_select_fail_rsp for alternative <BR>Chan a - 0 - lol drop out <BR> 1 - in lol mode <BR> 2 - bad data OW <BR> 3 - OW marked with SUE <BR>Chan b - 0 - bad data OW <BR> 1 - OW marked with SUE <BR> 2 - lol drop out <BR> 3 - in lol mode <BR> Recommend setting to 0b0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_PMU_SELECT_ALT_PERF: select_alt_perf PMU values <BR> USTLCFG_pmu_select_alt_perf must not be enabled and this enabled <BR>Chan a - 0 - lol drop out <BR> 1 - in lol mode <BR> 2 - Read response in LOL mode occurred <BR> 3 - Read response in Compatibility mode occured <BR>Chan b - 0 - Read response in LOL mode occurred <BR> 1 - Read response in Compatibility mode occured <BR> 2 - lol drop out <BR> 3 - in lol mode <BR> Recommend setting to 0b0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_CS_HW477424_DISABLE: CHICKEN switch to disable fix hw477424, et after no et for same cacheline <BR> Recommend setting to 0b0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_CS_HW475333_DISABLE: CHICKEN switch to disable fix hw475333, et after no et for same cacheline <BR> Recommend setting to 0b0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_LOL_DROPOUT_FOR_DL_DEGRADE_DIS: When set, we will not dropout out of LOL mode when dl indicates a lane degrade <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>USTL Configuration Register (USTLINJ)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010E0C"</A>000000000C010E0C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.USTL.USTLINJ</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.USTL_CNFG_INJ_FIR_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLINJ_FAIL_RESP_TYPE: Set type of fail response that is received for USTLINJ_fir_inject setting 5,6,7,8 <BR> 001 = inj_us_chana_fail_data_error <BR> 000 = inj_us_chana_fail_retry <BR> 011 = inj_us_chana_fail_failed <BR> 010 = inj_us_chana_fail_bad_specs <BR> 100 = inj_us_chana_fail_undefined <BR> Only affects fail response injection <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLINJ_FIR_INJECT: fir_inject config <BR> Decode of value selects which error : time frame : Firs Hit <BR> 1 = inj_us_ff_cnfg_chanX_invalid_template : flit valid : Fir 2/3 <BR> 2 = inj_us_unrecov_register_parity_error : immediate : Fir 57 <BR> 3 = inj_us_rspq_cnfg_chanX_lol_data_not_ready : immediate : Fir 31/32/33/34 <BR> 4 = inj_us_rspq_cnfg_chanX_2_hole_detect : immediate : Fir 31/32/33/34 <BR> 5 = inj_us_chanX_fail_resp_cnfgmmio_rd : immediate : Fir 27/28/29/30 <BR> 6 = inj_us_chanX_fail_resp_cnfgmmio_wr : immediate : Fir 27/28/29/30 <BR> 7 = inj_us_chanX_fail_resp_mem_rd : immediate : Fir 27/28/29/30 <BR> 8 = inj_us_chanX_fail_resp_mem_wr : immediate : Fir 27/28/29/30 <BR> 9 = inj_us_ff_cnfg_chanX_invalid_cmd_err : command flit valid : Fir 55/56 <BR> 10 = inj_us_rspq_cnfg_chanX_invalid_dl_dp : read.ow resp valid : Fir 59/60 <BR> 11 = inj_ustl_chanX_rdc_bad_data : data load to rdc : Fir 47/48 <BR> 12 = inj_us_rspq_cnfg_chanX_lol_data_sequencing_issue : immediate : Fir 31/32/33/34 <BR> 13 = inj_arb_cnfg_chanX_bad_resp_log_val : immediate : Fir 39/40 <BR> 14 = inj_us_rspq_cnfg_chanX_lol_tmpl9_data_issues : immediate : Fir 31/32/33/34 <BR> 15 = inj_us_rspq_cnfg_chanX_rdcmd_parity_error : read resp needed : Fir 37/38 <BR> 16 = inj_us_rspq_cnfg_chanX_cmtq_cm2p_parity_error : read resp needed : Fir 37/38 <BR> 17 = inj_us_rspq_cnfg_chanX_fail_cm2f_parity_error : read resp needed : Fir 37/38 <BR> 18 = inj_us_rspq_cnfg_chanX_badcrc_parity_error : read resp needed : Fir 37/38 <BR> 19 = inj_us_ff_cnfg_chanX_flit_parity_error : flit valid : Fir 35/36 <BR> 20 = inj_us_ff_cnfg_chanX_unexp_data_err : flit valid : Fir 0/1 <BR> 21 = inj_us_ff_cnfg_chanX_tmpl9_to_many_data : flit valid : Fir 49/50 <BR> 22 = inj_us_ff_cnfg_chanX_excess_bad_data_bits : flit valid : Fir 41/42 <BR> 23 = inj_us_rspq_cnfg_chanX_excess_data_error : data valid : Fir 49/50 <BR> 24 = inj_us_rspq_cnfg_chanX_data_not_valid_error : read response needed: Fir 51/52 - BROKEN FOR P10 HW516559 <BR> 25 = inj_us_rddata_cnfg_chanX_buffer_overflow : immediate : Fir 53/54 <BR> 26 = inj_us_rddata_cnfg_chanX_meta_queue_overflow : immediate : Fir 53/54 <BR> 27 = inj_us_rddata_cnfg_chanX_data_buffer_overflow : immediate : Fir 53/54 <BR> 28 = inj_us_rspq_cnfg_chanX_read_response_queue_overflow : immediate : Fir 53/54 <BR> 29 = inj_us_rspq_cnfg_chanX_commit_queue_overflow : immediate : Fir 53/54 <BR> 30 = inj_us_rspq_cnfg_chanX_comp_meta_not_valid : immediate : Fir 53/54 <BR> Recommend setting to 0b00000 to disable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLINJ_US_DATA: US data error inj. 20=CE0, 21=CE1, 22=SUE <BR>SUE not supported <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLINJ_CHAN_SEL: 0 = A, 1= B <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLINJ_US_DATA_ERR_EN: Enable error injection on the US Data to READ and WDF <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLINJ_ONE_SHOT: 1 = one shot error inject, 0 = continuous <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLINJ_DATA_OUT: 1 = input of data buffers, 0 = output to WDF <BR> Recommend 0 when injecting ecc errors <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLINJ_DATA_DW_SEL: 00 = DW0, 01= DW1, 10 = DW2, 11= DW3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>USTL Configuration Register (USTLDBG)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010E0D"</A>000000000C010E0D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.USTL.USTLDBG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.CNFG_DBG_WAT_EVENT_SEL_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLDBG_WAT_EVENT_SEL_CHANA_STOP_LOL: Chan A Enables Wat action to stop low latency mode on wat events 0:3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLDBG_WAT_EVENT_SEL_CHANB_STOP_LOL: Chan B Enables Wat action to stop low latency mode on wat events 0:3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLDBG_WAT_EVENT_SEL_CHANA_BYPASS_COLD_START: Chan A Enables Wat action to bypass cold start on wat events 0:3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLDBG_WAT_EVENT_SEL_CHANB_BYPASS_COLD_START: Chan B Enables Wat action to bypass cold start on wat events 0:3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLDBG_WAT_EVENT_SEL_CHANA_FAIL: Chan A Enables Wat action to fail channel on wat events 0:3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLDBG_WAT_EVENT_SEL_CHANB_FAIL: Chan B Enables Wat action to fail channel on wat events 0:3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLDBG_WAT_EVENT_SEL_CHANA_FORCE_BOGUS: Chan A Enables Wat action to force bogus on wat events 0:3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLDBG_WAT_EVENT_SEL_CHANB_FORCE_BOGUS: Chan B Enables Wat action to force bogus on wat events 0:3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>USTL ERROR REPORT REG (USTLERRRPT)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010E0E"</A>000000000C010E0E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.USTL.USTLERRRPT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=48><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.US_RSPQ_CNFG_CHANA_RDCMD_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.US_RSPQ_CNFG_CHANA_CMTQ_CM2P_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.US_RSPQ_CNFG_CHANA_FAIL_CM2F_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.US_RSPQ_CNFG_CHANA_BADCRC_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.US_RSPQ_CNFG_CHANB_RDCMD_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.US_RSPQ_CNFG_CHANB_CMTQ_CM2P_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.US_RSPQ_CNFG_CHANB_FAIL_CM2F_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.US_RSPQ_CNFG_CHANB_BADCRC_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.US_FF_CNFG_CHANA_FLIT_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.US_FF_CNFG_CHANB_FLIT_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.CNFG_CHANA_BAD_DATAQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.CNFG_CHANB_BAD_DATAQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.CNFG_CHANA_LT_SUEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.CNFG_CHANB_LT_SUEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.US_RDDATA_CNFG_CHANA_BUFFER_OVERFLOWQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.US_RDDATA_CNFG_CHANA_DATA_BUFFER_OVERFLOWQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.US_RDDATA_CNFG_CHANA_META_QUEUE_OVERFLOWQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.US_RSPQ_CNFG_CHANA_COMMIT_QUEUE_OVERFLOWQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.US_RSPQ_CNFG_CHANA_READ_RESPONSE_QUEUE_OVERFLOWQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.US_RSPQ_CNFG_CHANA_COMP_META_NOT_VALIDQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.US_RDDATA_CNFG_CHANB_BUFFER_OVERFLOWQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.US_RDDATA_CNFG_CHANB_DATA_BUFFER_OVERFLOWQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.US_RDDATA_CNFG_CHANB_META_QUEUE_OVERFLOWQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.US_RSPQ_CNFG_CHANB_COMMIT_QUEUE_OVERFLOWQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.US_RSPQ_CNFG_CHANB_READ_RESPONSE_QUEUE_OVERFLOWQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.US_RSPQ_CNFG_CHANB_COMP_META_NOT_VALIDQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.USTL_CNFG_MCHWFM_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.USTL_CNFG_REG_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.USTL_CNFG_DBG_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.USTL_CNFG_INJ_FIR_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.US_FF_CNFG_CHANA_TMPL9_TO_MANY_DATAQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.US_FF_CNFG_CHANB_TMPL9_TO_MANY_DATAQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.US_RSPQ_CNFG_CHANA_EXCESS_DATA_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.US_RSPQ_CNFG_CHANB_EXCESS_DATA_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.US_RDDATA_CNFG_CHANA_BOGUS_COUNT_OVERFLOWQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.US_RDDATA_CNFG_CHANB_BOGUS_COUNT_OVERFLOWQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.US_RDDATA_CNFG_CHANA_META_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.US_RDDATA_CNFG_CHANB_META_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.READ_USTL_DUPLICATE_OW_CHANAQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.READ_USTL_DUPLICATE_OW_CHANBQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.USTL_CNFG2_REG_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.CHANA_BAD_RESP_ON_TAG_CMD_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.CHANA_BAD_RESP_MEM_CNTL_ERROR_NOT_EXPECTEDQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.CHANA_BAD_RESP_MEM_CNTL_ERROR_ALREADY_RECEIVEDQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.CHANB_BAD_RESP_ON_TAG_CMD_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.CHANB_BAD_RESP_MEM_CNTL_ERROR_NOT_EXPECTEDQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.CHANB_BAD_RESP_MEM_CNTL_ERROR_ALREADY_RECEIVEDQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANA_RDCMD_PARITY_ERROR_HOLD_OUT: Error Report for Chan A rdcmd parity error. USTLFIR(37) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANA_CMTQ_CM2P_PARITY_ERROR_HOLD_OUT: Error Report for Chan A CMTQ CM2P parity error. USTLFIR(37) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANA_FAIL_CM2F_PARITY_ERROR_HOLD_OUT: Error Report for chana fail cm2f parity error. USTLFIR(37) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANA_BADCRC_PARITY_ERROR_HOLD_OUT: Error Report for chana badcrc parity. USTLFIR(37) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANB_RDCMD_PARITY_ERROR_HOLD_OUT: Error Report for chanb rdcmd parity error. USTLFIR(38) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANB_CMTQ_CM2P_PARITY_ERROR_HOLD_OUT: Error Report for chanb cmtq cm2p parity error. USTLFIR(38) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANB_FAIL_CM2F_PARITY_ERROR_HOLD_OUT: Error Report for chanb fail cm2f parity error. USTLFIR(38) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANB_BADCRC_PARITY_ERROR_HOLD_OUT: Error Report for chanb badcrc parity error. USTLFIR(38) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANA_FLIT_PARITY_ERROR_HOLD_OUT: Error Report for Chan A flit parity error. USTLFIR(37) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANB_FLIT_PARITY_ERROR_HOLD_OUT: Error Report for Chan B flit parity error. USTLFIR(38) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANA_BAD_DATA_HOLD_OUT: Error Report for Chan A bad data. USTLFIR(47) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANB_BAD_DATA_HOLD_OUT: Error Report for Chan B bad data. USTLFIR(48) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANA_SUE_HOLD_OUT: Error Report for Chan A sue. USTLFIR(47) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANB_SUE_HOLD_OUT: Error Report for Chan B sue. USTLFIR(48) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANA_BUFFER_OVERFLOW_HOLD_OUT: chana Data buffer overflow . USTLFIR(53) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANA_DATA_BUFFER_OVERFLOW_HOLD_OUT: chana Data buffer overflow . USTLFIR(53) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANA_COMMIT_QUEUE_OVERFLOW_HOLD_OUT: chana commit fifo overflow . USTLFIR(53) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANA_META_QUEUE_OVERFLOW_HOLD_OUT: chana meta buffer overflow . USTLFIR(53) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANA_READ_RESPONSE_OVERFLOW_HOLD_OUT: chana read response fifo overflow. USTLFIR(53) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANA_COMP_META_NOT_VALID_HOLD_OUT: chana meta data not valid with data. USTLFIR(53) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANB_BUFFER_OVERFLOW_HOLD_OUT: chanb Data buffer overflow . USTLFIR(54) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANB_DATA_BUFFER_OVERFLOW_HOLD_OUT: chanb Data buffer overflow . USTLFIR(54) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANB_META_QUEUE_OVERFLOW_HOLD_OUT: chanb meta buffer overflow . USTLFIR(54) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANB_COMMIT_QUEUE_OVERFLOW_HOLD_OUT: chanb commit fifo overflow . USTLFIR(54) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANB_READ_RESPONSE_OVERFLOW_HOLD_OUT: chanb read response fifo overflow. USTLFIR(54) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANB_COMP_META_NOT_VALID_HOLD_OUT: chanb meta data not valid with data. USTLFIR(54) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CNFG_MCHWFM_PE_HOLD_OUT: mchwfm register parity error. USTLFIR(57) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CNFG_REG_PE_HOLD_OUT: Config register parity error. USTLFIR(57) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CNFG_DBG_PE_HOLD_OUT: Debug register parity error. USTLFIR(58) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CNFG_INJ_FIR_PE_HOLD_OUT: Error injection register parity error. USTLFIR(58) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANA_TMPL9_TO_MANY_DATA_HOLD_OUT: More than 2 data flits for template 9 chana,USTLFIR 49 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANB_TMPL9_TO_MANY_DATA: More than 2 data flits for template 9 chanb, USTLFIR 50 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANA_EXCESS_DATA_ERROR_HOLD_OUT: Data is valid in data buffers without a matching response, USTLFIR 49 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANB_EXCESS_DATA_ERROR_HOLD_OUT: Data is valid in data buffers without a matching response, USTLFIR 50 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANA_BOGUS_QUEUE_OVERFLOW_HOLD_OUT: Bogus count overflow chana, USTLFIR 53 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_chanb_bogus_queue_overflow_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANA_META_PARITY_ERROR_HOLD_OUT: Error Report for chana meta data queue parity error. USTLFIR(38) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANB_META_PARITY_ERROR_HOLD_OUT: Error Report for chanb meta data queue parity error. USTLFIR(38) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_READ_USTL_DUPLICATE_OW_CHANA_HOLD_OUT: Error Report for chanb read mac detected duplicated OW received. (FIR 49) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_READ_USTL_DUPLICATE_OW_CHANB_HOLD_OUT: Error Report for chana read mac detected duplicated OW received. (FIR 50) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CNFG2_REG_PE_HOLD_OUT: Config register 2 parity error. USTLFIR(58) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANA_BAD_RESP_ON_TAG_CMD_ERROR_HOLD_OUT: Chan A Bad Resp on Tag Cmd. USTLFIR(39) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANA_BAD_RESP_MEM_CNTL_ERROR_NOT_EXPECTED_HOLD_OUT: Chan A Bad Resp Mem cntl error not expected. USTLFIR(39) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANA_BAD_RESP_MEM_CNTL_ERROR_ALREADY_RECEIVED_HOLD_OUT: Chan A Bad Resp Mem cntl error already received. USTLFIR(39) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANB_BAD_RESP_ON_TAG_CMD_ERROR_HOLD_OUT: Chan B Bad Resp on Tag Cmd. USTLFIR(40) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANB_BAD_RESP_MEM_CNTL_ERROR_NOT_EXPECTED_HOLD_OUT: Chan B Bad Resp Mem cntl error not expected. USTLFIR(40) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANB_BAD_RESP_MEM_CNTL_ERROR_ALREADY_RECEIVED_HOLD_OUT: Chan B Bad Resp Mem cntl error already received. USTLFIR(40) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>USTL Memory Controller Hardware Force Mirror Register (USTLMCHWFM)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010E0F"</A>000000000C010E0F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.USTL.USTLMCHWFM</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.USTL_CNFG_MCHWFM_Q_0_INST.LATC.L2(0:18) [0000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.MCHWFM_STATUS_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLMCHWFM_ENABLE: Enable Hardware Force Mirroring <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLMCHWFM_FAIL_THRESH: Error threshold required to activate force mirroring <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLMCHWFM_WINDOW_SIZE: Error counting resets when the number of tscale pulses equals (USTLMCHWFM_window_size + 1), <BR>if USTLMCHWFM_tscale in not set to infinite. If USTLMCHWFM_tscale is set to infinite, <BR>error counting is never reset due to tscale pulses <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLMCHWFM_TSCALE: How often tscale pulses occur <BR>00 - infinite <BR>01 - 62.5 ns <BR>10 - 6.25 us <BR>11 - 0.625 ms <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLMCHWFM_SCOM_COMMAND_VALID: Signal to set or clear MCHWFM with SCOM settings described in bits 17 and 18 <BR>This signal must be reset and then set again in order to send another command <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLMCHWFM_SCOM_COMMAND: 0 - Clear HWFM <BR>1 - Engage HWFM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLMCHWFM_SUB_CHANNEL_SELECT: Subchannel targeted for set or clear of SCOM command <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLMCHWFM_HWFM_STATUS: Status bits from MCHWFM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>USTL BAD RESPONSE REG (USTLBADRESP)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010E10"</A>000000000C010E10 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.USTL.USTLBADRESP</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.USTL_BADRESP_REG_Q_0_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLBADRESP_CHANA_BAD_RESP_VAL: Valid Bad Response has been captured. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLBADRESP_CHANA_BAD_RESP_IS_WRITE: Bad Response captured is a write response. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLBADRESP_CHANA_BAD_RESP_IS_GOOD: Bad Response captured is a good response. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLBADRESP_CHANA_BAD_RESP_TAG: Bad Response captured has this tag value. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLBADRESP_CHANB_BAD_RESP_VAL: Valid Bad Response has been captured. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLBADRESP_CHANB_BAD_RESP_IS_WRITE: Bad Response captured is a write response. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLBADRESP_CHANB_BAD_RESP_IS_GOOD: Bad Response captured is a good response. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13:19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLBADRESP_CHANB_BAD_RESP_TAG: Bad Response captured has this tag value. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLBADRESP_CHANA_BAD_RESP_TYPE: Bad Response captured type defined as <BR> 11 - response for invalid tag <BR> 01 - wr received when rd expected or vice versa <BR> 00 - response received but expected on other subchannel <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLBADRESP_CHANB_BAD_RESP_TYPE: Bad Response captured type defined as <BR> 11 - response for invalid tag <BR> 01 - wr received when rd expected or vice versa <BR> 00 - response received but expected on other subchannel <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>USTL LOL Drop reason (USTLLOLDROP)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010E11"</A>000000000C010E11 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.USTL.USTLLOLDROP</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.CNFG_LOL_DROP_CHANA_Q_0_INST.LATC.L2(0:21) [0000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.CNFG_LOL_DROP_CHANB_Q_0_INST.LATC.L2(0:21) [0000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLLOLDROP_CHANA_DROP_REASON: Reason(s) why Chana dropped out of LOL Mode <BR> bit 0 - Cold start test failure, after entering LOL mode <BR> bit 1 - Dropped out because of LFSR injection <BR> bit 2 - Valid being low for more than 1 cycle over 16 window while lol is busy <BR> bit 3 - Template 9 data not being valid when needed. <BR> bit 4 - Template 9 data being valid when not expected. <BR> bit 5 - More speculative data sent then received <BR> bit 6 - More than 2 data flits in run length <BR> bit 7 - Generic Data valid before it is expected (data sequencing issues) <BR> bit 8 - Data flit expected but is not <BR> bit 9 - More than 4 quad words of data valid data buffers <BR> bit 10 - Meta data is not valid in template 9 when expected <BR> bit 11 - No data in data buffers when being sent out <BR> bit 12 - Flit error asserted while LOL mode is busy (reponses pending) <BR> bit 13 - Slower than full speed mode detected, less than 8 lanes <BR> bit 14 - LOL blocked for a MMIO or Config read operation <BR> bit 15 - More than 1 read_repsonse.OW <BR> bit 16 - More than 3 read responses in x8 or 1 response in x2 x4 than allowed in command flit <BR> bit 17 - WAT triggered <BR> bit 18 - x4 lol ctr spec dm6 on disabled slots <BR> bit 19 - DL lane degrade (makes lane width status unreliable) <BR> bit 20 - Spare <BR> bit 21 - Spare <BR> USTLCFG_lol_capture_config sets capture settings <BR> USTLLOLMASK sets recoverable or checkstop effects <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:53</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLLOLDROP_CHANB_DROP_REASON: Reason(s) why chanb dropped out of LOL Mode <BR> bit 0 - Cold start test failure, after entering LOL mode <BR> bit 1 - Dropped out because of LFSR injection <BR> bit 2 - Valid being low for more than 1 cycle over 16 window while lol is busy <BR> bit 3 - Template 9 data not being valid when needed. <BR> bit 4 - Template 9 data being valid when not expected. <BR> bit 5 - More speculative data sent then received <BR> bit 6 - More than 2 data flits in run length <BR> bit 7 - Generic Data valid before it is expected (data sequencing issues) <BR> bit 8 - Data flit expected but is not <BR> bit 9 - More than 4 quad words of data valid data buffers <BR> bit 10 - Meta data is not valid in template 9 when expected <BR> bit 11 - No data in data buffers when being sent out <BR> bit 12 - Flit error asserted while LOL mode is busy (reponses pending) <BR> bit 13 - Slower than full speed mode detected, less than 8 lanes <BR> bit 14 - LOL blocked for a MMIO or Config read operation <BR> bit 15 - More than 1 read_repsonse.OW <BR> bit 16 - More than 3 read responses in x8 or 1 response in x2 x4 than allowed in command flit <BR> bit 17 - WAT triggered <BR> bit 18 - x4 lol ctr spec dm6 on disabled slots <BR> bit 19 - DL lane degrade (makes lane width status unreliable) <BR> bit 20 - Spare <BR> bit 21 - Spare <BR> USTLCFG_lol_capture_config sets capture settings <BR> USTLLOLMASK sets recoverable or checkstop effects <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>USTL LOL drop recoverable or checkstop MASK </TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010E12"</A>000000000C010E12 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.USTL.USTLLOLMASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.CNFG_LOL_DROP_RECOV_EN_Q_0_INST.LATC.L2(0:21) [0000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.CNFG_LOL_DROP_CHKSTOP_EN_Q_0_INST.LATC.L2(0:21) [0000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLLOLMASK_RECOVER_ENABLE_MASK: Enables which LOL drop reasons for chana and chanb set a recoverable FIR (33/34) <BR> Set one or more bit to 1 include that drop reason <BR> Each bit 0 to 21 maps to drop reason 0 to 21 <BR> Leads to USTLFIR_drop_lol_recov_chana and USTLFIR_drop_lol_recov_chanb <BR> Recommend setting to 0b1111111111111111111111 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLLOLMASK_CHECKSTOP_ENABLE_MASK: Enables which LOL drop reasons for chana and chanb set a checkstop FIR (31/32) <BR> Set one or more bit to 1 include that drop reason <BR> Each bit 0 to 21 maps to drop reason 0 to 21 <BR> Leads to USTLFIR_drop_lol_checkstop_chana and USTLFIR_drop_lol_checkstop_chanb <BR> Recommend setting to 0b0000000000000000000000 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>USTL Fail reponse recoverable or checkstop MASK, plus channel fail mask (USTLFAILMASK)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010E13"</A>000000000C010E13 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.USTL.USTLFAILMASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.CNFG_FAIL_RESP_RECOV_EN_Q_0_INST.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.CNFG_FAIL_RESP_CHKSTOP_EN_Q_0_INST.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.CNFG_FAIL_RESP_CHANFAIL_EN_Q_0_INST.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:57</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.CFG_CHANNEL_FAIL_TYPE_DISABLE_Q_0_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFAILMASK_RECOVER_ENABLE_MASK: Enables which read response Fail reponses for chana and chanb set a recoverable FIR <BR> Set one or more bit to 1 to set recoverable fir for fail responses in USTLSTATUS <BR> Maps to chan a - USTLSTATUS(32:42,54) and chan b USTLSTATUS(43:53,55) <BR> 0 = USTLSTATUS_chana/b_fail_rd_retry code = 0010 <BR> 1 = USTLSTATUS_chana/b_fail_mem_rd_data_error code = 1000 <BR> 2 = USTLSTATUS_chana/b_fail_mem_wr_data_error code = 1000 <BR> 3 = USTLSTATUS_chana/b_fail_cnfg_rd_data_error code = 1000 <BR> 4 = USTLSTATUS_chana/b_fail_cnfg_wr_data_error code = 1000 <BR> 5 = USTLSTATUS_chana/b_fail_mem_rdwr_bad_len_addr code = 1001 or 1011 <BR> 6 = USTLSTATUS_chana/b_fail_cnfg_rdwr_bad_len_addr code = 1001 or 1011 <BR> 7 = USTLSTATUS_chana/b_fail_mem_rdwr_fail_resp code = 1110 <BR> 8 = USTLSTATUS_chana/b_fail_cnfg_rdwr_fail_resp code = 1110 <BR> 9 = USTLSTATUS_chana/b_fail_undefined_code code = other <BR> 10 = USTLSTATUS_chana/b_fail_wr_retry code = 0010 <BR> 11 = USTLSTATUS_chana/b_fail_mem_cntl_fail_resp code = 1110 <BR> Each bit 0 to 11 maps to read response fail reason <BR> Leads to setting FIR 29-USTLFIR_fail_chana_recover/30-USTLFIR_fail_chanb_recover <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFAILMASK_CHECKSTOP_ENABLE_MASK: Enables which read response Fail reponses for chana and chanb set a checkstop FIR <BR> Set one or more bit to 1 to set checkstop fir for fail responses in USTLSTATUS <BR> Maps to chan a - USTLSTATUS(32:42,54) and chan b USTLSTATUS(43:53,55) <BR> 0 = USTLSTATUS_chana/b_fail_rd_retry code = 0010 <BR> 1 = USTLSTATUS_chana/b_fail_mem_rd_data_error code = 1000 <BR> 2 = USTLSTATUS_chana/b_fail_mem_wr_data_error code = 1000 <BR> 3 = USTLSTATUS_chana/b_fail_cnfg_rd_data_error code = 1000 <BR> 4 = USTLSTATUS_chana/b_fail_cnfg_wr_data_error code = 1000 <BR> 5 = USTLSTATUS_chana/b_fail_mem_rdwr_bad_len_addr code = 1001 or 1011 <BR> 6 = USTLSTATUS_chana/b_fail_cnfg_rdwr_bad_len_addr code = 1001 or 1011 <BR> 7 = USTLSTATUS_chana/b_fail_mem_rdwr_fail_resp code = 1110 <BR> 8 = USTLSTATUS_chana/b_fail_cnfg_rdwr_fail_resp code = 1110 <BR> 9 = USTLSTATUS_chana/b_fail_undefined_code code = other <BR> 10 = USTLSTATUS_chana/b_fail_wr_retry code = 0010 <BR> 11 = USTLSTATUS_chana/b_fail_mem_cntl_fail_resp code = 1110 <BR> Each bit 0 to 11 maps to read response fail reason <BR> Leads to setting FIR 31-USTLFIR_fail_chana_checkstop/32-USTLFIR_fail_chanb_checkstop <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFAILMASK_CHAN_FAIL_ENABLE_MASK: Enables which read response Fail reponses for chana and chanb cause a channel Fail <BR> Set one or more bit to 1 to cause chan_fail for fail responses in USTLSTATUS <BR> Maps to chan a - USTLSTATUS(32:42,54) and chan b USTLSTATUS(42:53,55) <BR> 0 = USTLSTATUS_chana/b_fail_rd_retry code = 0010 <BR> 1 = USTLSTATUS_chana/b_fail_mem_rd_data_error code = 1000 <BR> 2 = USTLSTATUS_chana/b_fail_mem_wr_data_error code = 1000 <BR> 3 = USTLSTATUS_chana/b_fail_cnfg_rd_data_error code = 1000 <BR> 4 = USTLSTATUS_chana/b_fail_cnfg_wr_data_error code = 1000 <BR> 5 = USTLSTATUS_chana/b_fail_mem_rdwr_bad_len_addr code = 1001 or 1011 <BR> 6 = USTLSTATUS_chana/b_fail_cnfg_rdwr_bad_len_addr code = 1001 or 1011 <BR> 7 = USTLSTATUS_chana/b_fail_mem_rdwr_fail_resp code = 1110 <BR> 8 = USTLSTATUS_chana/b_fail_cnfg_rdwr_fail_resp code = 1110 <BR> 9 = USTLSTATUS_chana/b_fail_undefined_code code = other <BR> 10 = USTLSTATUS_chana/b_fail_wr_retry code = 0010 <BR> 11 = USTLSTATUS_chana/b_fail_mem_cntl_fail_resp code = 1110 <BR> Each bit 0 to 11 maps to read response fail reason <BR> Leads to triggering of A/B channel fail <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFAILMASK_CHANNEL_FAIL_TYPE_DISABLE: Channel_Fail trigger disable <BR> bit 0 = Invalid command or template disable , USTLFIR 2/3/55/56 <BR> bit 1 = Flit Parity error disable ,USTLFIR 35/36 <BR> bit 2 = Parity error or fifo overflow disable or data valid issue, USTLFIR 37/38/51/52/53/54 <BR> bit 3 = Unexpected response, USTLFIR 39/40 <BR> bit 4 = Excess bad data bits, USTLFIR 41/42 <BR> bit 5 = Memory read data on template 0, USTLFIR 43/44 <BR> bit 6 = Unexpected flit data , USTLFIR 0/1 <BR> bit 7 = To much internal data or Template 9 to many data , USTLFIR 49/50 <BR> bit 8 = invalid_dl_dp or fail_response or lol_chkstop , USTLFIR 27/28/31/32/59/60 <BR> bit 9 = spare <BR> Recommend setting to 0b0000000000 if mirrored <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>USTL OpenCapi Error Logging (USTLOCAPIERROR)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010E14"</A>000000000C010E14 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.USTL.USTLOCAPIERROR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.CNFG_OPENCAPI_ERROR_REG_Q_0_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLUSTLOCAPIERROR_SUB_CHANNEL_ID: 0 = subchannel 0 (chana), 1 = sunchannel 1 (chanb). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLOCAPIERROR_ERROR_TYPE: Show which error type is in register <BR> Bit 0 = excess bad data bit in flit <BR> Bit 1 = Invalid command error <BR> Bit 2 = Invalid template error <BR> Bit 3 = Flit data shows up when unexpected <BR> Bit 4 = Memory read response in template 0 (no meta data) <BR> Bit 5 = More than 2 data flits length for template 9 <BR> Bit 6 = Invalid dLength or dPart with read response <BR> Bit 7 = SPARE <BR> First or last capture set by USTLCFG_last_opencapi_enable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLOCAPIERROR_ERROR_INFORMATION: Show which error information is in register <BR> For 0 = Run_length(0:3)|bad_data(0:7)|reserved <BR> For 1 = template(0:5)|opcode(0:7)|slot(0:15)|reserved <BR> For 2 = template(0:5)|reserved <BR> For 3 = reserved <BR> For 4 = Tag_index(0:6)| reserved <BR> Bit 5 = Run_length(0:3)| reserved <BR> Bit 6 = Resp slot(0 to 4)| read.ow | read not write| fail| dP(0:2) | dl(0:1) | Tag_index(0:6) | reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>USTL CHAN FAIL WHOS ON FIRST REG (USTLCFWOF)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010E15"</A>000000000C010E15 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.USTL.USTLCFWOF</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.SUBCH_A_FAIL_WOF_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.SUBCH_B_FAIL_WOF_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFWOF_CHANA_CHANFAIL_WOF: If Channel Fail A occurs due to USTL event, this field will show which triggering error came first. <BR>Check DSTLSTATUS_subch_a_fail_WOF(1) to see if USTL was first to trigger channel fail. <BR> 0 - chana_invalid_template <BR> 1 - chana_invalid_cmd_err <BR> 2 - chana_flit_parity_error_err_q <BR> 3 - fatal_parity_errors_chana <BR> 4 - fatal_overflow_error_chana <BR> 5 - chana_data_not_valid_error <BR> 6 - chana_bad_resp_log_val <BR> 7 - chana_excess_bad_data_bits <BR> 8 - chana_comp_tmpl0_data_not_mmio <BR> 9 - chana_unexp_data_err <BR> 10 - chana_excess_data_error <BR> 11 - chana_tmpl9_to_many_data <BR> 12 - chana_invalid_dl_dp <BR> 13 - cnfg_fail_chana_chanfail <BR> 14 - cnfg_drop_lol_chkstop_chana <BR> 15 - cnfg_chana_wat_channel_fail <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFWOF_CHANB_CHANFAIL_WOF: If Channel Fail B occurs due to USTL event, this field will show which triggering error came first. <BR>Check DSTLSTATUS_subch_b_fail_WOF(1) to see if USTL was first to trigger channel fail. <BR> 0 - chanb_invalid_template <BR> 1 - chanb_invalid_cmd_err <BR> 2 - chanb_flit_parity_error_err_q <BR> 3 - fatal_parity_errors_chanb <BR> 4 - fatal_overflow_error_chanb <BR> 5 - chanb_data_not_valid_error <BR> 6 - chanb_bad_resp_log_val <BR> 7 - chanb_excess_bad_data_bits <BR> 8 - chanb_comp_tmpl0_data_not_mmio <BR> 9 - chanb_unexp_data_err <BR> 10 - chanb_excess_data_error <BR> 11 - chanb_tmpl9_to_many_data <BR> 12 - chanb_invalid_dl_dp <BR> 13 - cnfg_fail_chanb_chanfail <BR> 14 - cnfg_drop_lol_chkstop_chanb <BR> 15 - cnfg_chanb_wat_channel_fail <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>USTL ERRPT HOLD</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010E16"</A>000000000C010E16 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.USTL.USTLERRPT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.ERRPTQ.HOLD_LATCH_INST.HOLD.LATC.L2(0:12) [0000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPT_WDF_CMT_PAR_ERR: WDF cmt parity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPT_WDF_CMD_PAR_ERR: WDF command parity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPT_WDF_BUFF_MGR_PAR_ERR: WDF buffer manager parity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPT_WDF_NO_BUFF_ERR: WDF no buffer error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPT_WDF_DSTL_WB_READ_TAG_PAR_ERR: WDF detected parity error on dstl_wb_read_tag.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPT_WRT_NO_BUFF_ERR: WRT no buffer error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPT_WRT_BUFF_MGR_PAR_ERR: WRT buffer manager parity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPT_WRT_MCS_SLICE0_WRITE_DISP_PAR_ERR: WRT detected parity error from mcs slice 0 write disp.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPT_WRT_MCS_SLICE1_WRITE_DISP_PAR_ERR: WRT detected parity error from mcs slice 1 write disp.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPT_WRT_MCS_SLICE2_WRITE_DISP_PAR_ERR: WRT detected parity error from mcs slice 2 write disp.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPT_WRT_MCS_SLICE3_WRITE_DISP_PAR_ERR: WRT detected parity error from mcs slice 3 write disp.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPT_WRT_MCS_WB_DONE_PAR_ERR: WRT detected mcs_wb_done parity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPT_WRT_DSTL_WB_READ_TAG_PAR_ERR: WRT detected parity error on dstl_wb_read_tag.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>USTL Configuration Register 2 (USTLCFG2)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010E17"</A>000000000C010E17 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.USTL.USTLCFG2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.USTL.CNFG.USTL_CNFG2_REG_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG2_RESP_QUEUE_STALL_THRESH: When common read response queue gets above this threshold, downstream commands will stall in order to help recover vc0 credits. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Fault Isolation Register (USTLFIR)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010E40"</A>000000000C010E40 (SCOM)<BR>
<A NAME="000000000C010E41"</A>000000000C010E41 (SCOM1)<BR>
<A NAME="000000000C010E42"</A>000000000C010E42 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.USTL.USTLFIR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR.LATC.L2(0:61) [00000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANA_UNEXP_DATA_ERR: Unexpected Flit Data showed up for Chana <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANB_UNEXP_DATA_ERR: Unexpected Flit Data showed up for Chanb <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANA_INVALID_TEMPLATE_ERROR: A unsupported template for a command flit for chana <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANB_INVALID_TEMPLATE_ERROR: A unsupported template for a command flit for chanb <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_RESERVED_4: Reserved. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_RESERVED_5: Reserved. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_WDF_BUFFER_CE: WDF CE detected on buffer output <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_WDF_BUFFER_UE: WDF UE detected on buffer output <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_WDF_BUFFER_SUE: WDF SUE detected on buffer output <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_WDF_BUFFER_OVERRUN: WDF buffer overrun detected <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_WDF_TAG_PARITY_ERROR: WDF detected parity on USTL tag interface <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_WDF_SCOM_SEQ_ERROR: WDF detected a scom sequencer error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_WDF_PWCTL_SEQ_ERROR: WDF detected a pwctl sequencer error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_WDF_MISC_REG_PARITY_ERROR: WDF detected a parity error on the misc_reg scom register <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_WDF_CL_WDF_POP_PARITY_ERROR: Parity Error detected in WDF for CL pop <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_WDF_WR_DATA_SYNDROME_NE0: WDF detected a non-zero syndrome (CE ore UE) from USTL <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_WDF_CMT_PARITY_ERROR: WDF UE detected a parity error on the CMT interface from USTL, cmd parity err, or buffer manager parity error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_READ_SPARE_1: Not used in Axone <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_READ_SPARE_2: Not used in Axone <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_READ_MBS_RDBUF_OVF_ERROR: Read Buffers overflowed/underflowed (more than 64 in use) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_WRT_BUFFER_CE: WRT CE detected on buffer output <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_WRT_BUFFER_UE: WRT UE detected on buffer output <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_WRT_BUFFER_SUE: WRT SUE detected on buffer output <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_WRT_SCOM_SEQ_ERROR: WRT detected a scom sequencer error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_WRT_MISC_REG_PARITY_ERROR: WRT detected a parity error on the misc_reg scom register <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_WRT_DATA_SYNDROME_NE0: WRT Data Syndrome not equal to 0 for input for write buffer. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_WRT_BUFF_ERR: No buffer error; Buffer manager parity error. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANA_FAIL_RESP_CHECKSTOP: A fail response set as checkstop occurred for chana <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANB_FAIL_RESP_CHECKSTOP: A fail response set as checkstop occurred for chanb <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANA_FAIL_RESP_RECOVER: A fail response set as recoverable occurred for chana <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANB_FAIL_RESP_RECOVER: A fail response set as recoverable occurred for chanb <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANA_LOL_DROP_CHECKSTOP: A lol drop set as checkstop occurred for chana <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANB_LOL_DROP_CHECKSTOP: A lol drop set as checkstop occurred for chanb <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANA_LOL_DROP_RECOVER: A lol drop set as recoverable occurred for chana <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANB_LOL_DROP_RECOVER: A lol drop set as recoverable occurred for chanb <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANA_FLIT_PARITY_ERROR: flit data pariry error from dl for chana <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANB_FLIT_PARITY_ERROR: flit data pariry error from dl for chanb <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANA_FATAL_PARITY_ERROR: internal fifo parity error for chana <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANB_FATAL_PARITY_ERROR: internal fifo parity error for chanb <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANA_BAD_RESP_LOG_VAL: Bad response detected from chana. See cerrrpts and USTLBADRESP reg for more info. <BR>Recommend Checkstop instead of chanfail since we cannot block the bad respone in time. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANB_BAD_RESP_LOG_VAL: Bad response detected from chanb. See cerrrpts and USTLBADRESP reg for more info <BR>Recommend Checkstop instead of chanfail since we cannot block the bad respone in time. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANA_EXCESS_BAD_DATA_BITS: Bad data set for data that is not valid chana <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANB_EXCESS_BAD_DATA_BITS: Bad data set for data that is not valid chanb <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANA_COMP_TMPL0_DATA_NOT_MMIO: Memory read data returned in template 0, chana <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANB_COMP_TMPL0_DATA_NOT_MMIO: Memory read data returned in template 0, chanb <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANA_MMIO_IN_LOL_MODE: Recieved mmio response while in LOL mode chana <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANB_MMIO_IN_LOL_MODE: Recieved mmio response while in LOL mode chanb <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANA_BAD_DATA: valid bad data or SUE received channel a <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANB_BAD_DATA: Valid bad data or SUE received chanb <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANA_EXCESS_DATA_ERROR: Data is valid in data buffers without a matching response, or more than 2 data flits with template 9 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANB_EXCESS_DATA_ERROR: Data is valid in data buffers without a matching response,or more than 2 data flits with template 9 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANA_BADCRC_DATA_NOT_VALID_ERROR: Commit state where commit data is not marked as valid <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANB_BADCRC_DATA_NOT_VALID_ERROR: Commit state where commit data is not marked as valid <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANA_FIFO_OVERFLOW_ERROR: A fifo in the ustl chana overflowed <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANB_FIFO_OVERFLOW_ERROR: A fifo in the ustl chanb overflowed <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANA_INVALID_CMD_ERROR: Invalid command decoded in USTL FF subchannel A <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANB_INVALID_CMD_ERROR: Invalid command decoded in USTL FF subchannel B <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_FATAL_REG_PARITY_ERROR: Fatal register parity error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_RECOV_REG_PARITY_ERROR: recov register parity error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANA_INVALID_DL_DP_COMBO: A chana response with an invalid combination of dlength and/or dpart received <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_CHANB_INVALID_DL_DP_COMBO: A chanb response with an invalid combination of dlength and/or dpart received <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIR_MIRROR_CHANFAIL_RELATED_PARITY_ERROR: Parity error on command bus between DSTL-USTL used for chan fail command tracking <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Fault Isolation Mask Register (USTLFIRMASK)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010E43"</A>000000000C010E43 (SCOM)<BR>
<A NAME="000000000C010E44"</A>000000000C010E44 (SCOM1)<BR>
<A NAME="000000000C010E45"</A>000000000C010E45 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.USTL.USTLFIRMASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR_MASK.LATC.L2(0:61) [00000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIRMASK_FIR_MASK: Masks for FIR(0 to 61) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Fault Isolation Action0 Register (USTLFIRACT0)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010E46"</A>000000000C010E46 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.USTL.USTLFIRACT0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION0.FIR_ACTION0.LATC.L2(0:61) [00000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIRACT0_ACTION_0: Action 0 for FIR(0:61) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Fault Isolation Action1 Register (USTLFIRACT1)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010E47"</A>000000000C010E47 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.USTL.USTLFIRACT1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION1.FIR_ACTION1.LATC.L2(0:61) [00000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIRACT1_ACTION_1: Action 1 for FIR(0:61) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Fault Isolation WOF Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010E48"</A>000000000C010E48 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.USTL.USTLFIRWOF</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.WOF_LAT_YES.WOF.LATC.L2(0:61) [00000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIRWOF_WOF: WOF Register locks on first error. Writing zeros the register <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Fault Isolation Action2 Register (USTLFIRACT2)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010E49"</A>000000000C010E49 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.USTL.USTLFIRACT2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION2.FIR_ACTION2.LATC.L2(0:61) [00000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFIRACT2_ACTION_2: Action 2 for FIR(0:61) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>USTL STATUS REG (USTLSTATUS)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010E4A"</A>000000000C010E4A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.USTL.USTLSTATUS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=9><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.USTL_STATUS_LOL_MODE_REG_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.USTL_STATUS_REG_Q_2_INST.LATC.L2(2:13) [000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.USTL_LANE_WIDTH_STATUS_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.USTL_STATUS2_REG_Q_24_INST.LATC.L2(24:25) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:42</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.USTL_STATUS1_REG_Q_32_INST.LATC.L2(32:42) [00000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.USTL_STATUS1_REG_Q_43_INST.LATC.L2(43:53) [00000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.USTL_STATUS1_REG_Q_54_INST.LATC.L2(54) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.USTL_STATUS1_REG_Q_55_INST.LATC.L2(55) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANA_LOL_MODE:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANB_LOL_MODE:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANA_FAIL_RESP_CNFGMMIO_RD:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANA_FAIL_RESP_CNFGMMIO_WR:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANA_FAIL_RESP_MEM_RD:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANA_FAIL_RESP_MEM_WR:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANB_FAIL_RESP_CNFGMMIO_RD:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANB_FAIL_RESP_CNFGMMIO_WR:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANB_FAIL_RESP_MEM_RD:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANB_FAIL_RESP_MEM_WR:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_FAIL_RESP:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:19</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANA_LANE_WIDTH_STATUS: 00 training/retraining, 10 quarter width, 01 half width, 11 full width <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANB_LANE_WIDTH_STATUS: 00 training/retraining, 10 quarter width, 01 half width, 11 full width <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANA_WAT_FIRED: A channel chana wat event has occurred <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANB_WAT_FIRED: A channel chanb wat event has occurred <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANA_FAIL_RD_RETRY: Chana a retry fail response for config/mmio or memory read. If USTLCFG_fail_capture_config(0)=0, then only first chana fail will be captured in USTLSTATUS(32:42,54) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANA_FAIL_MEM_RD_DATA_ERROR: sub-chana data error fail response for memory read command. If USTLCFG_fail_capture_config(0)=0, then only first chana fail will be captured in USTLSTATUS(32:42,54) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANA_FAIL_MEM_WR_DATA_ERROR: Chana data error fail response for memory write command. If USTLCFG_fail_capture_config(0)=0, then only first chana fail will be captured in USTLSTATUS(32:42,54) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANA_FAIL_CNFG_RD_DATA_ERROR: Chana data error fail response for config/mmio read command. If USTLCFG_fail_capture_config(0)=0, then only first chana fail will be captured in USTLSTATUS(32:42,54) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANA_FAIL_CNFG_WR_DATA_ERROR: Chana data error fail response for config/mmio write command. If USTLCFG_fail_capture_config(0)=0, then only first chana fail will be captured in USTLSTATUS(32:42,54) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANA_FAIL_MEM_RDWR_BAD_LEN_ADDR: Chana bad address or bad length fail response for memory read or write command. If USTLCFG_fail_capture_config(0)=0, then only first chana fail will be captured in USTLSTATUS(32:42,54) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANA_FAIL_CNFG_RDWR_BAD_LEN_ADDR: Chana bad address or bad length fail response for config/mmio read or write command. If USTLCFG_fail_capture_config(0)=0, then only first chana fail will be captured in USTLSTATUS(32:42,54) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANA_FAIL_MEM_RDWR_FAIL_RESP: Chana a fail fail response for memory read or write command. If USTLCFG_fail_capture_config(0)=0, then only first chana fail will be captured in USTLSTATUS(32:42,54) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANA_FAIL_CNFG_RDWR_FAIL_RESP: Chana a fail fail response for config/mmio read or write command. If USTLCFG_fail_capture_config(0)=0, then only first chana fail will be captured in USTLSTATUS(32:42,54) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANA_FAIL_UNDEFINED_CODE: Chana a undefined fail response for config/mmio or memory read or write command. If USTLCFG_fail_capture_config(0)=0, then only first chana fail will be captured in USTLSTATUS(32:42,54) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANA_FAIL_WR_RETRY: Chana a retry fail response for config/mmio or memory write command. If USTLCFG_fail_capture_config(0)=0, then only first chana fail will be captured in USTLSTATUS(32:42,54) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANB_FAIL_RD_RETRY: chanb a retry fail response for config/mmio or memory read or write command. If USTLCFG_fail_capture_config(0)=0, then only first chanb fail will be captured in USTLSTATUS(43:53,55) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANB_FAIL_MEM_RD_DATA_ERROR: sub-chanb data error fail response for memory read command. If USTLCFG_fail_capture_config(0)=0, then only first chanb fail will be captured in USTLSTATUS(43:53,55) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANB_FAIL_MEM_WR_DATA_ERROR: chanb data error fail response for memory write command. If USTLCFG_fail_capture_config(0)=0, then only first chanb fail will be captured in USTLSTATUS(43:53,55) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANB_FAIL_CNFG_RD_DATA_ERROR: chanb data error fail response for config/mmio read command. If USTLCFG_fail_capture_config(0)=0, then only first chanb fail will be captured in USTLSTATUS(43:53,55) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANB_FAIL_CNFG_WR_DATA_ERROR: chanb data error fail response for config/mmio write command. If USTLCFG_fail_capture_config(0)=0, then only first chanb fail will be captured in USTLSTATUS(43:53,55) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANB_FAIL_MEM_RDWR_BAD_LEN_ADDR: chanb bad address or bad length fail response for memory read or write command. If USTLCFG_fail_capture_config(0)=0, then only first chanb fail will be captured in USTLSTATUS(43:53,55) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANB_FAIL_CNFG_RDWR_BAD_LEN_ADDR: chanb bad address or bad length fail response for config/mmio read or write command. If USTLCFG_fail_capture_config(0)=0, then only first chanb fail will be captured in USTLSTATUS(43:53,55) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANB_FAIL_MEM_RDWR_FAIL_RESP: chanb a fail fail response for memory read or write command. If USTLCFG_fail_capture_config(0)=0, then only first chanb fail will be captured in USTLSTATUS(43:53,55) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANB_FAIL_CNFG_RDWR_FAIL_RESP: chanb a fail fail response for config/mmio read or write command. If USTLCFG_fail_capture_config(0)=0, then only first chanb fail will be captured in USTLSTATUS(43:53,55) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANB_FAIL_UNDEFINED_CODE: chanb a undefined fail response for config/mmio or memory read or write command. If USTLCFG_fail_capture_config(0)=0, then only first chanb fail will be captured in USTLSTATUS(43:53,55) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANB_FAIL_WR_RETRY: chanb a retry fail response for config/mmio or memory write command. If USTLCFG_fail_capture_config(0)=0, then only first chanb fail will be captured in USTLSTATUS(43:53,55) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANA_FAIL_MEM_CNTL: chana a fail response for mem cntl command. If USTLCFG_fail_capture_config(0)=0, then only first chana fail will be captured in USTLSTATUS(32:42,54) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLSTATUS_CHANB_FAIL_MEM_CNTL: chanb a fail response for mem cntl command. If USTLCFG_fail_capture_config(0)=0, then only first chanb fail will be captured in USTLSTATUS(43:53,55) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>USTL Configuration Register (USTLCFG)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010E4B"</A>000000000C010E4B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.USTL.USTLCFG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.USTL_CNFG_REG_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_IBM_BUFFER_CHIP_CHANA_ENABLE: When set, assume LOw Latency mode with template 9 pacing for chana <BR> Recommend setting to 0b1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_IBM_BUFFER_CHIP_CHANB_ENABLE: When set, assume Low Latency chip with template 9 pacing for chanb. <BR> Recommend setting to 0b1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_FAIL_CAPTURE_CONFIG: Fail response capture configuraiton <BR> 00 = First Fail response <BR> 01 = reserved <BR> 10 = Last fail response <BR> 11 = Last fail code w/ accumulated fail response types <BR> Recommend setting to 0b00 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_DEFAULT_META_DATA_ENABLE: When set, enable default meta data. Only applies to compatibilit mode logic. <BR>Cannot be enabled if low latency mode possible, ie. USTLCFG_ibm_buffer_chana_enable=1 or USTLCFG_ibm_buffer_chanb_enable=1 <BR> Recommend setting to 0b0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_DEFAULT_META_DATA: Default meta data, tag,mdi <BR> Recommend setting to 0b01 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_TMPL1_FORCE_MDI_ZERO: When set, template 0 read data is forced to have an MDI = 0 <BR> Recommend setting to 0b0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_DATE_ERROR_RETRY_ENABLE: When set, enable upstream write retry for buffer write retry response code <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_LOWLAT_MISS_015_DELAY: Sets delay for LOw Latency ship mode to restart after dropping out, Dealy is 31 + delay*32 <BR> Blocks LOL logic from starting back to quickly <BR> Recommend setting to 0b010 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_RESERVED_12_16: Reserved. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_RETRY_LOL_HOLDOFF_ENABLE: Enable holding of LOL mode until bogus retry <BR>Used to reduce chance of looping deadlock <BR> Recommend setting to 0b1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_MMIOCNFG_READ_LOL_BLOCK_DISABLE: Disable holding off LOL while waiting on MMIO read to complete (Lab only ?) <BR> Recommend setting to 0b0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_WRSTUCK_MITIGATION_EN_P10D20: Enable mechanism to stall downstream traffic if no write responses seen. DD2 (p10d20) enhancement HW521924 <BR>This uses bogus stall mechanism and is subject to the block ET toggle <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_SELF_DETECT_DEAD_CYCLE_EN: When set, USTL use its own logic to detect deady cycles. When disabled, it will use indicator sent from DL. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21:22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_LOL_DOUBLEDEAD_SUPPORT_MODE: When Low Latency Double Dead Support is enabled, USTL can tolerate seeing two dead cycles on a low latency read at the expense of an extra cycle of latency on all reads. <BR>Dynamic option means USTL enables if 2 double-deads seen in window and disables if no double-deads seen in window. <BR> 00 - Low Latency Double dead support disabled. <BR> 01 - Low Latency Double dead support dynamically enabled and disabled based on 8K cycle window monitoring. <BR> 10 - Low Latency Double dead support dynamically enabled and disabled based on 64K cycle window monitoring. <BR> 11 - Low Latency Double dead support statically enabled. <BR>NOTE feature reuses logic for timebase. If USTLCKSW_p10d20_hw523808_fixdis_bogus_stall_2bit_expand=1, then windows will be divided by 4. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_LOL_DOUBLEDEAD_SUPPORT_REQUIRE_IDLE: When set, doubledead support will not be dynamically disabled until pipe is idle. This must be on if USTLCFG_lol_doubledead_support_mode is nonzero. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_USTLCFG_OPENCAPI_ERROR_LOG_ENABLE: Selects which errors can be logged into opencapi fail signature <BR> bit 0 - Excess bad data bits <BR> bit 1 - Invalid command error <BR> bit 2 - Invalid template error <BR> bit 3 - Unexpected data error <BR> bit 4 - Memory read data received on template 0 <BR> Bit 5 - Template 9 to many data flits <BR> bit 6 - Invalid dLength or dPart in response <BR> Recommend setting to 0b1111111 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_RETRY_LOL_HOLDOFF_MAX_CMD_COUNT_ENABLE: Enable the switch where retry command hold off has also a maximum ow count before restarting anyway <BR> Recommend setting to 0b1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_RETRY_LOL_HOLDOFF_MAX_CMD_COUNT: Max command count defaults to 31, this is modulo 32 values 000 = 31, 111= 255 <BR> Recommend setting to 0b111 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_DISABLE_WDF_DM5_REQUESTS: Disables while in compatibility mode, wdf request holes in DM5 request stream <BR> Recommend setting to 0b0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_DL_WIDTH_X4_LOL_ENABLE: Enable LOL mode for x4 mode. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_DL_WIDTH_X2_LOL_ENABLE: Enable LOL mode for x2 mode. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_FLIT_RATE_DETECT_SAFE_MODE: When set, logic will wait until deteced rate agrees with reported from DL before attempting to re-enter low latency. <BR>When clear, logic will try to re-enter low latency even while detected rate disagrees with reported status for DL. <BR>In both cases, we will still initially dropout when we detect flits are no longer being sent at the same rate as we thought according to the DL status. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_TMPL9_COLD_START_THRESHOLD: Number of cold/idle starts from template 9 before LOL will start <BR> Set to 0 to disable test <BR> Recommend setting to 0b011 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_RESERVED_44: Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_RESERVED_45: Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_CFG_WRAP_MODE: Enable wrap mode for tester <BR> Recommend setting to 0b0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_X4_LOL_SPEC_DM6_SLOT131415_EN: When set, adds a cycle of latency in x4 lol ctr decryption mode to support receiving response in slot 13 14 15 speculative dm6 which require extra time. <BR>When not set, USTL wil drop out of low latency mode for x4 lol ctr if read is not in slot 10 or 12. <BR>If double dead support is enabled either statically or dynamically, then slot 13-15 will be processed without dropout for free. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_CFG_LFSR_LOL_EXIT_MODE: LFSR based LOL exit mode <BR>Forces USTL to drop out of LOL mode periodically <BR> Recommend setting to 0b0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_LOL_LFSR_LOL_RATE_SEL: lol lfsr force drop rate <BR> 000 = avg 2^20 cycles (1M) <BR> 001 = avg 2^17 cycles (128K) <BR> 011 = avg 2^14 cycles (16K) <BR> 111 = avg 2^10 cycles (1K) <BR> Recommend setting to 0b000 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_CS_HW485610_DISABLE: CHICKEN switch to disable fix hw485610, bogus stall deadlock <BR> 00 = Pulse of bogus stall mode enabled <BR> 10 = Pulse of bogus stall mode disabled <BR> -1 = Disable bogus stall for ET LOL and wrstuck timeout stall, bit 0 dont care <BR> Recommend setting to 0b00 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_LOL_CAPTURE_CONFIG: lol drop reason capture configuraiton <BR> 00 = First lol drop response <BR> 01 = reserved <BR> 10 = Last lol drop response <BR> 11 = Last lol drop w/ accumulated lol drop types <BR> Recommend setting to 0b00 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_LAST_OPENCAPI_ENABLE: Set if for opencapi status register, last error capture is desired <BR> Recommend setting to 0b0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_DISABLE_FAILRESP_TO_RMW: CHICKEN switch to disable sending fail resp commit data to RMW logic, should have no effect <BR> Recommend setting to 0b0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_PMU_SELECT_FAIL_RSP: Select alternative PMU values <BR>Chan a/b - 0 Any rd fail rsp <BR> 1 read retry rsp <BR> 2 any wr fail <BR> 3 write retry resp <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_PMU_ENABLE: Enable PMU values <BR> Base settings, refer to USTLCFG_pmu_select_fail_rsp for alternative <BR>Chan a - 0 - lol drop out <BR> 1 - in lol mode <BR> 2 - bad data OW <BR> 3 - OW marked with SUE <BR>Chan b - 0 - bad data OW <BR> 1 - OW marked with SUE <BR> 2 - lol drop out <BR> 3 - in lol mode <BR> Recommend setting to 0b0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_PMU_SELECT_ALT_PERF: select_alt_perf PMU values <BR> USTLCFG_pmu_select_alt_perf must not be enabled and this enabled <BR>Chan a - 0 - lol drop out <BR> 1 - in lol mode <BR> 2 - Read response in LOL mode occurred <BR> 3 - Read response in Compatibility mode occured <BR>Chan b - 0 - Read response in LOL mode occurred <BR> 1 - Read response in Compatibility mode occured <BR> 2 - lol drop out <BR> 3 - in lol mode <BR> Recommend setting to 0b0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_CS_HW477424_DISABLE: CHICKEN switch to disable fix hw477424, et after no et for same cacheline <BR> Recommend setting to 0b0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_CS_HW475333_DISABLE: CHICKEN switch to disable fix hw475333, et after no et for same cacheline <BR> Recommend setting to 0b0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG_LOL_DROPOUT_FOR_DL_DEGRADE_DIS: When set, we will not dropout out of LOL mode when dl indicates a lane degrade <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>USTL Configuration Register (USTLINJ)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010E4C"</A>000000000C010E4C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.USTL.USTLINJ</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.USTL_CNFG_INJ_FIR_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLINJ_FAIL_RESP_TYPE: Set type of fail response that is received for USTLINJ_fir_inject setting 5,6,7,8 <BR> 001 = inj_us_chana_fail_data_error <BR> 000 = inj_us_chana_fail_retry <BR> 011 = inj_us_chana_fail_failed <BR> 010 = inj_us_chana_fail_bad_specs <BR> 100 = inj_us_chana_fail_undefined <BR> Only affects fail response injection <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLINJ_FIR_INJECT: fir_inject config <BR> Decode of value selects which error : time frame : Firs Hit <BR> 1 = inj_us_ff_cnfg_chanX_invalid_template : flit valid : Fir 2/3 <BR> 2 = inj_us_unrecov_register_parity_error : immediate : Fir 57 <BR> 3 = inj_us_rspq_cnfg_chanX_lol_data_not_ready : immediate : Fir 31/32/33/34 <BR> 4 = inj_us_rspq_cnfg_chanX_2_hole_detect : immediate : Fir 31/32/33/34 <BR> 5 = inj_us_chanX_fail_resp_cnfgmmio_rd : immediate : Fir 27/28/29/30 <BR> 6 = inj_us_chanX_fail_resp_cnfgmmio_wr : immediate : Fir 27/28/29/30 <BR> 7 = inj_us_chanX_fail_resp_mem_rd : immediate : Fir 27/28/29/30 <BR> 8 = inj_us_chanX_fail_resp_mem_wr : immediate : Fir 27/28/29/30 <BR> 9 = inj_us_ff_cnfg_chanX_invalid_cmd_err : command flit valid : Fir 55/56 <BR> 10 = inj_us_rspq_cnfg_chanX_invalid_dl_dp : read.ow resp valid : Fir 59/60 <BR> 11 = inj_ustl_chanX_rdc_bad_data : data load to rdc : Fir 47/48 <BR> 12 = inj_us_rspq_cnfg_chanX_lol_data_sequencing_issue : immediate : Fir 31/32/33/34 <BR> 13 = inj_arb_cnfg_chanX_bad_resp_log_val : immediate : Fir 39/40 <BR> 14 = inj_us_rspq_cnfg_chanX_lol_tmpl9_data_issues : immediate : Fir 31/32/33/34 <BR> 15 = inj_us_rspq_cnfg_chanX_rdcmd_parity_error : read resp needed : Fir 37/38 <BR> 16 = inj_us_rspq_cnfg_chanX_cmtq_cm2p_parity_error : read resp needed : Fir 37/38 <BR> 17 = inj_us_rspq_cnfg_chanX_fail_cm2f_parity_error : read resp needed : Fir 37/38 <BR> 18 = inj_us_rspq_cnfg_chanX_badcrc_parity_error : read resp needed : Fir 37/38 <BR> 19 = inj_us_ff_cnfg_chanX_flit_parity_error : flit valid : Fir 35/36 <BR> 20 = inj_us_ff_cnfg_chanX_unexp_data_err : flit valid : Fir 0/1 <BR> 21 = inj_us_ff_cnfg_chanX_tmpl9_to_many_data : flit valid : Fir 49/50 <BR> 22 = inj_us_ff_cnfg_chanX_excess_bad_data_bits : flit valid : Fir 41/42 <BR> 23 = inj_us_rspq_cnfg_chanX_excess_data_error : data valid : Fir 49/50 <BR> 24 = inj_us_rspq_cnfg_chanX_data_not_valid_error : read response needed: Fir 51/52 - BROKEN FOR P10 HW516559 <BR> 25 = inj_us_rddata_cnfg_chanX_buffer_overflow : immediate : Fir 53/54 <BR> 26 = inj_us_rddata_cnfg_chanX_meta_queue_overflow : immediate : Fir 53/54 <BR> 27 = inj_us_rddata_cnfg_chanX_data_buffer_overflow : immediate : Fir 53/54 <BR> 28 = inj_us_rspq_cnfg_chanX_read_response_queue_overflow : immediate : Fir 53/54 <BR> 29 = inj_us_rspq_cnfg_chanX_commit_queue_overflow : immediate : Fir 53/54 <BR> 30 = inj_us_rspq_cnfg_chanX_comp_meta_not_valid : immediate : Fir 53/54 <BR> Recommend setting to 0b00000 to disable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLINJ_US_DATA: US data error inj. 20=CE0, 21=CE1, 22=SUE <BR>SUE not supported <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLINJ_CHAN_SEL: 0 = A, 1= B <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLINJ_US_DATA_ERR_EN: Enable error injection on the US Data to READ and WDF <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLINJ_ONE_SHOT: 1 = one shot error inject, 0 = continuous <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLINJ_DATA_OUT: 1 = input of data buffers, 0 = output to WDF <BR> Recommend 0 when injecting ecc errors <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLINJ_DATA_DW_SEL: 00 = DW0, 01= DW1, 10 = DW2, 11= DW3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>USTL Configuration Register (USTLDBG)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010E4D"</A>000000000C010E4D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.USTL.USTLDBG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.CNFG_DBG_WAT_EVENT_SEL_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLDBG_WAT_EVENT_SEL_CHANA_STOP_LOL: Chan A Enables Wat action to stop low latency mode on wat events 0:3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLDBG_WAT_EVENT_SEL_CHANB_STOP_LOL: Chan B Enables Wat action to stop low latency mode on wat events 0:3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLDBG_WAT_EVENT_SEL_CHANA_BYPASS_COLD_START: Chan A Enables Wat action to bypass cold start on wat events 0:3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLDBG_WAT_EVENT_SEL_CHANB_BYPASS_COLD_START: Chan B Enables Wat action to bypass cold start on wat events 0:3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLDBG_WAT_EVENT_SEL_CHANA_FAIL: Chan A Enables Wat action to fail channel on wat events 0:3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLDBG_WAT_EVENT_SEL_CHANB_FAIL: Chan B Enables Wat action to fail channel on wat events 0:3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLDBG_WAT_EVENT_SEL_CHANA_FORCE_BOGUS: Chan A Enables Wat action to force bogus on wat events 0:3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLDBG_WAT_EVENT_SEL_CHANB_FORCE_BOGUS: Chan B Enables Wat action to force bogus on wat events 0:3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>USTL ERROR REPORT REG (USTLERRRPT)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010E4E"</A>000000000C010E4E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.USTL.USTLERRRPT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=48><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.US_RSPQ_CNFG_CHANA_RDCMD_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.US_RSPQ_CNFG_CHANA_CMTQ_CM2P_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.US_RSPQ_CNFG_CHANA_FAIL_CM2F_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.US_RSPQ_CNFG_CHANA_BADCRC_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.US_RSPQ_CNFG_CHANB_RDCMD_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.US_RSPQ_CNFG_CHANB_CMTQ_CM2P_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.US_RSPQ_CNFG_CHANB_FAIL_CM2F_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.US_RSPQ_CNFG_CHANB_BADCRC_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.US_FF_CNFG_CHANA_FLIT_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.US_FF_CNFG_CHANB_FLIT_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.CNFG_CHANA_BAD_DATAQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.CNFG_CHANB_BAD_DATAQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.CNFG_CHANA_LT_SUEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.CNFG_CHANB_LT_SUEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.US_RDDATA_CNFG_CHANA_BUFFER_OVERFLOWQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.US_RDDATA_CNFG_CHANA_DATA_BUFFER_OVERFLOWQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.US_RDDATA_CNFG_CHANA_META_QUEUE_OVERFLOWQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.US_RSPQ_CNFG_CHANA_COMMIT_QUEUE_OVERFLOWQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.US_RSPQ_CNFG_CHANA_READ_RESPONSE_QUEUE_OVERFLOWQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.US_RSPQ_CNFG_CHANA_COMP_META_NOT_VALIDQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.US_RDDATA_CNFG_CHANB_BUFFER_OVERFLOWQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.US_RDDATA_CNFG_CHANB_DATA_BUFFER_OVERFLOWQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.US_RDDATA_CNFG_CHANB_META_QUEUE_OVERFLOWQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.US_RSPQ_CNFG_CHANB_COMMIT_QUEUE_OVERFLOWQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.US_RSPQ_CNFG_CHANB_READ_RESPONSE_QUEUE_OVERFLOWQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.US_RSPQ_CNFG_CHANB_COMP_META_NOT_VALIDQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.USTL_CNFG_MCHWFM_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.USTL_CNFG_REG_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.USTL_CNFG_DBG_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.USTL_CNFG_INJ_FIR_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.US_FF_CNFG_CHANA_TMPL9_TO_MANY_DATAQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.US_FF_CNFG_CHANB_TMPL9_TO_MANY_DATAQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.US_RSPQ_CNFG_CHANA_EXCESS_DATA_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.US_RSPQ_CNFG_CHANB_EXCESS_DATA_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.US_RDDATA_CNFG_CHANA_BOGUS_COUNT_OVERFLOWQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.US_RDDATA_CNFG_CHANB_BOGUS_COUNT_OVERFLOWQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.US_RDDATA_CNFG_CHANA_META_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.US_RDDATA_CNFG_CHANB_META_PARITY_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.READ_USTL_DUPLICATE_OW_CHANAQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.READ_USTL_DUPLICATE_OW_CHANBQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.USTL_CNFG2_REG_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.CHANA_BAD_RESP_ON_TAG_CMD_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.CHANA_BAD_RESP_MEM_CNTL_ERROR_NOT_EXPECTEDQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.CHANA_BAD_RESP_MEM_CNTL_ERROR_ALREADY_RECEIVEDQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.CHANB_BAD_RESP_ON_TAG_CMD_ERRORQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.CHANB_BAD_RESP_MEM_CNTL_ERROR_NOT_EXPECTEDQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.CHANB_BAD_RESP_MEM_CNTL_ERROR_ALREADY_RECEIVEDQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANA_RDCMD_PARITY_ERROR_HOLD_OUT: Error Report for Chan A rdcmd parity error. USTLFIR(37) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANA_CMTQ_CM2P_PARITY_ERROR_HOLD_OUT: Error Report for Chan A CMTQ CM2P parity error. USTLFIR(37) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANA_FAIL_CM2F_PARITY_ERROR_HOLD_OUT: Error Report for chana fail cm2f parity error. USTLFIR(37) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANA_BADCRC_PARITY_ERROR_HOLD_OUT: Error Report for chana badcrc parity. USTLFIR(37) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANB_RDCMD_PARITY_ERROR_HOLD_OUT: Error Report for chanb rdcmd parity error. USTLFIR(38) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANB_CMTQ_CM2P_PARITY_ERROR_HOLD_OUT: Error Report for chanb cmtq cm2p parity error. USTLFIR(38) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANB_FAIL_CM2F_PARITY_ERROR_HOLD_OUT: Error Report for chanb fail cm2f parity error. USTLFIR(38) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANB_BADCRC_PARITY_ERROR_HOLD_OUT: Error Report for chanb badcrc parity error. USTLFIR(38) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANA_FLIT_PARITY_ERROR_HOLD_OUT: Error Report for Chan A flit parity error. USTLFIR(37) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANB_FLIT_PARITY_ERROR_HOLD_OUT: Error Report for Chan B flit parity error. USTLFIR(38) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANA_BAD_DATA_HOLD_OUT: Error Report for Chan A bad data. USTLFIR(47) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANB_BAD_DATA_HOLD_OUT: Error Report for Chan B bad data. USTLFIR(48) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANA_SUE_HOLD_OUT: Error Report for Chan A sue. USTLFIR(47) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANB_SUE_HOLD_OUT: Error Report for Chan B sue. USTLFIR(48) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANA_BUFFER_OVERFLOW_HOLD_OUT: chana Data buffer overflow . USTLFIR(53) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANA_DATA_BUFFER_OVERFLOW_HOLD_OUT: chana Data buffer overflow . USTLFIR(53) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANA_COMMIT_QUEUE_OVERFLOW_HOLD_OUT: chana commit fifo overflow . USTLFIR(53) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANA_META_QUEUE_OVERFLOW_HOLD_OUT: chana meta buffer overflow . USTLFIR(53) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANA_READ_RESPONSE_OVERFLOW_HOLD_OUT: chana read response fifo overflow. USTLFIR(53) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANA_COMP_META_NOT_VALID_HOLD_OUT: chana meta data not valid with data. USTLFIR(53) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANB_BUFFER_OVERFLOW_HOLD_OUT: chanb Data buffer overflow . USTLFIR(54) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANB_DATA_BUFFER_OVERFLOW_HOLD_OUT: chanb Data buffer overflow . USTLFIR(54) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANB_META_QUEUE_OVERFLOW_HOLD_OUT: chanb meta buffer overflow . USTLFIR(54) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANB_COMMIT_QUEUE_OVERFLOW_HOLD_OUT: chanb commit fifo overflow . USTLFIR(54) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANB_READ_RESPONSE_OVERFLOW_HOLD_OUT: chanb read response fifo overflow. USTLFIR(54) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANB_COMP_META_NOT_VALID_HOLD_OUT: chanb meta data not valid with data. USTLFIR(54) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CNFG_MCHWFM_PE_HOLD_OUT: mchwfm register parity error. USTLFIR(57) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CNFG_REG_PE_HOLD_OUT: Config register parity error. USTLFIR(57) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CNFG_DBG_PE_HOLD_OUT: Debug register parity error. USTLFIR(58) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CNFG_INJ_FIR_PE_HOLD_OUT: Error injection register parity error. USTLFIR(58) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANA_TMPL9_TO_MANY_DATA_HOLD_OUT: More than 2 data flits for template 9 chana,USTLFIR 49 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANB_TMPL9_TO_MANY_DATA: More than 2 data flits for template 9 chanb, USTLFIR 50 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANA_EXCESS_DATA_ERROR_HOLD_OUT: Data is valid in data buffers without a matching response, USTLFIR 49 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANB_EXCESS_DATA_ERROR_HOLD_OUT: Data is valid in data buffers without a matching response, USTLFIR 50 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANA_BOGUS_QUEUE_OVERFLOW_HOLD_OUT: Bogus count overflow chana, USTLFIR 53 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_chanb_bogus_queue_overflow_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANA_META_PARITY_ERROR_HOLD_OUT: Error Report for chana meta data queue parity error. USTLFIR(38) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANB_META_PARITY_ERROR_HOLD_OUT: Error Report for chanb meta data queue parity error. USTLFIR(38) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_READ_USTL_DUPLICATE_OW_CHANA_HOLD_OUT: Error Report for chanb read mac detected duplicated OW received. (FIR 49) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_READ_USTL_DUPLICATE_OW_CHANB_HOLD_OUT: Error Report for chana read mac detected duplicated OW received. (FIR 50) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CNFG2_REG_PE_HOLD_OUT: Config register 2 parity error. USTLFIR(58) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANA_BAD_RESP_ON_TAG_CMD_ERROR_HOLD_OUT: Chan A Bad Resp on Tag Cmd. USTLFIR(39) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANA_BAD_RESP_MEM_CNTL_ERROR_NOT_EXPECTED_HOLD_OUT: Chan A Bad Resp Mem cntl error not expected. USTLFIR(39) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANA_BAD_RESP_MEM_CNTL_ERROR_ALREADY_RECEIVED_HOLD_OUT: Chan A Bad Resp Mem cntl error already received. USTLFIR(39) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANB_BAD_RESP_ON_TAG_CMD_ERROR_HOLD_OUT: Chan B Bad Resp on Tag Cmd. USTLFIR(40) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANB_BAD_RESP_MEM_CNTL_ERROR_NOT_EXPECTED_HOLD_OUT: Chan B Bad Resp Mem cntl error not expected. USTLFIR(40) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPRT_CHANB_BAD_RESP_MEM_CNTL_ERROR_ALREADY_RECEIVED_HOLD_OUT: Chan B Bad Resp Mem cntl error already received. USTLFIR(40) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>USTL Memory Controller Hardware Force Mirror Register (USTLMCHWFM)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010E4F"</A>000000000C010E4F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.USTL.USTLMCHWFM</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.USTL_CNFG_MCHWFM_Q_0_INST.LATC.L2(0:18) [0000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.MCHWFM_STATUS_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLMCHWFM_ENABLE: Enable Hardware Force Mirroring <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLMCHWFM_FAIL_THRESH: Error threshold required to activate force mirroring <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLMCHWFM_WINDOW_SIZE: Error counting resets when the number of tscale pulses equals (USTLMCHWFM_window_size + 1), <BR>if USTLMCHWFM_tscale in not set to infinite. If USTLMCHWFM_tscale is set to infinite, <BR>error counting is never reset due to tscale pulses <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLMCHWFM_TSCALE: How often tscale pulses occur <BR>00 - infinite <BR>01 - 62.5 ns <BR>10 - 6.25 us <BR>11 - 0.625 ms <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLMCHWFM_SCOM_COMMAND_VALID: Signal to set or clear MCHWFM with SCOM settings described in bits 17 and 18 <BR>This signal must be reset and then set again in order to send another command <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLMCHWFM_SCOM_COMMAND: 0 - Clear HWFM <BR>1 - Engage HWFM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLMCHWFM_SUB_CHANNEL_SELECT: Subchannel targeted for set or clear of SCOM command <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLMCHWFM_HWFM_STATUS: Status bits from MCHWFM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>USTL BAD RESPONSE REG (USTLBADRESP)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010E50"</A>000000000C010E50 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.USTL.USTLBADRESP</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.USTL_BADRESP_REG_Q_0_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLBADRESP_CHANA_BAD_RESP_VAL: Valid Bad Response has been captured. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLBADRESP_CHANA_BAD_RESP_IS_WRITE: Bad Response captured is a write response. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLBADRESP_CHANA_BAD_RESP_IS_GOOD: Bad Response captured is a good response. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLBADRESP_CHANA_BAD_RESP_TAG: Bad Response captured has this tag value. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLBADRESP_CHANB_BAD_RESP_VAL: Valid Bad Response has been captured. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLBADRESP_CHANB_BAD_RESP_IS_WRITE: Bad Response captured is a write response. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLBADRESP_CHANB_BAD_RESP_IS_GOOD: Bad Response captured is a good response. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13:19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLBADRESP_CHANB_BAD_RESP_TAG: Bad Response captured has this tag value. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLBADRESP_CHANA_BAD_RESP_TYPE: Bad Response captured type defined as <BR> 11 - response for invalid tag <BR> 01 - wr received when rd expected or vice versa <BR> 00 - response received but expected on other subchannel <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLBADRESP_CHANB_BAD_RESP_TYPE: Bad Response captured type defined as <BR> 11 - response for invalid tag <BR> 01 - wr received when rd expected or vice versa <BR> 00 - response received but expected on other subchannel <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>USTL LOL Drop reason (USTLLOLDROP)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010E51"</A>000000000C010E51 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.USTL.USTLLOLDROP</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.CNFG_LOL_DROP_CHANA_Q_0_INST.LATC.L2(0:21) [0000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.CNFG_LOL_DROP_CHANB_Q_0_INST.LATC.L2(0:21) [0000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLLOLDROP_CHANA_DROP_REASON: Reason(s) why Chana dropped out of LOL Mode <BR> bit 0 - Cold start test failure, after entering LOL mode <BR> bit 1 - Dropped out because of LFSR injection <BR> bit 2 - Valid being low for more than 1 cycle over 16 window while lol is busy <BR> bit 3 - Template 9 data not being valid when needed. <BR> bit 4 - Template 9 data being valid when not expected. <BR> bit 5 - More speculative data sent then received <BR> bit 6 - More than 2 data flits in run length <BR> bit 7 - Generic Data valid before it is expected (data sequencing issues) <BR> bit 8 - Data flit expected but is not <BR> bit 9 - More than 4 quad words of data valid data buffers <BR> bit 10 - Meta data is not valid in template 9 when expected <BR> bit 11 - No data in data buffers when being sent out <BR> bit 12 - Flit error asserted while LOL mode is busy (reponses pending) <BR> bit 13 - Slower than full speed mode detected, less than 8 lanes <BR> bit 14 - LOL blocked for a MMIO or Config read operation <BR> bit 15 - More than 1 read_repsonse.OW <BR> bit 16 - More than 3 read responses in x8 or 1 response in x2 x4 than allowed in command flit <BR> bit 17 - WAT triggered <BR> bit 18 - x4 lol ctr spec dm6 on disabled slots <BR> bit 19 - DL lane degrade (makes lane width status unreliable) <BR> bit 20 - Spare <BR> bit 21 - Spare <BR> USTLCFG_lol_capture_config sets capture settings <BR> USTLLOLMASK sets recoverable or checkstop effects <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:53</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLLOLDROP_CHANB_DROP_REASON: Reason(s) why chanb dropped out of LOL Mode <BR> bit 0 - Cold start test failure, after entering LOL mode <BR> bit 1 - Dropped out because of LFSR injection <BR> bit 2 - Valid being low for more than 1 cycle over 16 window while lol is busy <BR> bit 3 - Template 9 data not being valid when needed. <BR> bit 4 - Template 9 data being valid when not expected. <BR> bit 5 - More speculative data sent then received <BR> bit 6 - More than 2 data flits in run length <BR> bit 7 - Generic Data valid before it is expected (data sequencing issues) <BR> bit 8 - Data flit expected but is not <BR> bit 9 - More than 4 quad words of data valid data buffers <BR> bit 10 - Meta data is not valid in template 9 when expected <BR> bit 11 - No data in data buffers when being sent out <BR> bit 12 - Flit error asserted while LOL mode is busy (reponses pending) <BR> bit 13 - Slower than full speed mode detected, less than 8 lanes <BR> bit 14 - LOL blocked for a MMIO or Config read operation <BR> bit 15 - More than 1 read_repsonse.OW <BR> bit 16 - More than 3 read responses in x8 or 1 response in x2 x4 than allowed in command flit <BR> bit 17 - WAT triggered <BR> bit 18 - x4 lol ctr spec dm6 on disabled slots <BR> bit 19 - DL lane degrade (makes lane width status unreliable) <BR> bit 20 - Spare <BR> bit 21 - Spare <BR> USTLCFG_lol_capture_config sets capture settings <BR> USTLLOLMASK sets recoverable or checkstop effects <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>USTL LOL drop recoverable or checkstop MASK </TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010E52"</A>000000000C010E52 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.USTL.USTLLOLMASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.CNFG_LOL_DROP_RECOV_EN_Q_0_INST.LATC.L2(0:21) [0000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.CNFG_LOL_DROP_CHKSTOP_EN_Q_0_INST.LATC.L2(0:21) [0000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLLOLMASK_RECOVER_ENABLE_MASK: Enables which LOL drop reasons for chana and chanb set a recoverable FIR (33/34) <BR> Set one or more bit to 1 include that drop reason <BR> Each bit 0 to 21 maps to drop reason 0 to 21 <BR> Leads to USTLFIR_drop_lol_recov_chana and USTLFIR_drop_lol_recov_chanb <BR> Recommend setting to 0b1111111111111111111111 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLLOLMASK_CHECKSTOP_ENABLE_MASK: Enables which LOL drop reasons for chana and chanb set a checkstop FIR (31/32) <BR> Set one or more bit to 1 include that drop reason <BR> Each bit 0 to 21 maps to drop reason 0 to 21 <BR> Leads to USTLFIR_drop_lol_checkstop_chana and USTLFIR_drop_lol_checkstop_chanb <BR> Recommend setting to 0b0000000000000000000000 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>USTL Fail reponse recoverable or checkstop MASK, plus channel fail mask (USTLFAILMASK)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010E53"</A>000000000C010E53 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.USTL.USTLFAILMASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.CNFG_FAIL_RESP_RECOV_EN_Q_0_INST.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.CNFG_FAIL_RESP_CHKSTOP_EN_Q_0_INST.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.CNFG_FAIL_RESP_CHANFAIL_EN_Q_0_INST.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:57</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.CFG_CHANNEL_FAIL_TYPE_DISABLE_Q_0_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFAILMASK_RECOVER_ENABLE_MASK: Enables which read response Fail reponses for chana and chanb set a recoverable FIR <BR> Set one or more bit to 1 to set recoverable fir for fail responses in USTLSTATUS <BR> Maps to chan a - USTLSTATUS(32:42,54) and chan b USTLSTATUS(43:53,55) <BR> 0 = USTLSTATUS_chana/b_fail_rd_retry code = 0010 <BR> 1 = USTLSTATUS_chana/b_fail_mem_rd_data_error code = 1000 <BR> 2 = USTLSTATUS_chana/b_fail_mem_wr_data_error code = 1000 <BR> 3 = USTLSTATUS_chana/b_fail_cnfg_rd_data_error code = 1000 <BR> 4 = USTLSTATUS_chana/b_fail_cnfg_wr_data_error code = 1000 <BR> 5 = USTLSTATUS_chana/b_fail_mem_rdwr_bad_len_addr code = 1001 or 1011 <BR> 6 = USTLSTATUS_chana/b_fail_cnfg_rdwr_bad_len_addr code = 1001 or 1011 <BR> 7 = USTLSTATUS_chana/b_fail_mem_rdwr_fail_resp code = 1110 <BR> 8 = USTLSTATUS_chana/b_fail_cnfg_rdwr_fail_resp code = 1110 <BR> 9 = USTLSTATUS_chana/b_fail_undefined_code code = other <BR> 10 = USTLSTATUS_chana/b_fail_wr_retry code = 0010 <BR> 11 = USTLSTATUS_chana/b_fail_mem_cntl_fail_resp code = 1110 <BR> Each bit 0 to 11 maps to read response fail reason <BR> Leads to setting FIR 29-USTLFIR_fail_chana_recover/30-USTLFIR_fail_chanb_recover <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFAILMASK_CHECKSTOP_ENABLE_MASK: Enables which read response Fail reponses for chana and chanb set a checkstop FIR <BR> Set one or more bit to 1 to set checkstop fir for fail responses in USTLSTATUS <BR> Maps to chan a - USTLSTATUS(32:42,54) and chan b USTLSTATUS(43:53,55) <BR> 0 = USTLSTATUS_chana/b_fail_rd_retry code = 0010 <BR> 1 = USTLSTATUS_chana/b_fail_mem_rd_data_error code = 1000 <BR> 2 = USTLSTATUS_chana/b_fail_mem_wr_data_error code = 1000 <BR> 3 = USTLSTATUS_chana/b_fail_cnfg_rd_data_error code = 1000 <BR> 4 = USTLSTATUS_chana/b_fail_cnfg_wr_data_error code = 1000 <BR> 5 = USTLSTATUS_chana/b_fail_mem_rdwr_bad_len_addr code = 1001 or 1011 <BR> 6 = USTLSTATUS_chana/b_fail_cnfg_rdwr_bad_len_addr code = 1001 or 1011 <BR> 7 = USTLSTATUS_chana/b_fail_mem_rdwr_fail_resp code = 1110 <BR> 8 = USTLSTATUS_chana/b_fail_cnfg_rdwr_fail_resp code = 1110 <BR> 9 = USTLSTATUS_chana/b_fail_undefined_code code = other <BR> 10 = USTLSTATUS_chana/b_fail_wr_retry code = 0010 <BR> 11 = USTLSTATUS_chana/b_fail_mem_cntl_fail_resp code = 1110 <BR> Each bit 0 to 11 maps to read response fail reason <BR> Leads to setting FIR 31-USTLFIR_fail_chana_checkstop/32-USTLFIR_fail_chanb_checkstop <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFAILMASK_CHAN_FAIL_ENABLE_MASK: Enables which read response Fail reponses for chana and chanb cause a channel Fail <BR> Set one or more bit to 1 to cause chan_fail for fail responses in USTLSTATUS <BR> Maps to chan a - USTLSTATUS(32:42,54) and chan b USTLSTATUS(42:53,55) <BR> 0 = USTLSTATUS_chana/b_fail_rd_retry code = 0010 <BR> 1 = USTLSTATUS_chana/b_fail_mem_rd_data_error code = 1000 <BR> 2 = USTLSTATUS_chana/b_fail_mem_wr_data_error code = 1000 <BR> 3 = USTLSTATUS_chana/b_fail_cnfg_rd_data_error code = 1000 <BR> 4 = USTLSTATUS_chana/b_fail_cnfg_wr_data_error code = 1000 <BR> 5 = USTLSTATUS_chana/b_fail_mem_rdwr_bad_len_addr code = 1001 or 1011 <BR> 6 = USTLSTATUS_chana/b_fail_cnfg_rdwr_bad_len_addr code = 1001 or 1011 <BR> 7 = USTLSTATUS_chana/b_fail_mem_rdwr_fail_resp code = 1110 <BR> 8 = USTLSTATUS_chana/b_fail_cnfg_rdwr_fail_resp code = 1110 <BR> 9 = USTLSTATUS_chana/b_fail_undefined_code code = other <BR> 10 = USTLSTATUS_chana/b_fail_wr_retry code = 0010 <BR> 11 = USTLSTATUS_chana/b_fail_mem_cntl_fail_resp code = 1110 <BR> Each bit 0 to 11 maps to read response fail reason <BR> Leads to triggering of A/B channel fail <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLFAILMASK_CHANNEL_FAIL_TYPE_DISABLE: Channel_Fail trigger disable <BR> bit 0 = Invalid command or template disable , USTLFIR 2/3/55/56 <BR> bit 1 = Flit Parity error disable ,USTLFIR 35/36 <BR> bit 2 = Parity error or fifo overflow disable or data valid issue, USTLFIR 37/38/51/52/53/54 <BR> bit 3 = Unexpected response, USTLFIR 39/40 <BR> bit 4 = Excess bad data bits, USTLFIR 41/42 <BR> bit 5 = Memory read data on template 0, USTLFIR 43/44 <BR> bit 6 = Unexpected flit data , USTLFIR 0/1 <BR> bit 7 = To much internal data or Template 9 to many data , USTLFIR 49/50 <BR> bit 8 = invalid_dl_dp or fail_response or lol_chkstop , USTLFIR 27/28/31/32/59/60 <BR> bit 9 = spare <BR> Recommend setting to 0b0000000000 if mirrored <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>USTL OpenCapi Error Logging (USTLOCAPIERROR)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010E54"</A>000000000C010E54 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.USTL.USTLOCAPIERROR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.CNFG_OPENCAPI_ERROR_REG_Q_0_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLUSTLOCAPIERROR_SUB_CHANNEL_ID: 0 = subchannel 0 (chana), 1 = sunchannel 1 (chanb). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLOCAPIERROR_ERROR_TYPE: Show which error type is in register <BR> Bit 0 = excess bad data bit in flit <BR> Bit 1 = Invalid command error <BR> Bit 2 = Invalid template error <BR> Bit 3 = Flit data shows up when unexpected <BR> Bit 4 = Memory read response in template 0 (no meta data) <BR> Bit 5 = More than 2 data flits length for template 9 <BR> Bit 6 = Invalid dLength or dPart with read response <BR> Bit 7 = SPARE <BR> First or last capture set by USTLCFG_last_opencapi_enable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLOCAPIERROR_ERROR_INFORMATION: Show which error information is in register <BR> For 0 = Run_length(0:3)|bad_data(0:7)|reserved <BR> For 1 = template(0:5)|opcode(0:7)|slot(0:15)|reserved <BR> For 2 = template(0:5)|reserved <BR> For 3 = reserved <BR> For 4 = Tag_index(0:6)| reserved <BR> Bit 5 = Run_length(0:3)| reserved <BR> Bit 6 = Resp slot(0 to 4)| read.ow | read not write| fail| dP(0:2) | dl(0:1) | Tag_index(0:6) | reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>USTL CHAN FAIL WHOS ON FIRST REG (USTLCFWOF)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010E55"</A>000000000C010E55 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.USTL.USTLCFWOF</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.SUBCH_A_FAIL_WOF_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.SUBCH_B_FAIL_WOF_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFWOF_CHANA_CHANFAIL_WOF: If Channel Fail A occurs due to USTL event, this field will show which triggering error came first. <BR>Check DSTLSTATUS_subch_a_fail_WOF(1) to see if USTL was first to trigger channel fail. <BR> 0 - chana_invalid_template <BR> 1 - chana_invalid_cmd_err <BR> 2 - chana_flit_parity_error_err_q <BR> 3 - fatal_parity_errors_chana <BR> 4 - fatal_overflow_error_chana <BR> 5 - chana_data_not_valid_error <BR> 6 - chana_bad_resp_log_val <BR> 7 - chana_excess_bad_data_bits <BR> 8 - chana_comp_tmpl0_data_not_mmio <BR> 9 - chana_unexp_data_err <BR> 10 - chana_excess_data_error <BR> 11 - chana_tmpl9_to_many_data <BR> 12 - chana_invalid_dl_dp <BR> 13 - cnfg_fail_chana_chanfail <BR> 14 - cnfg_drop_lol_chkstop_chana <BR> 15 - cnfg_chana_wat_channel_fail <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFWOF_CHANB_CHANFAIL_WOF: If Channel Fail B occurs due to USTL event, this field will show which triggering error came first. <BR>Check DSTLSTATUS_subch_b_fail_WOF(1) to see if USTL was first to trigger channel fail. <BR> 0 - chanb_invalid_template <BR> 1 - chanb_invalid_cmd_err <BR> 2 - chanb_flit_parity_error_err_q <BR> 3 - fatal_parity_errors_chanb <BR> 4 - fatal_overflow_error_chanb <BR> 5 - chanb_data_not_valid_error <BR> 6 - chanb_bad_resp_log_val <BR> 7 - chanb_excess_bad_data_bits <BR> 8 - chanb_comp_tmpl0_data_not_mmio <BR> 9 - chanb_unexp_data_err <BR> 10 - chanb_excess_data_error <BR> 11 - chanb_tmpl9_to_many_data <BR> 12 - chanb_invalid_dl_dp <BR> 13 - cnfg_fail_chanb_chanfail <BR> 14 - cnfg_drop_lol_chkstop_chanb <BR> 15 - cnfg_chanb_wat_channel_fail <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>USTL ERRPT HOLD</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010E56"</A>000000000C010E56 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.USTL.USTLERRPT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.ERRPTQ.HOLD_LATCH_INST.HOLD.LATC.L2(0:12) [0000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPT_WDF_CMT_PAR_ERR: WDF cmt parity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPT_WDF_CMD_PAR_ERR: WDF command parity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPT_WDF_BUFF_MGR_PAR_ERR: WDF buffer manager parity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPT_WDF_NO_BUFF_ERR: WDF no buffer error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPT_WDF_DSTL_WB_READ_TAG_PAR_ERR: WDF detected parity error on dstl_wb_read_tag.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPT_WRT_NO_BUFF_ERR: WRT no buffer error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPT_WRT_BUFF_MGR_PAR_ERR: WRT buffer manager parity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPT_WRT_MCS_SLICE0_WRITE_DISP_PAR_ERR: WRT detected parity error from mcs slice 0 write disp.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPT_WRT_MCS_SLICE1_WRITE_DISP_PAR_ERR: WRT detected parity error from mcs slice 1 write disp.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPT_WRT_MCS_SLICE2_WRITE_DISP_PAR_ERR: WRT detected parity error from mcs slice 2 write disp.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPT_WRT_MCS_SLICE3_WRITE_DISP_PAR_ERR: WRT detected parity error from mcs slice 3 write disp.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPT_WRT_MCS_WB_DONE_PAR_ERR: WRT detected mcs_wb_done parity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLERRPT_WRT_DSTL_WB_READ_TAG_PAR_ERR: WRT detected parity error on dstl_wb_read_tag.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>USTL Configuration Register 2 (USTLCFG2)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010E57"</A>000000000C010E57 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.USTL.USTLCFG2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.USTL.CNFG.USTL_CNFG2_REG_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USTLCFG2_RESP_QUEUE_STALL_THRESH: When common read response queue gets above this threshold, downstream commands will stall in order to help recover vc0 credits. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MISC Fault Isolation Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F00"</A>000000000C010F00 (SCOM)<BR>
<A NAME="000000000C010F01"</A>000000000C010F01 (SCOM1)<BR>
<A NAME="000000000C010F02"</A>000000000C010F02 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.MISC.MBA_SCOMFIR.MISCFIRQ</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISCFIRQ_WAT_DEBUG_ATTN: WAT Debug Bus Attention. This is a way for the WAT debug bus to trigger an attention.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISCFIRQ_WAT_DEBUG_REG_PE: SCOM DBGSRC Register parity Error. Indicates that control register for Debug logic has taken a parity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISCFIRQ_SCOM_RECOVERABLE_REG_PE: SCOM Recoverable Register Parity Error. This bit is set when a recoverable parity error on SCOM registers AACR or MCDBG_SCOM_CFG takes place. These register errors are config-related, unable to corrupt data or mainline.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISCFIRQ_RESERVED_3: Spare fir; hooked up to the parity error dectect of the SPARE scom register</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISCFIRQ_CHAN0A_APPLICATION_INTERRUPT: Indicates that an application interrupt was received from the OCMB on <BR>channel 0, subchannel A. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISCFIRQ_CHAN0B_APPLICATION_INTERRUPT: Indicates that an application interrupt was received from the OCMB on <BR>channel 0, subchannel B. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISCFIRQ_CHAN1A_APPLICATION_INTERRUPT: Indicates that an application interrupt was received from the OCMB on <BR>channel 1, subchannel A. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISCFIRQ_CHAN1B_APPLICATION_INTERRUPT: Indicates that an application interrupt was received from the OCMB on <BR>channel 1, subchannel B. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISCFIRQ_MCEBUSEN_REGS_PE: Parity Error taken on MCEBUSEN[0,1,2,3] regs. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISCFIRQ_MCWAT_REGS_PE: Parity Error taken on WAT* Regs. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISCFIRQ_RESERVED_10: Reserved Fir Bit 10. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISCFIRQ_RESERVED_11: Reserved Fir Bit 11. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MISC Fault Isolation Mask Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F03"</A>000000000C010F03 (SCOM)<BR>
<A NAME="000000000C010F04"</A>000000000C010F04 (SCOM1)<BR>
<A NAME="000000000C010F05"</A>000000000C010F05 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.MISC.MBA_SCOMFIR.MISCFIRMASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR_MASK.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISCFIRMASK_FIR_MASK: Mask for FIR bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MISC Fault Isolation Action 0 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F06"</A>000000000C010F06 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.MISC.MBA_SCOMFIR.MISCFIRACT0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION0.FIR_ACTION0.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISCFIRACT0_FIR_ACTION0: Action0 select for corresponding bits in FIR: <BR>(Mask, Action0, Action1, Action2) selects: <BR>(1,x,x,x) = MASKED <BR>(0,0,0,0) = System Checkstop Error <BR>(0,1,1,0) = Local Checkstop Error <BR>(0,0,1,0) = Recoverable Error <BR>(0,1,0,0) = Special Attention <BR>(0,0,0,1) = Host Attention <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MISC Fault Isolation Action 1 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F07"</A>000000000C010F07 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.MISC.MBA_SCOMFIR.MISCFIRACT1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION1.FIR_ACTION1.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISCFIRACT1_FIR_ACTION1: Action1 select for corresponding bits in FIR: <BR>(Mask, Action0, Action1, Action2) selects: <BR>(1,x,x,x) = MASKED <BR>(0,0,0,0) = System Checkstop Error <BR>(0,1,1,0) = Local Checkstop Error <BR>(0,0,1,0) = Recoverable Error <BR>(0,1,0,0) = Special Attention <BR>(0,0,0,1) = Host Attention <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MISC Fault Isolation WOF Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F08"</A>000000000C010F08 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.MISC.MBA_SCOMFIR.MISCFIRWOF</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.WOF_LAT_YES.WOF.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISCFIRWOF_FIR_WOF: '1' bits in the WOF show which fir bit(s) were set first. <BR>Multiple bits may be on if multiple firs are set in the same cycle. <BR>Writing (any data) to the WOF clears it to all zeros. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MISC Fault Isolation Action 2 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F09"</A>000000000C010F09 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.MISC.MBA_SCOMFIR.MISCFIRACT2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION2.FIR_ACTION2.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISCFIRACT2_FIR_ACTION2: Action2 select for corresponding bits in FIR: <BR>(Mask, Action0, Action1, Action2) selects: <BR>(1,x,x,x) = MASKED <BR>(0,0,0,0) = System Checkstop Error <BR>(0,1,1,0) = Local Checkstop Error <BR>(0,0,1,0) = Recoverable Error <BR>(0,1,0,0) = Special Attention <BR>(0,0,0,1) = Host Attention <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Spare scom register bits</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F0F"</A>000000000C010F0F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.MISC.MBA_SCOMFIR.SPARE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.SPARESCOM_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPARE_SPARE: 8 spare configuration register bits.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Array Access Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F29"</A>000000000C010F29 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.MISC.MBA_SCOMFIR.AACR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.AACR_Q_0_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AACR_BUFFER: buffer select <BR>Dial enums:<BR>RMW_BUFFER=>0b0<BR>WRT_BUFFER=>0b1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AACR_ADDRESS: array doubleword address</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AACR_AUTOINC: when set, the AACR address field is incremented after each access to AAER</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AACR_ECCGEN: when set, 8-byte ecc is generated automatically when writing AAER - see that register for further detail</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13:14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AACR_CHANNEL: specifies which channel's arrays are read/written.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Array Access Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F2A"</A>000000000C010F2A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.MISC.MBA_SCOMFIR.AADR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.AADR_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AADR_DATA: Array data(0:63)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Array Access ECC Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F2B"</A>000000000C010F2B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.MISC.MBA_SCOMFIR.AAER</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.AAER_Q_0_INST.LATC.L2(0:8) [000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AAER_TAG_ECC: Array data(64:72)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>WDF buffer misc conficuration</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F40"</A>000000000C010F40 (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.WDF.WDFCFG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WDF.SCOM.MISC_REG_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_WRITE_MODE_ECC_CHK_DIS: Disables 8-byte ecc checking on WDF-buffer read ports</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_WRITE_MODE_ECC_COR_DIS: Disables 8-byte ecc correction on WDF-buffer read ports</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_WDF_SERIAL_SEQ_MODE: Puts the 6 PW sequencers into a serial mode of operation - no overlap</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_P10DD2_HCADCY: HCA DCY prev counter exp change</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WDFCFG_4_8_SPARE: spare bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_OVERRUN_FORCE_SUE_ENABLE: Enable force sue when buffer overrun error occurs</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WDFCFG_10_11_SPARE: spare bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_DSTL_DW0_ERR_INJ: Error Inject DW0 bit-0 and/or bit-1. 12 = bit0 13 = bit1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_DSTL_DW1_ERR_INJ: Error Inject dw1 bit-0 and/or bit-1. 12 = bit0 13 = bit1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_DSTL_DW2_ERR_INJ: Error Inject dw2 bit-0 and/or bit-1. 12 = bit0 13 = bit1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_DSTL_DW3_ERR_INJ: Error Inject dw3 bit-0 and/or bit-1. 12 = bit0 13 = bit1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_DSTL_ONE_SHOT_INJ: DSTL one shot error inject</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_DSTL_PERSISTANT_INJ: DSTL persistant error inject</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WDFCFG_22_31_SPARE: spare bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ECC_WDF_HCA_TIMEBASE_SELECT: HCA time base select <BR>0000 = timebase pulse when timebase count = ( 1 x ecc_wdf_hca_timebase) (1/16 sec at ecc_wdf_hca_timebase - ship value) <BR>0001 = timebase pulse when timebase count = ( 2 x ecc_wdf_hca_timebase) (1/8 sec at ecc_wdf_hca_timebase - ship value) <BR>0010 = timebase pulse when timebase count = ( 4 x ecc_wdf_hca_timebase) (1/4 sec at ecc_wdf_hca_timebase - ship value) <BR>0011 = timebase pulse when timebase count = ( 8 x ecc_wdf_hca_timebase) (1/2 sec at ecc_wdf_hca_timebase - ship value) <BR>0100 = timebase pulse when timebase count = (16 x ecc_wdf_hca_timebase) (1 sec at ecc_wdf_hca_timebase - ship value) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ECC_WDF_HCA_TIMEBASE: HCA time base - at 1.6GHz clock, 1x10^8 cycles (x5F5E100) = 1/16 sec <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>RMW buffer WRQ-port ecc error info register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F41"</A>000000000C010F41 (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.WDF.WDF_ECC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=17><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WDF.WDF_ECCCOR.DW0_CE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WDF.WDF_ECCCOR.DW0_UE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WDF.WDF_ECCCOR.DW0_SUE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WDF.WDF_ECCCOR.DW0_SYNDROME_HOLD_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WDF.WDF_ECCCOR.DW1_CE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WDF.WDF_ECCCOR.DW1_UE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WDF.WDF_ECCCOR.DW1_SUE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WDF.WDF_ECCCOR.DW1_SYNDROME_HOLD_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WDF.WDF_ECCCOR.DW2_CE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WDF.WDF_ECCCOR.DW2_UE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WDF.WDF_ECCCOR.DW2_SUE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WDF.WDF_ECCCOR.DW2_SYNDROME_HOLD_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WDF.WDF_ECCCOR.DW3_CE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WDF.WDF_ECCCOR.DW3_UE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WDF.WDF_ECCCOR.DW3_SUE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WDF.WDF_ECCCOR.DW3_SYNDROME_HOLD_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_ECC_DW0_ERR_TYPE: RMW buffer WRQ read port double-word 0 ecc checker detected errors: bit 0 = CE, bit 1 = UE, bit 2 = SUE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_ECC_DW0_SYNDROME: RMW buffer WRQ read port double-word 0 ecc checker syndrome</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_ECC_DW1_ERR_TYPE: RMW buffer WRQ read port double-word 1 ecc checker detected errors: bit 0 = CE, bit 1 = UE, bit 2 = SUE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:23</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_ECC_DW1_SYNDROME: RMW buffer WRQ read port double-word 1 ecc checker syndrome</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_ECC_DW2_ERR_TYPE: RMW buffer WRQ read port double-word 2 ecc checker detected errors: bit 0 = CE, bit 1 = UE, bit 2 = SUE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:39</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_ECC_DW2_SYNDROME: RMW buffer WRQ read port double-word 2 ecc checker syndrome</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_ECC_DW3_ERR_TYPE: RMW buffer WRQ read port double-word 3 ecc checker detected errors: bit 0 = CE, bit 1 = UE, bit 2 = SUE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:55</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_ECC_DW3_SYNDROME: RMW buffer WRQ read port double-word 3 ecc checker syndrome</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>WDF HCA accumulator register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F42"</A>000000000C010F42 (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.WDF.HCA_ACCUM_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WDF.ALU.ALU32B.HCA32.DCYUPDT0.ACCUM_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WDF.ALU.ALU32B.HCA32.DCYUPDT1.ACCUM_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WDF.ALU.ALU32B.HCA32.DCYUPDT2.ACCUM_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WDF.ALU.ALU32B.HCA32.DCYUPDT3.ACCUM_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUM_REG: WDF HCA accum data</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>WDF Tag overrun information</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F43"</A>000000000C010F43 (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.WDF.WBMGR_TAG_INFO</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WDF.SCOM.ERR_CAPTURE_Q_0_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SLICE0_BUFFER_OVERRUN: WDF slice0_ buffer overrun indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SLICE1_BUFFER_OVERRUN: WDF slice1_ buffer overrun indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SLICE2_BUFFER_OVERRUN: WDF slice2_ buffer overrun indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SLICE3_BUFFER_OVERRUN: WDF slice3_ buffer overrun indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TAG_OVERRUN: WDF tag overrun indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>WDF Debug Control</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F44"</A>000000000C010F44 (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.WDF.WDFDBG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WDF.SCOM.DBG_CTL_REG_Q_0_INST.LATC.L2(0:43) [00000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_SPARE: spare bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WAT_EVENT_ENABLE: Enaable latching of wat_event_in</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WAT_SPARE1: wat spare</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WAT0_EVENT_SELECT: select for wat_action(0)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WAT1_EVENT_SELECT: select for wat_action(1)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>RMW buffer dstl dstl-port ecc error info register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F45"</A>000000000C010F45 (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.WDF.WDF_DSTL_ECC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=17><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WDF.DSTL_ECCCOR.DW0_CE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WDF.DSTL_ECCCOR.DW0_UE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WDF.DSTL_ECCCOR.DW0_SUE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WDF.DSTL_ECCCOR.DW0_SYNDROME_HOLD_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WDF.DSTL_ECCCOR.DW1_CE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WDF.DSTL_ECCCOR.DW1_UE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WDF.DSTL_ECCCOR.DW1_SUE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WDF.DSTL_ECCCOR.DW1_SYNDROME_HOLD_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WDF.DSTL_ECCCOR.DW2_CE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WDF.DSTL_ECCCOR.DW2_UE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WDF.DSTL_ECCCOR.DW2_SUE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WDF.DSTL_ECCCOR.DW2_SYNDROME_HOLD_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WDF.DSTL_ECCCOR.DW3_CE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WDF.DSTL_ECCCOR.DW3_UE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WDF.DSTL_ECCCOR.DW3_SUE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WDF.DSTL_ECCCOR.DW3_SYNDROME_HOLD_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WDF_DSTL_ECC_DW0_ERR_TYPE: RMW buffer dstl read port double-word 0 ecc checker detected errors: bit 0 = CE, bit 1 = UE, bit 2 = SUE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WDF_DSTL_ECC_DW0_SYNDROME: RMW buffer dstl read port double-word 0 ecc checker syndrome</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WDF_DSTL_ECC_DW1_ERR_TYPE: RMW buffer dstl read port double-word 1 ecc checker detected errors: bit 0 = CE, bit 1 = UE, bit 2 = SUE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:23</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WDF_DSTL_ECC_DW1_SYNDROME: RMW buffer dstl read port double-word 1 ecc checker syndrome</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WDF_DSTL_ECC_DW2_ERR_TYPE: RMW buffer dstl read port double-word 2 ecc checker detected errors: bit 0 = CE, bit 1 = UE, bit 2 = SUE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:39</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WDF_DSTL_ECC_DW2_SYNDROME: RMW buffer dstl read port double-word 2 ecc checker syndrome</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WDF_DSTL_ECC_DW3_ERR_TYPE: RMW buffer dstl read port double-word 3 ecc checker detected errors: bit 0 = CE, bit 1 = UE, bit 2 = SUE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:55</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WDF_DSTL_ECC_DW3_SYNDROME: RMW buffer dstl read port double-word 3 ecc checker syndrome</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Write buffer misc configuration</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F48"</A>000000000C010F48 (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.WRITE.WRTCFG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WRITE.SCOM.MISC_REG_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_WRITE_MODE_ECC_CHK_DIS: Disables 8-byte ecc checking on Write-buffer read ports</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_WRITE_MODE_ECC_COR_DIS: Disables 8-byte ecc correction on Write-buffer read ports</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_2_8: Reserved bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NEW_WRITE_64B_MODE: new 64b mode for writing the data buffer</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_OVERRUN_FORCE_SUE_ENABLE: Enable force sue when buffer overrun error occurs</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_11: Reserved bit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_DSTL_DW0_ERR_INJ: Error Inject DW0 bit-0 and/or bit-1. 12 = bit0 13 = bit1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_DSTL_DW1_ERR_INJ: Error Inject dw1 bit-0 and/or bit-1. 12 = bit0 13 = bit1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_DSTL_DW2_ERR_INJ: Error Inject dw2 bit-0 and/or bit-1. 12 = bit0 13 = bit1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_DSTL_DW3_ERR_INJ: Error Inject dw3 bit-0 and/or bit-1. 12 = bit0 13 = bit1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_DSTL_ONE_SHOT_INJ: DSTL one shot error inject</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_DSTL_PERSISTANT_INJ: DSTL persistant error inject</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_22_31: Reserved bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Write buffer WRQ-port ecc error info register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F49"</A>000000000C010F49 (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.WRITE.WRT_WDF_ECC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=17><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WRITE.WDF_ECCCOR.DW0_CE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WRITE.WDF_ECCCOR.DW0_UE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WRITE.WDF_ECCCOR.DW0_SUE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WRITE.WDF_ECCCOR.DW0_SYNDROME_HOLD_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WRITE.WDF_ECCCOR.DW1_CE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WRITE.WDF_ECCCOR.DW1_UE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WRITE.WDF_ECCCOR.DW1_SUE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WRITE.WDF_ECCCOR.DW1_SYNDROME_HOLD_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WRITE.WDF_ECCCOR.DW2_CE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WRITE.WDF_ECCCOR.DW2_UE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WRITE.WDF_ECCCOR.DW2_SUE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WRITE.WDF_ECCCOR.DW2_SYNDROME_HOLD_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WRITE.WDF_ECCCOR.DW3_CE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WRITE.WDF_ECCCOR.DW3_UE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WRITE.WDF_ECCCOR.DW3_SUE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WRITE.WDF_ECCCOR.DW3_SYNDROME_HOLD_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_WDF_ECC_DW0_ERR_TYPE: Write buffer WRQ read port double-word 0 ecc checker detected errors: bit 0 = CE, bit 1 = UE, bit 2 = SUE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_WDF_ECC_DW0_SYNDROME: Write buffer WRQ read port double-word 0 ecc checker syndrome</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_WDF_ECC_DW1_ERR_TYPE: Write buffer WRQ read port double-word 1 ecc checker detected errors: bit 0 = CE, bit 1 = UE, bit 2 = SUE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:23</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_WDF_ECC_DW1_SYNDROME: Write buffer WRQ read port double-word 1 ecc checker syndrome</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_WDF_ECC_DW2_ERR_TYPE: Write buffer WRQ read port double-word 2 ecc checker detected errors: bit 0 = CE, bit 1 = UE, bit 2 = SUE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:39</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_WDF_ECC_DW2_SYNDROME: Write buffer WRQ read port double-word 2 ecc checker syndrome</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_WDF_ECC_DW3_ERR_TYPE: Write buffer WRQ read port double-word 3 ecc checker detected errors: bit 0 = CE, bit 1 = UE, bit 2 = SUE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:55</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_WDF_ECC_DW3_SYNDROME: Write buffer WRQ read port double-word 3 ecc checker syndrome</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Write buffer SEC WRQ-port ecc error info register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F4C"</A>000000000C010F4C (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.WRITE.WRT_DSTL_ECC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=17><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WRITE.DSTL_ECCCOR.DW0_CE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WRITE.DSTL_ECCCOR.DW0_UE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WRITE.DSTL_ECCCOR.DW0_SUE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WRITE.DSTL_ECCCOR.DW0_SYNDROME_HOLD_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WRITE.DSTL_ECCCOR.DW1_CE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WRITE.DSTL_ECCCOR.DW1_UE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WRITE.DSTL_ECCCOR.DW1_SUE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WRITE.DSTL_ECCCOR.DW1_SYNDROME_HOLD_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WRITE.DSTL_ECCCOR.DW2_CE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WRITE.DSTL_ECCCOR.DW2_UE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WRITE.DSTL_ECCCOR.DW2_SUE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WRITE.DSTL_ECCCOR.DW2_SYNDROME_HOLD_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WRITE.DSTL_ECCCOR.DW3_CE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WRITE.DSTL_ECCCOR.DW3_UE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WRITE.DSTL_ECCCOR.DW3_SUE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WRITE.DSTL_ECCCOR.DW3_SYNDROME_HOLD_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_DSTL_ECC_DW0_ERR_TYPE: Write buffer SEC WRQ read port double-word 0 ecc checker detected errors: bit 0 = CE, bit 1 = UE, bit 2 = SUE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_DSTL_ECC_DW0_SYNDROME: Write buffer SEC WRQ read port double-word 0 ecc checker syndrome</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_DSTL_ECC_DW1_ERR_TYPE: Write buffer SEC WRQ read port double-word 1 ecc checker detected errors: bit 0 = CE, bit 1 = UE, bit 2 = SUE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:23</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_DSTL_ECC_DW1_SYNDROME: Write buffer SEC WRQ read port double-word 1 ecc checker syndrome</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_DSTL_ECC_DW2_ERR_TYPE: Write buffer SEC WRQ read port double-word 2 ecc checker detected errors: bit 0 = CE, bit 1 = UE, bit 2 = SUE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:39</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_DSTL_ECC_DW2_SYNDROME: Write buffer SEC WRQ read port double-word 2 ecc checker syndrome</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_DSTL_ECC_DW3_ERR_TYPE: Write buffer SEC WRQ read port double-word 3 ecc checker detected errors: bit 0 = CE, bit 1 = UE, bit 2 = SUE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:55</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_DSTL_ECC_DW3_SYNDROME: Write buffer SEC WRQ read port double-word 3 ecc checker syndrome</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Read Mac misc configuration</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F4D"</A>000000000C010F4D (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.WRITE.READCFG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.WRITE.SCOM.CFG_RD_REG_Q_0_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_RD_EINJ_TARGET: Error inject target selection for read_mac. <BR> 000: einj_tcam -- rtag parity (from tcam into rtag array) <BR> 001: einj_byp -- inject bypass error <BR> 010: einj_et -- early trigger parity <BR> 011: einj_lt -- late trigger parity <BR> 100: einj_lte -- late trigger error type parity <BR> 101: einj_dm1 -- dm1 parity <BR> 110: einj_atab -- allocation table parity <BR> 111: einj_tbuf -- tag buffer (req sent bits) parity <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_RD_EINJ_RATE: Error inject rate selection for read_mac. <BR> 00x: no inject <BR> 01x: one-shot <BR> 100: lfsr 1/4095 <BR> 101: lfsr 16/4095 <BR> 110: lfsr 256/4096 <BR> 111: continuous <BR>lfsr rates are averages over the 4095 cycle period of the lfsr. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DISABLE_EARLY_TRIGGER: disables early trigger. When set, bypass ops still bypass ecc checking, but do wait for crc check</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7:8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_RD_FAIL_ACTION: Configures the action taken when a mem_rd_fail response is received: <BR>Bit 7 controls mem_rd_fail with any resp_code other than rty_req (0010): <BR> if bit 7 = 0, the mem_rd_fail is treated as if bad_data had been received. <BR> if bit 7 = 1, the mem_rd_fail is treated as if SUE had been received. <BR>Bit 8 controls mem_rd_fail with resp_code of rty_req (0010): <BR> if bit 8 = 0, the mem_rd_fail forces a retry (except for bypass operations). <BR> if bit 8 = 1, the mem_rd_fail is treated as if bad_data had been received. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DD2_OVERCOMMIT_MODE: Controls ramp shape for retracting overcommit credits <BR>More credits are held back as the read buffer fills. <BR>In all cases, when the read buffer is empty, no credits are withheld - max overcommit available to the channels; <BR>when the read buffer is full, all overcommit credits are withheld - no overcommit available to the channels. <BR>00: ramp up to max credits withheld over the 0-64 read buffers range. <BR>01: ramp up to max credits withheld over the 0-32 read buffers range; withhold max above 32 buffers. <BR>10: withhold 0 credits up to 16 buffers; ramp up to max credits withheld over the 16-48 read buffers range; withhold max above 48 <BR>11: withhold 0 credits up to 32 buffers; ramp up to max credits withheld over the 32-64 read buffers range. <BR>Note: max number of credits withheld is controlled by dial cfg_dd2_overcommit_credits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>READCFG_RESERVED_11: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_MMIO_SUE_BAD_DATA: Configures whether config/mmio reads will retry on bad_data or mem_rd_fail(non retry) responses. <BR> 0=retry. <BR> 1=deliver SUE without retry. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_RTYFAIL_NO_BD: Controls whether read_fail_retry responses indicate bad_data, <BR>which will switch mirrored operations to the secondary channel. <BR> 0=bad_data; switch to secondary if mirrored. <BR> 1=no bad data; remain on current channel. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>READCFG_CAPTURE_1ST_SYNDROME: When ON (1), read ramp ecc syndrome capture latches hold the first obsered ecc error syndrome (CE/UE, not SUE). <BR>When OFF (0), the capture latches continuously update when an ecc error is observed. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>READCFG_SYNDROME_FIR_ENABLE: When ON (1), enables captured read ramp ecc syndrome (CE/UE, not SUE) to set PBI fir(0) [was fir(1) in dd1] <BR>When OFF (0), this is masked. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_BYPASS_SUPPORT_64B_FAILS: When set, early trigger events will not set tag buffer octword valid bits, and will only take effect if the read op is issued immediately. It is required to set this switch if the OMI buffer chip can return a 64B mem_rd_fail in response to a bypass read. PBI fir(1) and mcerpt2(39) or (47) will be set if a 64B mem_rd_fail is received while cfg_bypass_support_64B_fails=0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_BOGUS_NO_BD: Controls whether operations interrupted by dropping from low-latency mode ("bogus") <BR>will set segment bad_data flags, causing the operation (if mirrored) to switch to the secondary channel. <BR> 0=bad_data; switch to secondary if mirrored. <BR> 1=no bad data; remain on current channel. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DO_DUAL_PACKET_ANALYSIS: Controls whether non-bypass reads require good ecc result on both 64B packets before issuing to power bus. <BR> 0=no dual packet analysis: <BR> Packets are issued to power bus independently <BR> 1=dual packet analysis: <BR> No DReq is made until data until both 64B packets error status is known. <BR> If no error (other than SUE), the dreqs can be issued to power bus. <BR> If error, and retry is possible, the read will be retried without issuing any DReqs to the bus. <BR> If error, and no retry (already retried, or retry disabled), all data octwords will be marked with SUE. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_P1PF_DROP_THRESHOLD: Controls whether, and how often, a request to discard a plus 1 prefetch is sent. <BR>A drop request is sent when adjusted_fullness > cfg_p1pf_drop_threshold for (64-adjusted_fullness) cycles. <BR>See cfg_p1pf_en_pend_adj for the definition of adjusted_fullness. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_P1PF_EN_PEND_ADJ: Enables adjustment of the current read buffer fullness: <BR>if ON, adjusted_fullness = current_fullness - 2*pending_drop_count <BR>if OFF, adjusted_fullness = current_fullness <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_P1PF_STOP_THRESHOLD: Read buffer fullness threshold above which new plus 1 prefetch operations are not created. <BR>The p1pf stop threshold should be less than the p1pf drop threshold, but this is not manditory. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_RD_WAT_FASTPATH_EVENT: Selects which wat event is used to produce the wat_action_no_fastpath action in read_mac. <BR>Has no effect unless the action is enabled; see MCWATCNTL_Rctrl_WAT_Select. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_RD_WAT_STALL_EVENT: Selects which wat event is used to produce the wat_action_stall_issue action in read_mac. <BR>Has no effect unless the action is enabled; see MCWATCNTL_Rctrl_WAT_Select. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DD2_OVERCOMMIT_CREDITS: Controls the number of overcommit credits to be withheld as the read buffer fills. <BR>More credits are held back as the read buffer fills. <BR>When the read buffer is empty, no credits are withheld - max overcommit available to the channels; <BR>when the read buffer is full, all overcommit credits are withheld - no overcommit available to the channels. <BR>00: 0 overcommit credits (all overcommit logic is disabled - acts as dd1 equivalence chicken switch) <BR>01: 16 overcommit credits <BR>10: 32 overcommit credits <BR>11: 63 overcommit credits <BR>Note 1: DSTL tlxdcp0_credit_init must be set to 64,80,96,or 127 consistent with the cfg_dd2_overcommit_credits setting <BR> (any value up to 64 is allowed if overcommit_mode=00) <BR>Note 2: Overcommit is not compatible with read-hit-cache; it is not allowed to have <BR> MCAMOC_En_Rd_From_AMOC ON/1 and cfg_dd2_overcommit_credits /= 00 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Encrypt misc configuration</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F50"</A>000000000C010F50 (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.CRYPTO.ENCRYPT.CRYPTOCFG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.CRYPTO.ENCRYPT.SCOM.MISC_REG_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_WRITE_MODE_ECC_CHK_DIS: Disables 8-byte ecc checking on CRYPTO-buffer read ports</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_WRITE_MODE_ECC_COR_DIS: Disables 8-byte ecc correction on CRYPTO-buffer read ports</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESET_KEEPER: reset misc c_err_rpt keepers in write buffer logic</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CRYPTO_ENABLE: Enable Encryption Mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CRYPTO_SELECT: Enable Encryption CTR Mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPARE_6_11: spare bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DW0_ERR_INJ: Error Inject DW0 bit-0 and/or bit-1. 12 = bit0 13 = bit1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DW1_ERR_INJ: Error Inject dw1 bit-0 and/or bit-1. 14 = bit0 15 = bit1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DW2_ERR_INJ: Error Inject dw2 bit-0 and/or bit-1. 16 = bit0 17 = bit1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DW3_ERR_INJ: Error Inject dw3 bit-0 and/or bit-1. 18 = bit0 19 = bit1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DW0_SUE_INJ: Error Inject dw0 sue</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DW1_SUE_INJ: Error Inject dw1 sue</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DW2_SUE_INJ: Error Inject dw2 sue</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DW3_SUE_INJ: Error Inject dw3 sue</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ONE_SHOT_INJ: DSTL one shot error inject</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PERSISTANT_INJ: DSTL persistant error inject</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CRYPTOCFG_26_31_SPARE: spare bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>1st half of Key1 for Encryption</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F52"</A>000000000C010F52 (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.CRYPTO.ENCRYPT.CRYPTOKEY1A</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.CRYPTO.ENCRYPT.SCOM.CRYPTO_KEY1_A_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>KEY1A: 1st half of Key1 for Encryption <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>1st half of Key1 for Encryption</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F53"</A>000000000C010F53 (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.CRYPTO.ENCRYPT.CRYPTOKEY1B</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.CRYPTO.ENCRYPT.SCOM.CRYPTO_KEY1_B_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>KEY1B: 2nd half of Key1 for Encryption <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>1st half of KEY2 for Encryption</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F54"</A>000000000C010F54 (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.CRYPTO.ENCRYPT.CRYPTOKEY2A</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.CRYPTO.ENCRYPT.SCOM.CRYPTO_KEY2_A_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>KEY2A: 1st half of KEY2 for Encryption <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>2nd half of KEY2 for Encryption</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F55"</A>000000000C010F55 (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.CRYPTO.ENCRYPT.CRYPTOKEY2B</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.CRYPTO.ENCRYPT.SCOM.CRYPTO_KEY2_B_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>KEY2B: 2nd half of KEY2 for Encryption <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>1st half of NONCE for Encryption</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F56"</A>000000000C010F56 (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.CRYPTO.ENCRYPT.CRYPTONONCEA</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.CRYPTO.ENCRYPT.SCOM.CRYPTO_NONCE_A_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NONCEA: 1st half of NONCE for Encryption <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>2nd half of NONCE for Encryption</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F57"</A>000000000C010F57 (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.CRYPTO.ENCRYPT.CRYPTONONCEB</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.CRYPTO.ENCRYPT.SCOM.CRYPTO_NONCE_B_Q_0_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NONCEB: 2nd half of NONCE for Encryption <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:62</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Decrypt misc configuration</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F58"</A>000000000C010F58 (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.CRYPTO.DECRYPT.CRYPTOCFG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.CRYPTO.DECRYPT.SCOM.MISC_REG_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_WRITE_MODE_ECC_CHK_DIS: Disables 8-byte ecc checking on CRYPTO-buffer read ports</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_WRITE_MODE_ECC_COR_DIS: Disables 8-byte ecc correction on CRYPTO-buffer read ports</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESET_KEEPER: reset misc c_err_rpt keepers in write buffer logic</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CRYPTO_ENABLE: Enable Encryption Mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CRYPTO_SELECT: Enable Encryption CTR Mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPARE_6_11: spare bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DW0_ERR_INJ: Error Inject DW0 bit-0 and/or bit-1. 12 = bit0 13 = bit1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DW1_ERR_INJ: Error Inject dw1 bit-0 and/or bit-1. 14 = bit0 15 = bit1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DW2_ERR_INJ: Error Inject dw2 bit-0 and/or bit-1. 16 = bit0 17 = bit1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DW3_ERR_INJ: Error Inject dw3 bit-0 and/or bit-1. 18 = bit0 19 = bit1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DW0_SUE_INJ: Error Inject dw0 sue</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DW1_SUE_INJ: Error Inject dw1 sue</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DW2_SUE_INJ: Error Inject dw2 sue</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DW3_SUE_INJ: Error Inject dw3 sue</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ONE_SHOT_INJ: DSTL one shot error inject</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PERSISTANT_INJ: DSTL persistant error inject</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPARE_26_31: spare bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>1st half of Key1 for Encryption</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F5A"</A>000000000C010F5A (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.CRYPTO.DECRYPT.CRYPTOKEY1A</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.CRYPTO.DECRYPT.SCOM.CRYPTO_KEY1_A_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>KEY1A: 1st half of Key1 for Encryption <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>1st half of Key1 for Encryption</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F5B"</A>000000000C010F5B (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.CRYPTO.DECRYPT.CRYPTOKEY1B</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.CRYPTO.DECRYPT.SCOM.CRYPTO_KEY1_B_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>KEY1B: 2nd half of Key1 for Encryption <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>1st half of KEY2 for Encryption</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F5C"</A>000000000C010F5C (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.CRYPTO.DECRYPT.CRYPTOKEY2A</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.CRYPTO.DECRYPT.SCOM.CRYPTO_KEY2_A_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>KEY2A: 1st half of KEY2 for Encryption <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>2nd half of KEY2 for Encryption</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F5D"</A>000000000C010F5D (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.CRYPTO.DECRYPT.CRYPTOKEY2B</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.CRYPTO.DECRYPT.SCOM.CRYPTO_KEY2_B_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>KEY2B: 2nd half of KEY2 for Encryption <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>1st half of NONCE for Encryption</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F5E"</A>000000000C010F5E (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.CRYPTO.DECRYPT.CRYPTONONCEA</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.CRYPTO.DECRYPT.SCOM.CRYPTO_NONCE_A_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NONCEA: 1st half of NONCE for Encryption <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>2nd half of NONCE for Encryption</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F5F"</A>000000000C010F5F (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN0.CRYPTO.DECRYPT.CRYPTONONCEB</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN0.CRYPTO.DECRYPT.SCOM.CRYPTO_NONCE_B_Q_0_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NONCEB: 2nd half of NONCE for Encryption <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:62</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>WDF buffer misc conficuration</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F60"</A>000000000C010F60 (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.WDF.WDFCFG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WDF.SCOM.MISC_REG_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_WRITE_MODE_ECC_CHK_DIS: Disables 8-byte ecc checking on WDF-buffer read ports</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_WRITE_MODE_ECC_COR_DIS: Disables 8-byte ecc correction on WDF-buffer read ports</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_WDF_SERIAL_SEQ_MODE: Puts the 6 PW sequencers into a serial mode of operation - no overlap</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_P10DD2_HCADCY: HCA DCY prev counter exp change</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WDFCFG_4_8_SPARE: spare bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_OVERRUN_FORCE_SUE_ENABLE: Enable force sue when buffer overrun error occurs</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WDFCFG_10_11_SPARE: spare bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_DSTL_DW0_ERR_INJ: Error Inject DW0 bit-0 and/or bit-1. 12 = bit0 13 = bit1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_DSTL_DW1_ERR_INJ: Error Inject dw1 bit-0 and/or bit-1. 12 = bit0 13 = bit1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_DSTL_DW2_ERR_INJ: Error Inject dw2 bit-0 and/or bit-1. 12 = bit0 13 = bit1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_DSTL_DW3_ERR_INJ: Error Inject dw3 bit-0 and/or bit-1. 12 = bit0 13 = bit1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_DSTL_ONE_SHOT_INJ: DSTL one shot error inject</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_DSTL_PERSISTANT_INJ: DSTL persistant error inject</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WDFCFG_22_31_SPARE: spare bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ECC_WDF_HCA_TIMEBASE_SELECT: HCA time base select <BR>0000 = timebase pulse when timebase count = ( 1 x ecc_wdf_hca_timebase) (1/16 sec at ecc_wdf_hca_timebase - ship value) <BR>0001 = timebase pulse when timebase count = ( 2 x ecc_wdf_hca_timebase) (1/8 sec at ecc_wdf_hca_timebase - ship value) <BR>0010 = timebase pulse when timebase count = ( 4 x ecc_wdf_hca_timebase) (1/4 sec at ecc_wdf_hca_timebase - ship value) <BR>0011 = timebase pulse when timebase count = ( 8 x ecc_wdf_hca_timebase) (1/2 sec at ecc_wdf_hca_timebase - ship value) <BR>0100 = timebase pulse when timebase count = (16 x ecc_wdf_hca_timebase) (1 sec at ecc_wdf_hca_timebase - ship value) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ECC_WDF_HCA_TIMEBASE: HCA time base - at 1.6GHz clock, 1x10^8 cycles (x5F5E100) = 1/16 sec <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>RMW buffer WRQ-port ecc error info register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F61"</A>000000000C010F61 (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.WDF.WDF_ECC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=17><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WDF.WDF_ECCCOR.DW0_CE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WDF.WDF_ECCCOR.DW0_UE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WDF.WDF_ECCCOR.DW0_SUE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WDF.WDF_ECCCOR.DW0_SYNDROME_HOLD_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WDF.WDF_ECCCOR.DW1_CE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WDF.WDF_ECCCOR.DW1_UE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WDF.WDF_ECCCOR.DW1_SUE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WDF.WDF_ECCCOR.DW1_SYNDROME_HOLD_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WDF.WDF_ECCCOR.DW2_CE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WDF.WDF_ECCCOR.DW2_UE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WDF.WDF_ECCCOR.DW2_SUE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WDF.WDF_ECCCOR.DW2_SYNDROME_HOLD_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WDF.WDF_ECCCOR.DW3_CE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WDF.WDF_ECCCOR.DW3_UE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WDF.WDF_ECCCOR.DW3_SUE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WDF.WDF_ECCCOR.DW3_SYNDROME_HOLD_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_ECC_DW0_ERR_TYPE: RMW buffer WRQ read port double-word 0 ecc checker detected errors: bit 0 = CE, bit 1 = UE, bit 2 = SUE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_ECC_DW0_SYNDROME: RMW buffer WRQ read port double-word 0 ecc checker syndrome</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_ECC_DW1_ERR_TYPE: RMW buffer WRQ read port double-word 1 ecc checker detected errors: bit 0 = CE, bit 1 = UE, bit 2 = SUE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:23</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_ECC_DW1_SYNDROME: RMW buffer WRQ read port double-word 1 ecc checker syndrome</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_ECC_DW2_ERR_TYPE: RMW buffer WRQ read port double-word 2 ecc checker detected errors: bit 0 = CE, bit 1 = UE, bit 2 = SUE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:39</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_ECC_DW2_SYNDROME: RMW buffer WRQ read port double-word 2 ecc checker syndrome</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_ECC_DW3_ERR_TYPE: RMW buffer WRQ read port double-word 3 ecc checker detected errors: bit 0 = CE, bit 1 = UE, bit 2 = SUE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:55</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_ECC_DW3_SYNDROME: RMW buffer WRQ read port double-word 3 ecc checker syndrome</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>WDF HCA accumulator register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F62"</A>000000000C010F62 (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.WDF.HCA_ACCUM_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WDF.ALU.ALU32B.HCA32.DCYUPDT0.ACCUM_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WDF.ALU.ALU32B.HCA32.DCYUPDT1.ACCUM_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WDF.ALU.ALU32B.HCA32.DCYUPDT2.ACCUM_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WDF.ALU.ALU32B.HCA32.DCYUPDT3.ACCUM_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUM_REG: WDF HCA accum data</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>WDF Tag overrun information</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F63"</A>000000000C010F63 (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.WDF.WBMGR_TAG_INFO</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WDF.SCOM.ERR_CAPTURE_Q_0_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SLICE0_BUFFER_OVERRUN: WDF slice0_ buffer overrun indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SLICE1_BUFFER_OVERRUN: WDF slice1_ buffer overrun indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SLICE2_BUFFER_OVERRUN: WDF slice2_ buffer overrun indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SLICE3_BUFFER_OVERRUN: WDF slice3_ buffer overrun indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TAG_OVERRUN: WDF tag overrun indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>WDF Debug Control</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F64"</A>000000000C010F64 (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.WDF.WDFDBG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WDF.SCOM.DBG_CTL_REG_Q_0_INST.LATC.L2(0:43) [00000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_SPARE: spare bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WAT_EVENT_ENABLE: Enaable latching of wat_event_in</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WAT_SPARE1: wat spare</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WAT0_EVENT_SELECT: select for wat_action(0)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WAT1_EVENT_SELECT: select for wat_action(1)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>RMW buffer dstl dstl-port ecc error info register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F65"</A>000000000C010F65 (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.WDF.WDF_DSTL_ECC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=17><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WDF.DSTL_ECCCOR.DW0_CE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WDF.DSTL_ECCCOR.DW0_UE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WDF.DSTL_ECCCOR.DW0_SUE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WDF.DSTL_ECCCOR.DW0_SYNDROME_HOLD_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WDF.DSTL_ECCCOR.DW1_CE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WDF.DSTL_ECCCOR.DW1_UE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WDF.DSTL_ECCCOR.DW1_SUE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WDF.DSTL_ECCCOR.DW1_SYNDROME_HOLD_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WDF.DSTL_ECCCOR.DW2_CE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WDF.DSTL_ECCCOR.DW2_UE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WDF.DSTL_ECCCOR.DW2_SUE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WDF.DSTL_ECCCOR.DW2_SYNDROME_HOLD_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WDF.DSTL_ECCCOR.DW3_CE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WDF.DSTL_ECCCOR.DW3_UE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WDF.DSTL_ECCCOR.DW3_SUE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WDF.DSTL_ECCCOR.DW3_SYNDROME_HOLD_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WDF_DSTL_ECC_DW0_ERR_TYPE: RMW buffer dstl read port double-word 0 ecc checker detected errors: bit 0 = CE, bit 1 = UE, bit 2 = SUE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WDF_DSTL_ECC_DW0_SYNDROME: RMW buffer dstl read port double-word 0 ecc checker syndrome</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WDF_DSTL_ECC_DW1_ERR_TYPE: RMW buffer dstl read port double-word 1 ecc checker detected errors: bit 0 = CE, bit 1 = UE, bit 2 = SUE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:23</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WDF_DSTL_ECC_DW1_SYNDROME: RMW buffer dstl read port double-word 1 ecc checker syndrome</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WDF_DSTL_ECC_DW2_ERR_TYPE: RMW buffer dstl read port double-word 2 ecc checker detected errors: bit 0 = CE, bit 1 = UE, bit 2 = SUE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:39</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WDF_DSTL_ECC_DW2_SYNDROME: RMW buffer dstl read port double-word 2 ecc checker syndrome</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WDF_DSTL_ECC_DW3_ERR_TYPE: RMW buffer dstl read port double-word 3 ecc checker detected errors: bit 0 = CE, bit 1 = UE, bit 2 = SUE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:55</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WDF_DSTL_ECC_DW3_SYNDROME: RMW buffer dstl read port double-word 3 ecc checker syndrome</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Write buffer misc configuration</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F68"</A>000000000C010F68 (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.WRITE.WRTCFG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WRITE.SCOM.MISC_REG_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_WRITE_MODE_ECC_CHK_DIS: Disables 8-byte ecc checking on Write-buffer read ports</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_WRITE_MODE_ECC_COR_DIS: Disables 8-byte ecc correction on Write-buffer read ports</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_2_8: Reserved bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NEW_WRITE_64B_MODE: new 64b mode for writing the data buffer</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_OVERRUN_FORCE_SUE_ENABLE: Enable force sue when buffer overrun error occurs</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_11: Reserved bit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_DSTL_DW0_ERR_INJ: Error Inject DW0 bit-0 and/or bit-1. 12 = bit0 13 = bit1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_DSTL_DW1_ERR_INJ: Error Inject dw1 bit-0 and/or bit-1. 12 = bit0 13 = bit1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_DSTL_DW2_ERR_INJ: Error Inject dw2 bit-0 and/or bit-1. 12 = bit0 13 = bit1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_DSTL_DW3_ERR_INJ: Error Inject dw3 bit-0 and/or bit-1. 12 = bit0 13 = bit1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_DSTL_ONE_SHOT_INJ: DSTL one shot error inject</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_DSTL_PERSISTANT_INJ: DSTL persistant error inject</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_22_31: Reserved bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Write buffer WRQ-port ecc error info register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F69"</A>000000000C010F69 (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.WRITE.WRT_WDF_ECC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=17><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WRITE.WDF_ECCCOR.DW0_CE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WRITE.WDF_ECCCOR.DW0_UE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WRITE.WDF_ECCCOR.DW0_SUE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WRITE.WDF_ECCCOR.DW0_SYNDROME_HOLD_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WRITE.WDF_ECCCOR.DW1_CE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WRITE.WDF_ECCCOR.DW1_UE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WRITE.WDF_ECCCOR.DW1_SUE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WRITE.WDF_ECCCOR.DW1_SYNDROME_HOLD_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WRITE.WDF_ECCCOR.DW2_CE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WRITE.WDF_ECCCOR.DW2_UE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WRITE.WDF_ECCCOR.DW2_SUE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WRITE.WDF_ECCCOR.DW2_SYNDROME_HOLD_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WRITE.WDF_ECCCOR.DW3_CE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WRITE.WDF_ECCCOR.DW3_UE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WRITE.WDF_ECCCOR.DW3_SUE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WRITE.WDF_ECCCOR.DW3_SYNDROME_HOLD_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_WDF_ECC_DW0_ERR_TYPE: Write buffer WRQ read port double-word 0 ecc checker detected errors: bit 0 = CE, bit 1 = UE, bit 2 = SUE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_WDF_ECC_DW0_SYNDROME: Write buffer WRQ read port double-word 0 ecc checker syndrome</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_WDF_ECC_DW1_ERR_TYPE: Write buffer WRQ read port double-word 1 ecc checker detected errors: bit 0 = CE, bit 1 = UE, bit 2 = SUE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:23</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_WDF_ECC_DW1_SYNDROME: Write buffer WRQ read port double-word 1 ecc checker syndrome</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_WDF_ECC_DW2_ERR_TYPE: Write buffer WRQ read port double-word 2 ecc checker detected errors: bit 0 = CE, bit 1 = UE, bit 2 = SUE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:39</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_WDF_ECC_DW2_SYNDROME: Write buffer WRQ read port double-word 2 ecc checker syndrome</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_WDF_ECC_DW3_ERR_TYPE: Write buffer WRQ read port double-word 3 ecc checker detected errors: bit 0 = CE, bit 1 = UE, bit 2 = SUE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:55</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_WDF_ECC_DW3_SYNDROME: Write buffer WRQ read port double-word 3 ecc checker syndrome</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Write buffer SEC WRQ-port ecc error info register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F6C"</A>000000000C010F6C (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.WRITE.WRT_DSTL_ECC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=17><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WRITE.DSTL_ECCCOR.DW0_CE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WRITE.DSTL_ECCCOR.DW0_UE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WRITE.DSTL_ECCCOR.DW0_SUE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WRITE.DSTL_ECCCOR.DW0_SYNDROME_HOLD_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WRITE.DSTL_ECCCOR.DW1_CE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WRITE.DSTL_ECCCOR.DW1_UE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WRITE.DSTL_ECCCOR.DW1_SUE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WRITE.DSTL_ECCCOR.DW1_SYNDROME_HOLD_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WRITE.DSTL_ECCCOR.DW2_CE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WRITE.DSTL_ECCCOR.DW2_UE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WRITE.DSTL_ECCCOR.DW2_SUE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WRITE.DSTL_ECCCOR.DW2_SYNDROME_HOLD_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WRITE.DSTL_ECCCOR.DW3_CE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WRITE.DSTL_ECCCOR.DW3_UE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WRITE.DSTL_ECCCOR.DW3_SUE_HOLD_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WRITE.DSTL_ECCCOR.DW3_SYNDROME_HOLD_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_DSTL_ECC_DW0_ERR_TYPE: Write buffer SEC WRQ read port double-word 0 ecc checker detected errors: bit 0 = CE, bit 1 = UE, bit 2 = SUE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_DSTL_ECC_DW0_SYNDROME: Write buffer SEC WRQ read port double-word 0 ecc checker syndrome</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_DSTL_ECC_DW1_ERR_TYPE: Write buffer SEC WRQ read port double-word 1 ecc checker detected errors: bit 0 = CE, bit 1 = UE, bit 2 = SUE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:23</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_DSTL_ECC_DW1_SYNDROME: Write buffer SEC WRQ read port double-word 1 ecc checker syndrome</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_DSTL_ECC_DW2_ERR_TYPE: Write buffer SEC WRQ read port double-word 2 ecc checker detected errors: bit 0 = CE, bit 1 = UE, bit 2 = SUE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:39</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_DSTL_ECC_DW2_SYNDROME: Write buffer SEC WRQ read port double-word 2 ecc checker syndrome</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_DSTL_ECC_DW3_ERR_TYPE: Write buffer SEC WRQ read port double-word 3 ecc checker detected errors: bit 0 = CE, bit 1 = UE, bit 2 = SUE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:55</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRT_DSTL_ECC_DW3_SYNDROME: Write buffer SEC WRQ read port double-word 3 ecc checker syndrome</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Read Mac misc configuration</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F6D"</A>000000000C010F6D (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.WRITE.READCFG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.WRITE.SCOM.CFG_RD_REG_Q_0_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_RD_EINJ_TARGET: Error inject target selection for read_mac. <BR> 000: einj_tcam -- rtag parity (from tcam into rtag array) <BR> 001: einj_byp -- inject bypass error <BR> 010: einj_et -- early trigger parity <BR> 011: einj_lt -- late trigger parity <BR> 100: einj_lte -- late trigger error type parity <BR> 101: einj_dm1 -- dm1 parity <BR> 110: einj_atab -- allocation table parity <BR> 111: einj_tbuf -- tag buffer (req sent bits) parity <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_RD_EINJ_RATE: Error inject rate selection for read_mac. <BR> 00x: no inject <BR> 01x: one-shot <BR> 100: lfsr 1/4095 <BR> 101: lfsr 16/4095 <BR> 110: lfsr 256/4096 <BR> 111: continuous <BR>lfsr rates are averages over the 4095 cycle period of the lfsr. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DISABLE_EARLY_TRIGGER: disables early trigger. When set, bypass ops still bypass ecc checking, but do wait for crc check</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7:8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_RD_FAIL_ACTION: Configures the action taken when a mem_rd_fail response is received: <BR>Bit 7 controls mem_rd_fail with any resp_code other than rty_req (0010): <BR> if bit 7 = 0, the mem_rd_fail is treated as if bad_data had been received. <BR> if bit 7 = 1, the mem_rd_fail is treated as if SUE had been received. <BR>Bit 8 controls mem_rd_fail with resp_code of rty_req (0010): <BR> if bit 8 = 0, the mem_rd_fail forces a retry (except for bypass operations). <BR> if bit 8 = 1, the mem_rd_fail is treated as if bad_data had been received. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DD2_OVERCOMMIT_MODE: Controls ramp shape for retracting overcommit credits <BR>More credits are held back as the read buffer fills. <BR>In all cases, when the read buffer is empty, no credits are withheld - max overcommit available to the channels; <BR>when the read buffer is full, all overcommit credits are withheld - no overcommit available to the channels. <BR>00: ramp up to max credits withheld over the 0-64 read buffers range. <BR>01: ramp up to max credits withheld over the 0-32 read buffers range; withhold max above 32 buffers. <BR>10: withhold 0 credits up to 16 buffers; ramp up to max credits withheld over the 16-48 read buffers range; withhold max above 48 <BR>11: withhold 0 credits up to 32 buffers; ramp up to max credits withheld over the 32-64 read buffers range. <BR>Note: max number of credits withheld is controlled by dial cfg_dd2_overcommit_credits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>READCFG_RESERVED_11: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_MMIO_SUE_BAD_DATA: Configures whether config/mmio reads will retry on bad_data or mem_rd_fail(non retry) responses. <BR> 0=retry. <BR> 1=deliver SUE without retry. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_RTYFAIL_NO_BD: Controls whether read_fail_retry responses indicate bad_data, <BR>which will switch mirrored operations to the secondary channel. <BR> 0=bad_data; switch to secondary if mirrored. <BR> 1=no bad data; remain on current channel. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>READCFG_CAPTURE_1ST_SYNDROME: When ON (1), read ramp ecc syndrome capture latches hold the first obsered ecc error syndrome (CE/UE, not SUE). <BR>When OFF (0), the capture latches continuously update when an ecc error is observed. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>READCFG_SYNDROME_FIR_ENABLE: When ON (1), enables captured read ramp ecc syndrome (CE/UE, not SUE) to set PBI fir(0) [was fir(1) in dd1] <BR>When OFF (0), this is masked. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_BYPASS_SUPPORT_64B_FAILS: When set, early trigger events will not set tag buffer octword valid bits, and will only take effect if the read op is issued immediately. It is required to set this switch if the OMI buffer chip can return a 64B mem_rd_fail in response to a bypass read. PBI fir(1) and mcerpt2(39) or (47) will be set if a 64B mem_rd_fail is received while cfg_bypass_support_64B_fails=0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_BOGUS_NO_BD: Controls whether operations interrupted by dropping from low-latency mode ("bogus") <BR>will set segment bad_data flags, causing the operation (if mirrored) to switch to the secondary channel. <BR> 0=bad_data; switch to secondary if mirrored. <BR> 1=no bad data; remain on current channel. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DO_DUAL_PACKET_ANALYSIS: Controls whether non-bypass reads require good ecc result on both 64B packets before issuing to power bus. <BR> 0=no dual packet analysis: <BR> Packets are issued to power bus independently <BR> 1=dual packet analysis: <BR> No DReq is made until data until both 64B packets error status is known. <BR> If no error (other than SUE), the dreqs can be issued to power bus. <BR> If error, and retry is possible, the read will be retried without issuing any DReqs to the bus. <BR> If error, and no retry (already retried, or retry disabled), all data octwords will be marked with SUE. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_P1PF_DROP_THRESHOLD: Controls whether, and how often, a request to discard a plus 1 prefetch is sent. <BR>A drop request is sent when adjusted_fullness > cfg_p1pf_drop_threshold for (64-adjusted_fullness) cycles. <BR>See cfg_p1pf_en_pend_adj for the definition of adjusted_fullness. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_P1PF_EN_PEND_ADJ: Enables adjustment of the current read buffer fullness: <BR>if ON, adjusted_fullness = current_fullness - 2*pending_drop_count <BR>if OFF, adjusted_fullness = current_fullness <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_P1PF_STOP_THRESHOLD: Read buffer fullness threshold above which new plus 1 prefetch operations are not created. <BR>The p1pf stop threshold should be less than the p1pf drop threshold, but this is not manditory. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_RD_WAT_FASTPATH_EVENT: Selects which wat event is used to produce the wat_action_no_fastpath action in read_mac. <BR>Has no effect unless the action is enabled; see MCWATCNTL_Rctrl_WAT_Select. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_RD_WAT_STALL_EVENT: Selects which wat event is used to produce the wat_action_stall_issue action in read_mac. <BR>Has no effect unless the action is enabled; see MCWATCNTL_Rctrl_WAT_Select. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DD2_OVERCOMMIT_CREDITS: Controls the number of overcommit credits to be withheld as the read buffer fills. <BR>More credits are held back as the read buffer fills. <BR>When the read buffer is empty, no credits are withheld - max overcommit available to the channels; <BR>when the read buffer is full, all overcommit credits are withheld - no overcommit available to the channels. <BR>00: 0 overcommit credits (all overcommit logic is disabled - acts as dd1 equivalence chicken switch) <BR>01: 16 overcommit credits <BR>10: 32 overcommit credits <BR>11: 63 overcommit credits <BR>Note 1: DSTL tlxdcp0_credit_init must be set to 64,80,96,or 127 consistent with the cfg_dd2_overcommit_credits setting <BR> (any value up to 64 is allowed if overcommit_mode=00) <BR>Note 2: Overcommit is not compatible with read-hit-cache; it is not allowed to have <BR> MCAMOC_En_Rd_From_AMOC ON/1 and cfg_dd2_overcommit_credits /= 00 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Encrypt misc configuration</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F70"</A>000000000C010F70 (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.CRYPTO.ENCRYPT.CRYPTOCFG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.CRYPTO.ENCRYPT.SCOM.MISC_REG_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_WRITE_MODE_ECC_CHK_DIS: Disables 8-byte ecc checking on CRYPTO-buffer read ports</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_WRITE_MODE_ECC_COR_DIS: Disables 8-byte ecc correction on CRYPTO-buffer read ports</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESET_KEEPER: reset misc c_err_rpt keepers in write buffer logic</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CRYPTO_ENABLE: Enable Encryption Mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CRYPTO_SELECT: Enable Encryption CTR Mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPARE_6_11: spare bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DW0_ERR_INJ: Error Inject DW0 bit-0 and/or bit-1. 12 = bit0 13 = bit1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DW1_ERR_INJ: Error Inject dw1 bit-0 and/or bit-1. 14 = bit0 15 = bit1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DW2_ERR_INJ: Error Inject dw2 bit-0 and/or bit-1. 16 = bit0 17 = bit1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DW3_ERR_INJ: Error Inject dw3 bit-0 and/or bit-1. 18 = bit0 19 = bit1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DW0_SUE_INJ: Error Inject dw0 sue</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DW1_SUE_INJ: Error Inject dw1 sue</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DW2_SUE_INJ: Error Inject dw2 sue</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DW3_SUE_INJ: Error Inject dw3 sue</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ONE_SHOT_INJ: DSTL one shot error inject</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PERSISTANT_INJ: DSTL persistant error inject</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CRYPTOCFG_26_31_SPARE: spare bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>1st half of Key1 for Encryption</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F72"</A>000000000C010F72 (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.CRYPTO.ENCRYPT.CRYPTOKEY1A</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.CRYPTO.ENCRYPT.SCOM.CRYPTO_KEY1_A_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>KEY1A: 1st half of Key1 for Encryption <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>1st half of Key1 for Encryption</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F73"</A>000000000C010F73 (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.CRYPTO.ENCRYPT.CRYPTOKEY1B</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.CRYPTO.ENCRYPT.SCOM.CRYPTO_KEY1_B_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>KEY1B: 2nd half of Key1 for Encryption <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>1st half of KEY2 for Encryption</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F74"</A>000000000C010F74 (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.CRYPTO.ENCRYPT.CRYPTOKEY2A</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.CRYPTO.ENCRYPT.SCOM.CRYPTO_KEY2_A_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>KEY2A: 1st half of KEY2 for Encryption <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>2nd half of KEY2 for Encryption</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F75"</A>000000000C010F75 (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.CRYPTO.ENCRYPT.CRYPTOKEY2B</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.CRYPTO.ENCRYPT.SCOM.CRYPTO_KEY2_B_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>KEY2B: 2nd half of KEY2 for Encryption <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>1st half of NONCE for Encryption</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F76"</A>000000000C010F76 (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.CRYPTO.ENCRYPT.CRYPTONONCEA</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.CRYPTO.ENCRYPT.SCOM.CRYPTO_NONCE_A_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NONCEA: 1st half of NONCE for Encryption <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>2nd half of NONCE for Encryption</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F77"</A>000000000C010F77 (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.CRYPTO.ENCRYPT.CRYPTONONCEB</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.CRYPTO.ENCRYPT.SCOM.CRYPTO_NONCE_B_Q_0_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NONCEB: 2nd half of NONCE for Encryption <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:62</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Decrypt misc configuration</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F78"</A>000000000C010F78 (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.CRYPTO.DECRYPT.CRYPTOCFG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.CRYPTO.DECRYPT.SCOM.MISC_REG_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_WRITE_MODE_ECC_CHK_DIS: Disables 8-byte ecc checking on CRYPTO-buffer read ports</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_WRITE_MODE_ECC_COR_DIS: Disables 8-byte ecc correction on CRYPTO-buffer read ports</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESET_KEEPER: reset misc c_err_rpt keepers in write buffer logic</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CRYPTO_ENABLE: Enable Encryption Mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CRYPTO_SELECT: Enable Encryption CTR Mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPARE_6_11: spare bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DW0_ERR_INJ: Error Inject DW0 bit-0 and/or bit-1. 12 = bit0 13 = bit1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DW1_ERR_INJ: Error Inject dw1 bit-0 and/or bit-1. 14 = bit0 15 = bit1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DW2_ERR_INJ: Error Inject dw2 bit-0 and/or bit-1. 16 = bit0 17 = bit1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DW3_ERR_INJ: Error Inject dw3 bit-0 and/or bit-1. 18 = bit0 19 = bit1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DW0_SUE_INJ: Error Inject dw0 sue</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DW1_SUE_INJ: Error Inject dw1 sue</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DW2_SUE_INJ: Error Inject dw2 sue</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DW3_SUE_INJ: Error Inject dw3 sue</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ONE_SHOT_INJ: DSTL one shot error inject</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PERSISTANT_INJ: DSTL persistant error inject</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPARE_26_31: spare bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>1st half of Key1 for Encryption</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F7A"</A>000000000C010F7A (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.CRYPTO.DECRYPT.CRYPTOKEY1A</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.CRYPTO.DECRYPT.SCOM.CRYPTO_KEY1_A_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>KEY1A: 1st half of Key1 for Encryption <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>1st half of Key1 for Encryption</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F7B"</A>000000000C010F7B (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.CRYPTO.DECRYPT.CRYPTOKEY1B</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.CRYPTO.DECRYPT.SCOM.CRYPTO_KEY1_B_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>KEY1B: 2nd half of Key1 for Encryption <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>1st half of KEY2 for Encryption</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F7C"</A>000000000C010F7C (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.CRYPTO.DECRYPT.CRYPTOKEY2A</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.CRYPTO.DECRYPT.SCOM.CRYPTO_KEY2_A_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>KEY2A: 1st half of KEY2 for Encryption <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>2nd half of KEY2 for Encryption</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F7D"</A>000000000C010F7D (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.CRYPTO.DECRYPT.CRYPTOKEY2B</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.CRYPTO.DECRYPT.SCOM.CRYPTO_KEY2_B_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>KEY2B: 2nd half of KEY2 for Encryption <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>1st half of NONCE for Encryption</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F7E"</A>000000000C010F7E (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.CRYPTO.DECRYPT.CRYPTONONCEA</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.CRYPTO.DECRYPT.SCOM.CRYPTO_NONCE_A_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NONCEA: 1st half of NONCE for Encryption <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>2nd half of NONCE for Encryption</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F7F"</A>000000000C010F7F (SCOM4)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.CHAN1.CRYPTO.DECRYPT.CRYPTONONCEB</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.CHAN1.CRYPTO.DECRYPT.SCOM.CRYPTO_NONCE_B_Q_0_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM4</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NONCEB: 2nd half of NONCE for Encryption <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:62</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>WAT mask A bits 0:43</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F80"</A>000000000C010F80 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.MISC.MBA_SCOMFIR.WATMSKA0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.WATMSKA0_0_INST.LATC.L2(0:43) [00000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WAT_MASK_A0: Trigger A compare mask for WAT slices 0,1 (debug bus bits 0:43; both channels) <BR>Bit positions where mask=1 are dont-care in the pattern match <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>WAT mask A bits 44:87</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F81"</A>000000000C010F81 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.MISC.MBA_SCOMFIR.WATMSKA1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.WATMSKA1_0_INST.LATC.L2(0:43) [00000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WAT_MASK_A1: Trigger A compare mask for WAT slices 2,3 (debug bus bits 44:87; both channels) <BR>Bit positions where mask=1 are dont-care in the pattern match <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>WAT mask B bits 0:43</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F82"</A>000000000C010F82 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.MISC.MBA_SCOMFIR.WATMSKB0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.WATMSKB0_0_INST.LATC.L2(0:43) [00000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WAT_MASK_B0: Trigger B compare mask for WAT slices 0,1 (debug bus bits 0:43; both channels) <BR>Bit positions where mask=1 are dont-care in the pattern match <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>WAT mask B bits 44:87</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F83"</A>000000000C010F83 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.MISC.MBA_SCOMFIR.WATMSKB1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.WATMSKB1_0_INST.LATC.L2(0:43) [00000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WAT_MASK_B1: Trigger B compare mask for WAT slices 2,3 (debug bus bits 44:87; both channels) <BR>Bit positions where mask=1 are dont-care in the pattern match <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>WAT pattern A bits 0:43</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F84"</A>000000000C010F84 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.MISC.MBA_SCOMFIR.WATPATA0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.WATPATA0_0_INST.LATC.L2(0:43) [00000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WAT_PATTERN_A0: Trigger A compare pattern for WAT slices 0,1 (debug bus bits 0:43; both channels) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>WAT pattern A bits 44:87</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F85"</A>000000000C010F85 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.MISC.MBA_SCOMFIR.WATPATA1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.WATPATA1_0_INST.LATC.L2(0:43) [00000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WAT_PATTERN_A1: Trigger A compare pattern for WAT slices 2,3 (debug bus bits 44:87; both channels) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>WAT pattern B bits 0:43</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F86"</A>000000000C010F86 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.MISC.MBA_SCOMFIR.WATPATB0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.WATPATB0_0_INST.LATC.L2(0:43) [00000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WAT_PATTERN_B0: Trigger B compare pattern for WAT slices 0,1 (debug bus bits 0:43; both channels) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>WAT pattern B bits 44:87</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F87"</A>000000000C010F87 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.MISC.MBA_SCOMFIR.WATPATB1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.WATPATB1_0_INST.LATC.L2(0:43) [00000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WAT_PATTERN_B1: Trigger B compare pattern for WAT slices 2,3 (debug bus bits 44:87; both channels) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>WAT slice 0 (bits 0:21) configuration</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F88"</A>000000000C010F88 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.MISC.MBA_SCOMFIR.WATCFG0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.WATCFG0_0_INST.LATC.L2(0:59) [000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WAT_SLICE_0_CFG: Configuration for wat slice 0 (debug bus bits 0:21); controls both channel 0 and channel 1. <BR>bits mc_wat22 internal signal function <BR>---- ------------------------ ------------------------------------- <BR> 0 int_arm_mode_lt arm wat via internal triggers <BR> 1 ext_arm_mode_lt arm wat via external trigger <BR> 2 timer_state_mode_lt if 0, timer counts when Level=1; if 1, timer counts when State=1 <BR> 3 set_level_on_pulse_lt causes Level output to set 1 cycle after Pulse=1 <BR> 4 reset_level_on_pulse_lt causes Level output to reset 1 cycle after Pulse=1 <BR> 5 state_set_dom_lt if 1, State bit is set-dominant; else reset-dominant <BR> 6 state_follow_level_lt State is a 1 cycle delay of Level <BR> 7 not_pata_mode_lt invert the pattern A match output on trigger_out(0) <BR> 8 not_patb_mode_lt invert the pattern B match output on trigger_out(1) <BR> 9 not_pata_mode2_lt invert the pattern A match used internally (asel,absel) <BR> 10 not_patb_mode2_lt invert the pattern B match used internally (bsel,absel) <BR> 11 slide_trig_lt restart timer if a 2nd trigger occurs <BR>12:13 trigb_delay_sel_lt(0 to 1) controls function not used in P10 MC wats <BR>14:21 asel select action when pattern A matches <BR>22:29 bsel select action when pattern B matches <BR>30:37 absel select action when patterns A and B both match <BR>38:45 etsel select action when ext_trigger=1 <BR>46:51 cmsel(0:1,4:7) select action when counter matches. note cmsel(2:3)=00 <BR>52:59 cysel select action when timer matches <BR>See c_wat.pdf for action select definitions, and for more detail in general <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>WAT slice 1 (bits 22:43) configuration</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F89"</A>000000000C010F89 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.MISC.MBA_SCOMFIR.WATCFG1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.WATCFG1_0_INST.LATC.L2(0:59) [000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WAT_SLICE_1_CFG: Configuration for wat slice 1 (debug bus bits 22:43); controls both channel 0 and channel 1. <BR>See wat_slice_0_cfg for bit definitions <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>WAT slice 2 (bits 44:65) configuration</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F8A"</A>000000000C010F8A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.MISC.MBA_SCOMFIR.WATCFG2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.WATCFG2_0_INST.LATC.L2(0:59) [000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WAT_SLICE_2_CFG: Configuration for wat slice 2 (debug bus bits 44:65); controls both channel 0 and channel 1. <BR>See wat_slice_0_cfg for bit definitions <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>WAT slice 3 (bits 66:87) configuration</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F8B"</A>000000000C010F8B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.MISC.MBA_SCOMFIR.WATCFG3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.WATCFG3_0_INST.LATC.L2(0:59) [000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WAT_SLICE_3_CFG: Configuration for wat slice 3 (debug bus bits 66:87); controls both channel 0 and channel 1. <BR>See wat_slice_0_cfg for bit definitions <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>WAT function config for Fn1, Fn2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F8C"</A>000000000C010F8C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.MISC.MBA_SCOMFIR.WATFNA</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.WATFNA_0_INST.LATC.L2(0:43) [00000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WAT_FN1_CFG: Configuration for WAT function pool Fn1 (both channels) <BR>bits description <BR> 0:3 select trigger_A from WAT slice 0..3 <BR> 4:7 select trigger_B from WAT slice 0..3 <BR> 8:11 select pulse_out from WAT slice 0..3 <BR>12:15 select level_out from WAT slice 0..3 <BR>16:17 select local_hang_pulse,sbox0_scom_early_hang (sbox1 in chan1) <BR> 18 do AND of selected level_out, instead of OR <BR> 19 do AND of all groups [triga,trigb,pulse,level,hang] with a selected input, instead of OR <BR>20:21 = 00: AND the result of the two channels (same result in Fnx of both channels) <BR> = 10: functions in each channel use inputs from that channel <BR> = 01: functions in each channel use inputs from the other channel <BR> = 11: OR the result of the two channels <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WAT_FN2_CFG: Configuration for WAT function pool Fn2 (both channels) <BR>see wat_fn1_cfg for bit definitions <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>WAT function config for Fn3, Fn4</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F8D"</A>000000000C010F8D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.MISC.MBA_SCOMFIR.WATFNB</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.WATFNB_0_INST.LATC.L2(0:43) [00000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WAT_FN3_CFG: Configuration for WAT function pool Fn3 (both channels) <BR>see wat_fn1_cfg for bit definitions <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WAT_FN4_CFG: Configuration for WAT function pool Fn4 (both channels) <BR>see wat_fn1_cfg for bit definitions <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>WAT function config for Fn5, Fn6</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F8E"</A>000000000C010F8E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.MISC.MBA_SCOMFIR.WATFNC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.WATFNC_0_INST.LATC.L2(0:43) [00000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WAT_FN5_CFG: Configuration for WAT function pool Fn5 (both channels) <BR>see wat_fn1_cfg for bit definitions <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WAT_FN6_CFG: Configuration for WAT function pool Fn6 (both channels) <BR>see wat_fn1_cfg for bit definitions <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>WAT function config for Fn7</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F8F"</A>000000000C010F8F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.MISC.MBA_SCOMFIR.WATFND</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.WATFND_0_INST.LATC.L2(0:21) [0000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WAT_FN7_CFG: Configuration for WAT function pool Fn7 (both channels) <BR>see wat_fn1_cfg for bit definitions <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>WAT function selects</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F90"</A>000000000C010F90 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.MISC.MBA_SCOMFIR.WATFNSEL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:54</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.WATFNSEL_0_INST.LATC.L2(0:54) [0000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WAT_FN_SELECT: Select 0 or Fn1..7 to drive various WAT signals: <BR>bits <BR> 0:3 / 4:7 / 8:11 / 12:15 select wat_event(0:3) : 0,8 = const 0; 1-7 = Chan 0 Fn 1-7; 9-15 = Chan 1 Fn 1-7 <BR>16:18 / 19:21 / 22:24 / 25:27 select ext_trig(0:3) : 0 = const 0; 1-7 = Fn 1-7. controls both channels. <BR>28:30 / 31:33 / 34:36 / 37:39 select ext_reset(0:3) : 0 = const 0; 1-7 = Fn 1-7. controls both channels. <BR>40:42 / 43:45 / 46:48 / 49:51 select ext_arm(0:3) : 0 = const 0; 1-7 = Fn 1-7. controls both channels. <BR>52:54 select mc_tc_*_logic_trigger : 0 = const 0; 1-7 = Fn 1-7. controls both channels. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>WAT control</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F91"</A>000000000C010F91 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.MISC.MBA_SCOMFIR.WATCTL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.WATCTL_0_INST.LATC.L2(0:25) [00000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WAT_CONTROL: WAT control configuration: <BR>bits description <BR> 0 clock-gate for all WAT functions <BR> 1:3 controls grouping of wat slices into 22/44/88 bit groups (same in both channels) <BR> 000 |22|22|22|22| <BR> 001 |22|22| 44 | <BR> 010 | 44 |22|22| <BR> 011 | 44 | 44 | <BR> 111 | 88 | <BR> 4 pulse ext_trigger=1 to all wat slices (pulse when reg bit is first set to 1) <BR> 5 pulse ext_reset=1 to all wat slices (pulse when reg bit is first set to 1) <BR> 6 pulse ext_arm=1 to all wat slices (pulse when reg bit is first set to 1) <BR> 7 cfg_wat_test_mode input to all wat slices <BR> 8:11 set FIR(0) if any corresponding wat_event(0:3)=1 <BR>12:17 Counter threshold value for all wat slices <BR>18:25 Timer threshold value for all wat slices <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Debug Bus 01 SCOM Register 0 (MCDBG0), MSB</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F94"</A>000000000C010F94 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.MISC.MBA_SCOMFIR.DBG0_SCOM0Q</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.MCB_DEBUG0_Q_0_INST.LATC.L2(0:43) [00000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG0_SCOM0Q_DEBUG_BUS_0_43: MC debug bus 01 bits 0:43 <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Debug Bus 01 SCOM Register 1 (MCDBG0), MSB</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F95"</A>000000000C010F95 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.MISC.MBA_SCOMFIR.DBG0_SCOM1Q</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.MCB_DEBUG0_Q_0_INST.LATC.L2(44:87) [00000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG0_SCOM1Q_DEBUG_BUS_44_87: MC debug bus 01 bits 44:87 <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Debug Bus 01 SCOM Register 0 (MCDBG1), MSB</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F96"</A>000000000C010F96 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.MISC.MBA_SCOMFIR.DBG1_SCOM0Q</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.MCB_DEBUG1_Q_0_INST.LATC.L2(0:43) [00000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG1_SCOM0Q_DEBUG_BUS_0_43: MC debug bus 01 bits 0:43 <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MC Debug Bus 01 SCOM Register 1 (MCDBG1), MSB</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F97"</A>000000000C010F97 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.MISC.MBA_SCOMFIR.DBG1_SCOM1Q</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.MCB_DEBUG1_Q_0_INST.LATC.L2(44:87) [00000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG1_SCOM1Q_DEBUG_BUS_44_87: MC debug bus 01 bits 44:87 <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug Bus SCOM config Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F98"</A>000000000C010F98 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.MISC.MBA_SCOMFIR.MCDBG_SCOM_CFG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.CFG_MCDBG_SCOM_CFG_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCDBG_SCOM_CFG_CFG_ACT_SCOM01: Clock enable for debug SCOM</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCDBG_SCOM_CFG_CFG_01_OR_ENABLE: Enables OR in from debug bus</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCDBG_SCOM_CFG_CFG_ACT_SCOM23: Clock enable for debug SCOM</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCDBG_SCOM_CFG_CFG_23_OR_ENABLE: Enables OR in from debug bus</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug Count control</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F99"</A>000000000C010F99 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.MISC.MBA_SCOMFIR.MCWATCNTL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.MCWATCNTL_Q_0_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWATCNTL_DBG_COUNT_DEBUG_SELECT: Workaround logic debug count 'debug' select. <BR>Value n selects bit n of each 88-bit debug bus to be counted (if Dbg_Count_Select selects it). <BR>Values out of range select nothing. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWATCNTL_DBG_COUNT_EVENT_BUS_SELECT: Workaround logic debug count 'event bus' select. <BR>Value n selects bit n of the (32-bit) event bus to be counted. <BR>Note: the event bus output toggles every 4th cycle the event is 1; <BR>Each toggle produces 1 count in MCWATATA_debug_count <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWATCNTL_DBG_COUNT_SELECT: Selects what the debug_count counts: <BR>0001 : Count selected event bus signal <BR>0010 : Count selected debug0 bus signal <BR>0011 : Count selected debug1 bus signal <BR>0100 : Count WAT event 0 <BR>0101 : Count WAT event 1 <BR>0110 : Count WAT event 2 <BR>0111 : Count WAT event 3 <BR>1110 : Count any WAT event 0, 1, 2, or 3 <BR>1111 : Count OR of selected debug bus or event bus signals <BR>other: no Count <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWATCNTL_DBG_COUNT_ENABLE: WAT debug counter enable. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWATCNTL_DBG_COUNT_RESET: WAT debug counter reset. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWATCNTL_RCTRL_WAT_SELECT: enable wat actions in read_mac <BR>bit 0: enables wat_action_no_fastpath (disable skip of tag fifo) <BR>bit 2: enables wat_action_stall_issue (stalls dreq issue) <BR>bits 1,3 are reserved <BR>see also READCFG.cfg_rd_wat_fastpath_event and READCFG.cfg_rd_wat_stall_event <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCWATCNTL_RESERVED_22_23: Reserved[22_23]. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug/wat signal count register, controlled via the MCWATCNTL register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010F9A"</A>000000000C010F9A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.MISC.MBA_SCOMFIR.MCWATDATA0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.DBG_CNT_Q_0_INST.LATC.L2(0:16) [00000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:46</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DEBUG_COUNT_OVERFLOW: A 1 in this bit indicates that the debug_count field has overflowed.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DEBUG_COUNT: A 16 bit counter examining bits of the debug/wat signals as selected via the MCWATCNTL register</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MCS Event Bus Enable0 (MCEBUSEN0)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010FA4"</A>000000000C010FA4 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.MISC.MBA_SCOMFIR.MCEBUSEN0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.MCEBUSEN0_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCEBUSEN0_EVENT_BUS_SELECTS: MCEBUSEN0:2 control EBus outputs. Bits 0:5 control EBus0, 6:1 Ebus1, and so on <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MCS Event Bus Enable1 (MCEBUSEN1)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010FA5"</A>000000000C010FA5 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.MISC.MBA_SCOMFIR.MCEBUSEN1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.MCEBUSEN1_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCEBUSEN1_EVENT_BUS_SELECTS: MCEBUSEN0:2 control EBus outputs. Bits 0:5 control EBus0, 6:1 Ebus1, and so on <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MCS Event Bus Enable2 (MCEBUSEN2)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010FA6"</A>000000000C010FA6 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.MISC.MBA_SCOMFIR.MCEBUSEN2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.MCEBUSEN2_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCEBUSEN2_EVENT_BUS_SELECTS: MCEBUSEN0:2 control EBus outputs. Bits 0:5 control EBus0, 6:1 Ebus1, and so on <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MCS Event Bus Enable3 (MCEBUSEN3)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010FA7"</A>000000000C010FA7 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.MISC.MBA_SCOMFIR.MCEBUSEN3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.MCEBUSEN3_Q_NO_REAL_ADJUST_0_INST.LATC.L2(0:19) [00000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCEBUSEN3_EVENT_BUS_EN: Controls mc_pb_ebus_en(0:15) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCEBUSEN3_EVENT_BUS_ENABLE: Controls mc_pb_ebus_enable, also used for internal EBus logic clock gating <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MCEBUSEN3_EVENT_BUS_EXTENDED_SELECT: Selects between one of 6 setups for the PBI PMU event bus; synchronous domain. <BR>000 = cmdlist ebus(0:31), event16a = 0 <BR>001 = cmdlist ebus(0:31), event16a is active <BR>010 = dstl/ustl ebus(0:23) & cmdlist ebus (0:7) <BR>011 = dstl/ustl ebus(0:23) & cmdlist ebus (8:15) <BR>100 = dstl/ustl ebus(0:23) & cmdlist ebus (16:23), event16a = 0 <BR>101 = dstl/ustl ebus(0:23) & cmdlist ebus (24:31) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MISC Error report register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010FE7"</A>000000000C010FE7 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.MISC.MBA_SCOMFIR.MBA_MCBERRPTQ</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>details errors reported in fir(2) </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=25><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.AACR_PARITYQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.MCDBG_PARITYQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.WATCFG0_ERRPT.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.WATCFG1_ERRPT.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.WATCFG2_ERRPT.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.WATCFG3_ERRPT.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.WATFNA_ERRPT.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.WATFNB_ERRPT.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.WATFNC_ERRPT.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.WATFND_ERRPT.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.WATFNSEL_ERRPT.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.WATCTL_ERRPT.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.MCEBUSEN0_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.MCEBUSEN1_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.MCEBUSEN2_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.MCEBUSEN3_PEQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.WATMSKA0_ERRPT.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.WATMSKA1_ERRPT.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.WATMSKB0_ERRPT.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.WATMSKB1_ERRPT.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.WATPATA0_ERRPT.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.WATPATA1_ERRPT.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.WATPATB0_ERRPT.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.WATPATB1_ERRPT.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MBA_MCBERRPTQ_AACR_PARITY_HOLD_OUT: Array Access Control Register (AACR) parity error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:4</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MBA_MCBERRPTQ_MCDBG_PARITY_HOLD_OUT: mcdbg register parity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>watcfg0_pe_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>watcfg1_pe_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>watcfg2_pe_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>watcfg3_pe_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>watfna_pe_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>watfnb_pe_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>watfnc_pe_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>watfnd_pe_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>watfnsel_pe_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>watctl_pe_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MBA_MCBERRPTQ_MCEBUSEN0_PE_HOLD_OUT: mcebusen0 register parity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MBA_MCBERRPTQ_MCEBUSEN1_PE_HOLD_OUT: mcebusen1 register parity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MBA_MCBERRPTQ_MCEBUSEN2_PE_HOLD_OUT: mcebusen2 register parity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MBA_MCBERRPTQ_MCEBUSEN3_PE_HOLD_OUT: mcebusen3 register parity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>watmska0_pe_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>watmska1_pe_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>watmskb0_pe_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>watmskb1_pe_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>watpata0_pe_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>watpata1_pe_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>watpatb0_pe_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>watpatb1_pe_hold_out</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug bus data source select</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C010FEC"</A>000000000C010FEC (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>MCP.MISC.MBA_SCOMFIR.DBGSRC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Selects debug bus data source for both MC channels </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>MCP.MISC.MBA_SCOMFIR.CFG_DBGSRC_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBGSRC_CFG_DBG_INDEX0: Selects data source for slice 0 (bits 0:21) of debug bus. <BR>Bits 0:3 select the source macro: <BR> 0000 = PBI <BR> 0001 = CMDLIST <BR> 0010 = READ <BR> 0011 = WRITE <BR> 0100 = WDF <BR> 0101 = ENCRYPT <BR> 0110 = DECRYPT <BR> 0111 = USTL <BR> 1000 = DSTL <BR> 1001 = MISC <BR> 1111 = off/disabled <BR>Bits 4:15 select signals within the macro. <BR>The debug bus latches are clock gated (not clocking) when all 4 slices are set to off/disabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBGSRC_CFG_DBG_INDEX1: Selects data source for slice 1 (bits 22:43) of debug bus. <BR>Index1 uses the same encoding as Index0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBGSRC_CFG_DBG_INDEX2: Selects data source for slice 2 (bits 44:65) of debug bus. <BR>Index2 uses the same encoding as Index0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBGSRC_CFG_DBG_INDEX3: Selects data source for slice 1 (bits 66:87) of debug bus. <BR>Index3 uses the same encoding as Index0. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OMI-DL common FIR Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011400"</A>000000000C011400 (SCOM)<BR>
<A NAME="000000000C011401"</A>000000000C011401 (SCOM1)<BR>
<A NAME="000000000C011402"</A>000000000C011402 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.MC_OMI_FIR_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.FIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR.LATC.L2(0:61) [00000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_FATAL_ERROR: OMI-DL0 fatal_error - see error hold register(54 to 63) for details <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_DATA_UE: OMI-DL0 UE on data flit - see error hold register(50 to 51) for details <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_FLIT_CE: OMI-DL0 CE on TL flit - see error hold register(48 to 49) for details <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CRC_ERROR: OMI-DL0 detected a CRC error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_NACK: OMI-DL0 received a nack <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_X4_MODE: OMI-DL0 running in degraded mode - see error hold register(44 to 45) for details <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_EDPL: OMI-DL0 parity error detection on a lane - see error hold register(34 to 43) for details <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_TIMEOUT: OMI-DL0 retrained due to no forward progress <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_REMOTE_RETRAIN: OMI-DL0 remote side initiated a retrain <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_ERROR_RETRAIN: OMI-DL0 retrain due to internal error or software initiated - see error hold register(28 to 31) for details <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_EDPL_RETRAIN: OMI-DL0 threshold reached - see error hold register(25 to 27) for details <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_TRAINED: OMI-DL0 trained <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_ENDPOINT_FIR0: OMI-DL0 endpoint error bit 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_ENDPOINT_FIR1: OMI-DL0 endpoint error bit 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_ENDPOINT_FIR2: OMI-DL0 endpoint error bit 2 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_ENDPOINT_FIR3: OMI-DL0 endpoint error bit 3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_ENDPOINT_FIR4: OMI-DL0 endpoint error bit 4 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_ENDPOINT_FIR5: OMI-DL0 endpoint error bit 5 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_ENDPOINT_FIR6: OMI-DL0 endpoint error bit 6 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_ENDPOINT_FIR7: OMI-DL0 endpoint error bit 7 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_FATAL_ERROR: OMI-DL1 fatal_error - see error hold register(54 to 63) for details <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_DATA_UE: OMI-DL1 UE on data flit - see error hold register(50 to 51) for details <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_FLIT_CE: OMI-DL1 CE on TL flit - see error hold register(48 to 49) for details <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CRC_ERROR: OMI-DL1 detected a CRC error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_NACK: OMI-DL1 received a nack <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_X4_MODE: OMI-DL1 running in degraded mode - see error hold register(44 to 45) for details <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_EDPL: OMI-DL1 parity error detection on a lane - see error hold register(34 to 43) for details <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_TIMEOUT: OMI-DL1 retrained due to no forward progress <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_REMOTE_RETRAIN: OMI-DL1 remote side initiated a retrain <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_ERROR_RETRAIN: OMI-DL1 retrain due to internal error or software initiated - see error hold register(28 to 31) for details <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_EDPL_RETRAIN: OMI-DL1 threshold reached - see error hold register(25 to 27) for details <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_TRAINED: OMI-DL1 trained <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_ENDPOINT_FIR0: OMI-DL1 endpoint error bit 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_ENDPOINT_FIR1: OMI-DL1 endpoint error bit 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_ENDPOINT_FIR2: OMI-DL1 endpoint error bit 2 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_ENDPOINT_FIR3: OMI-DL1 endpoint error bit 3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_ENDPOINT_FIR4: OMI-DL1 endpoint error bit 4 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_ENDPOINT_FIR5: OMI-DL1 endpoint error bit 5 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_ENDPOINT_FIR6: OMI-DL1 endpoint error bit 6 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_ENDPOINT_FIR7: OMI-DL1 endpoint error bit 7 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL2_UNUSED: OMI-DL2 unused <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PERF_MON_WRAPPED: performance monitor wrapped <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OMI-DL common FIR Mask Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011403"</A>000000000C011403 (SCOM)<BR>
<A NAME="000000000C011404"</A>000000000C011404 (SCOM1)<BR>
<A NAME="000000000C011405"</A>000000000C011405 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.MC_OMI_FIR_MASK_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.FIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR_MASK.LATC.L2(0:61) [00000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_FIR_ERROR_MASK: Mask corresponding fir bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_FIR_ERROR_MASK: Mask corresponding fir bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL2_FIR_ERROR_MASK: dl2_unused <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PERF_MON_WRAPPED_MASK: performance monitor wrapped mask <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OMI-DL common FIR Action 0 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011406"</A>000000000C011406 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.MC_OMI_FIR_ACTION0_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.FIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION0.FIR_ACTION0.LATC.L2(0:61) [00000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MC_OMI_FIR_ACTION0: PowerBus FIR MSB of action select for corresponding bit in FIR <BR> (Action0,Action1) = Action Select <BR> (0,0) = Checkstop <BR> (0,1) = Recoverable Error to Service Processor <BR> (1,0) = Special Attention to Service Processor <BR> (1,1) = Invalid <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OMI-DL common FIR Action 1 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011407"</A>000000000C011407 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.MC_OMI_FIR_ACTION1_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.FIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION1.FIR_ACTION1.LATC.L2(0:61) [00000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MC_OMI_FIR_ACTION1: OMI-DL FIR LSB of action select for corresponding bit in FIR <BR> (Action0,Action1) = Action Select <BR> (0,0) = Checkstop <BR> (0,1) = Recoverable Error to Service Processor <BR> (1,0) = Special Attention to Service Processor <BR> (1,1) = Invalid <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OMI-DL FIR WOF Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011408"</A>000000000C011408 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.MC_OMI_FIR_WOF_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Who is on first register indicates which error occurred first <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.FIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.WOF_LAT_YES.WOF.LATC.L2(0:61) [00000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MC_OMI_FIR_WOF: WOF Register locks on first error <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OMI-CMN TX Sync register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C01140D"</A>000000000C01140D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.TX_SYNC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL_SYNC_CFG_Q_32_INST.LATC.L2(0:32) [000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:30</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_TX_SYNC_ENA: TX Sync Enable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_TX_SYNC_DL7_DELAY: Number of cycles to delay the sync pulse to dl7 <BR> The number of physical staging latches plus this delay number must be equal for all 8 DLs <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_TX_SYNC_DL6_DELAY: Number of cycles to delay the sync pulse to dl6 <BR> The number of physical staging latches plus this delay number must be equal for all 8 DLs <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_TX_SYNC_DL5_DELAY: Number of cycles to delay the sync pulse to dl5 <BR> The number of physical staging latches plus this delay number must be equal for all 8 DLs <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_TX_SYNC_DL4_DELAY: Number of cycles to delay the sync pulse to dl4 <BR> The number of physical staging latches plus this delay number must be equal for all 8 DLs <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_TX_SYNC_DL3_DELAY: Number of cycles to delay the sync pulse to dl3 <BR> The number of physical staging latches plus this delay number must be equal for all 8 DLs <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_TX_SYNC_DL2_DELAY: Number of cycles to delay the sync pulse to dl2 <BR> The number of physical staging latches plus this delay number must be equal for all 8 DLs <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_TX_SYNC_DL1_DELAY: Number of cycles to delay the sync pulse to dl1 <BR> The number of physical staging latches plus this delay number must be equal for all 8 DLs <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_TX_SYNC_DL0_DELAY: Number of cycles to delay the sync pulse to dl0 <BR> The number of physical staging latches plus this delay number must be equal for all 8 DLs <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OMI-CMN Configuration register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C01140E"</A>000000000C01140E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.CMN_CONFIG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.CMN_CONFIG_Q_63_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MESO_BUFFER_ENABLE: Meso buffer enable - when not set, async buffers will be used <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MESO_BUFFER_START_BUFFER: Starting buffer entry to use when meso buffer is enabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_SPARE: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_RX_EDGE_ENA: When enabled the training will align the recovered capture clock falling edge to the grid clock falling edge before attempting to block lock <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_RX_EDGE_MARGIN: Rx edge margin - number of UI to move away from having the recovered capture clocks in phase with the grid clock <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_PSAV_STS_ENABLE: When enabled use the psave status inputs from the PHY to determine when the PHY is ready to be retrained. When disabled, use the timer values. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_RECAL_TIMER: Calibration timer - amount of time betweem re-calibration for a given lane <BR> 000 - disabled <BR> 001 - 25 ms <BR> 010 - 50 ms <BR> 011 - 100 ms <BR> 100 - 200 ms <BR> 101 - 400 ms <BR> 110 - 800 ms <BR> 111 - 1600 ms <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_1US_TMR: Number of cycles in 1us. Needs to be changed based on clock frequency <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_DBG_EN: Enable the debug logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_DBG_SEL: Debug select <BR> 000 - zeros <BR> 001 - DL0 trace information <BR> 010 - DL1 trace information <BR> 011 - zeros <BR> 100 - trace information common macro 0 <BR> 101 - trace information common macro 2 <BR> 110 - 22 bits from common 0 plus <BR> 11 bits from all 3 DLs plus <BR> 33 bits from common macro 2 <BR> 111 - zeros <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_RD_RST: Reset the PMU counters when the PMU counters are read <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_PRE_SCALAR: PMU prescalar value <BR> 000 - 16 bit prescalar <BR> 001 - 8 bit prescalar <BR> 100 - 20 bit prescalar <BR> 111 - no prescalar <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_FREEZE: PMU freeze mode - when set, the PMU will stop all counters when 1 of the counters wraps. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_PORT_SEL: PMU port select - select which of the 8 groups of inputs will be used by the PMU. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_CNTR3_PS: PMU cntr3 pair selector <BR> 00 - select even bit <BR> 01 - select odd bit <BR> 10 - select and of both bits <BR> 11 - select xor of both bits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_CNTR3_ES: PMU cntr3 event selector <BR> 00 - pmu input signals 0:1 <BR> 01 - pmu input signals 2:3 <BR> 10 - pmu input signals 4:5 <BR> 11 - pmu input signals 6:7 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_CNTR2_PS: PMU cntr2 pair selector <BR> 00 - select even bit <BR> 01 - select odd bit <BR> 10 - select and of both bits <BR> 11 - select xor of both bits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_CNTR2_ES: PMU cntr2 event selector <BR> 00 - pmu input signals 0:1 <BR> 01 - pmu input signals 2:3 <BR> 10 - pmu input signals 4:5 <BR> 11 - pmu input signals 6:7 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_CNTR1_PS: PMU cntr1 pair selector <BR> 00 - select even bit <BR> 01 - select odd bit <BR> 10 - select and of both bits <BR> 11 - select xor of both bits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_CNTR1_ES: PMU cntr1 event selector <BR> 00 - pmu input signals 0:1 <BR> 01 - pmu input signals 2:3 <BR> 10 - pmu input signals 4:5 <BR> 11 - pmu input signals 6:7 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_CNTR0_PS: PMU cntr0 pair selector <BR> 00 - select even bit <BR> 01 - select odd bit <BR> 10 - select and of both bits <BR> 11 - select xor of both bits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_CNTR0_ES: PMU cntr0 event selector <BR> 00 - pmu input signals 0:1 <BR> 01 - pmu input signals 2:3 <BR> 10 - pmu input signals 4:5 <BR> 11 - pmu input signals 6:7 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_CNTR3_PE: PMU cntr3 positive edge select <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_CNTR2_PE: PMU cntr2 positive edge select <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_CNTR1_PE: PMU cntr1 positive edge select <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_CNTR0_PE: PMU cntr0 positive edge select <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_CNTR3_EN: PMU cntr3 enable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_CNTR2_EN: PMU cntr2 enable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_CNTR1_EN: PMU cntr1 enable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_CNTR0_EN: PMU cntr0 enable <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OMI-CMN Configuration register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C01140F"</A>000000000C01140F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.PMU_CNTR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.PMU.GRP03_CNT_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.PMU.GRP02_CNT_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.PMU.GRP01_CNT_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.PMU.GRP00_CNT_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_PMU3: PMU cntr3 counter <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_PMU2: PMU cntr3 counter <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_PMU1: PMU cntr3 counter <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_PMU0: PMU cntr3 counter <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OMI-DL0 Configuration0 register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011410"</A>000000000C011410 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.DL0_CONFIG0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL0_CONFIG0_Q_63_NO_REAL_ADJUST_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_ENABLE: dl0 enabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_CFG_SPARE: dl0 Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_CFG_TL_CREDITS: dl0 TL credits - Maximum number of credits that can be sent to the TL <BR> Note: want to keep this number just large enough to prevent dead cycles to allow TL to TL credits to be returned quickly <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_TL_EVENT_ACTIONS: dl0 TL event actions <BR> Bit 0 = Freeze all <BR> Bit 1 = Freeze afu, leave TL and DL running <BR> Bit 2 = Trigger Internal Logic Analyzers <BR> Bit 3 = Bring down the link <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_TL_ERROR_ACTIONS: dl0 TL error actions <BR> Bit 0 = Freeze all <BR> Bit 1 = Freeze afu, leave TL and DL running <BR> Bit 2 = Trigger Internal Logic Analyzers <BR> Bit 3 = Bring down the link <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_FWD_PROGRESS_TIMER: dl0 no forward progress timer <BR> "0000" - 1 us <BR> "0001" - 2 us <BR> "0010" - 4 us <BR> "0011" - 8 us <BR> "0100" - 16 us <BR> "0101" - 32 us <BR> "0110" - 64 us <BR> "0111" - 128 us <BR> "1000" - 256 us <BR> "1001" - 512 us <BR> "1010" - 1 ms <BR> "1011" - 2 ms <BR> "1100" - 4 ms <BR> "1101" - 8 ms <BR> "1110" - 16 ms <BR> "1111" - disabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_REPLAY_RSVD_ENTRIES: There are 256 - 16B entries in the replay buffer. This value multiplied by 32 <BR>is the number of entries that can be reserved for testing buffer full conditions. A value of F is reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_DEBUG_SELECT: dl0 trace mux select <BR> "000" = zeros <BR> "001" = RX information <BR> "010" = TX flit information <BR> "011" = Tx training information <BR> "100" = 11 bits of RX information <BR> "101" = 11 bits of TX flit information <BR> "110" = 11 bits of Tx training information <BR> "111" = Default Trace <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_DEBUG_ENABLE: dl0 trace enable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_DL2TL_DATA_PARITY_INJECT: dl0 inject a dl2tl parity error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_DL2TL_CONTROL_PARITY_INJECT: dl0 Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_ECC_UE_INJECTION: dl0 inject a ECC UE error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_ECC_CE_INJECTION: dl0 inject a ECC CE error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_FP_DISABLE: dl0 fastpath disabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_UNUSED2: dl0 Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_TX_LN_REV_ENA: When set will allow dl0 to perform tx lane reversals. When not set, will flag an error if the remote side requested it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_128_130_ENCODING_ENABLED: dl0 128/130 encoding enabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_PHY_CNTR_LIMIT: dl0 PHY control mode - determines the amount of time needed to receive pattern A or pattern B <BR> x"0" = 1 us <BR> x"1" = 50 us <BR> x"2" = 100 us <BR> x"3" = 200 us <BR> x"4" = 500 us <BR> x"5" = 1 ms <BR> x"6" = 2 ms <BR> x"7" = 3 ms <BR> x"8" = 4 ms <BR> x"9" = 5 ms <BR> x"A" = 6 ms <BR> x"B" = 8 ms <BR> x"C" = 10 ms <BR> x"D" = 15 ms <BR> x"E" = 30 ms <BR> x"F" = 60 ms <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_RUNLANE_OVRD_ENABLE: When enabled, the dl0 will drive run lane to the PHY for all training states. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_PWRMGT_ENABLE: dl0 power management enabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_QUARTER_WIDTH_BACKOFF_ENABLE: dl0 x1 backoff enabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_HALF_WIDTH_BACKOFF_ENABLE: dl0 x4 backoff enabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_SUPPORTED_MODES: dl0 supported link widths <BR> Bit 0 - x4+1 <BR> Bit 1 - x16 <BR> Bit 2 - x8 <BR> Bit 3 - x4 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_TRAIN_MODE: dl0 train mode <BR> 0000 - tx zeros <BR> 0001 - tx pattern A <BR> 0010 - tx pattern B <BR> 0011 - tx sync pattern <BR> 0100 - tx training state 1 <BR> 0101 - tx training state 2 <BR> 0110 - tx training state 3 <BR> 0111 - tx training state 0 <BR> 1xxx - enable automatic training <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_VERSION: dl0 version number <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_RETRAIN: dl0 retrain - Reset dl0 back to training state 4 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_RESET: dl0 reset - Reset dl0 back to traning state 0 <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OMI-DL0 Configuration1 register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011411"</A>000000000C011411 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.DL0_CONFIG1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL0_CONFIG1_Q_63_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_CFG1_SPARE: dl0 Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_LANE_WIDTH: Configuration override to select lane width for dynamic lane power down modes. <BR> "00" = TL controlled via sideband ports <BR> "01" = DL override to x2 <BR> "10" = DL override to x4 <BR> "11" = DL override to x8 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_PREIPL_PRBS_ENA: dl0 pre ipl prbs pattern transmit enable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_PREIPL_PRBS_TIME: dl0 pre ipl prbs timer <BR> "000" = 256 us <BR> "001" = 1 us <BR> "010" = 4 ms <BR> "011" = 16 ms <BR> "100" = 64 ms <BR> "101" = 256 ms <BR> "110" = 1 s <BR> "111" = 4 s <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_B_HYSTERESIS: Number of consecutive pattern B seen before indicating received pattern B. <BR> "0000" = 16 <BR> "0001" = 24 <BR> "0010" = 32 <BR> "0011" = 40 <BR> "0100" = 48 <BR> "0101" = 56 <BR> "0110" = 64 <BR> "0111" = 72 <BR> "1000" = 80 <BR> "1001" = 96 <BR> "1010" = 128 <BR> "1011" = 256 <BR> "1100" = 512 <BR> "1101" = 1K <BR> "1110" = 2K <BR> "1111" = 4K <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_A_HYSTERESIS: Number of consecutive pattern A seen before indicating received pattern A. <BR> "0000" = 16 <BR> "0001" = 24 <BR> "0010" = 32 <BR> "0011" = 48 <BR> "0100" = 64 <BR> "0101" = 96 <BR> "0110" = 128 <BR> "0111" = 256 <BR> "1000" = 512 <BR> "1001" = 1024 <BR> "1010" = 2K <BR> "1011" = 4K <BR> "1100" = 8K <BR> "1101" = 16K <BR> "1110" = 32K <BR> "1111" = 64K <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_B_PATTERN_LENGTH: Number of consecutive 1s and 0s needed to represent training Pattern B=> "11111111111111110000000000000000" <BR> "00" = two Xs => "11111111111111XX00000000000000XX" <BR> "10" = four Xs => "111111111111XXXX000000000000XXXX" <BR> "01" = one Xs => "111111111111111X000000000000000X" <BR> "11" = same as "10" <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_A_PATTERN_LENGTH: Number of consecutive 1s and 0s needed to represent training Pattern A => "1111111100000000" <BR> "00" = two Xs => "111111XX000000XX" <BR> "10" = four Xs => "1111XXXX0000XXXX" <BR> "01" = one Xs => "1111111X0000000X" <BR> "11" = same as "10" <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_TX_PERF_DEGRADED: "00" = if tx perf is degraded by 1% set error bit 25 <BR> "01" = if tx perf is degraded by 2% set error bit 25 <BR> "10" = if tx perf is degraded by 3% set error bit 25 <BR> "11" = if tx perf is degraded by 4% set error bit 25 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_RX_PERF_DEGRADED: "00" = if rx performance is degraded by 1% set error bit 26 <BR> "01" = if rx perf is degraded by 2% set error bit 26 <BR> "10" = if rx perf is degraded by 3% set error bit 26 <BR> "11" = if rx perf is degraded by 4% set error bit 26 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_TX_LANES_DISABLE: if bit 39 is set, tx lane 7 is disabled <BR>if bit 38 is set, tx lane 6 is disabled <BR>if bit 37 is set, tx lane 5 is disabled <BR>if bit 36 is set, tx lane 4 is disabled <BR>if bit 35 is set, tx lane 3 is disabled <BR>if bit 34 is set, tx lane 2 is disabled <BR>if bit 33 is set, tx lane 1 is disabled <BR>if bit 32 is set, tx lane 0 is disabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_RX_LANES_DISABLE: if bit 31 is set, RX lane 7 is disabled <BR>if bit 30 is set, RX lane 6 is disabled <BR>if bit 29 is set, RX lane 5 is disabled <BR>if bit 28 is set, RX lane 4 is disabled <BR>if bit 27 is set, RX lane 3 is disabled <BR>if bit 26 is set, RX lane 2 is disabled <BR>if bit 25 is set, RX lane 1 is disabled <BR>if bit 24 is set, RX lane 0 is disabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_MACRO_DBG_SEL: Allows each macro to select different things to send to the debug bus <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_RESET_ERR_HLD: dl0 reset the error hold register when it is read <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_RESET_ERR_CAP: dl0 reset the error capture register when it is read <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_RESET_TSHD_REG: dl0 reset the edpl threshold register when it is read <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_RESET_RMT_MSG: dl0 reset the remote register when it is read <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_INJECT_CRC_DIRECTION: dl0 inject crc direction <BR> "0" = RX <BR> "1" = TX <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_INJECT_CRC_RATE: dl0 crc injection rate <BR> "0000" = 1 us <BR> "0001" = 8 us <BR> "0010" = 64 us <BR> "0011" = 512 us <BR> "0100" = 4 ms <BR> "0101" = 32 ms <BR> "0110" = 256 ms <BR> "0111" = 2 s <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_INJECT_CRC_LANE: dl0 inject crc error on lane number <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_INJECT_CRC_ERROR: dl0 inject crc error enable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_EDPL_TIME: dl0 edpl time window <BR> "0000" = no time window <BR> "0001" = 4 us <BR> "0010" = 32 us <BR> "0011" = 256 us <BR> "0100" = 2 ms <BR> "0101" = 16 ms <BR> "0110" = 128 ms <BR> "0111" = 1 s <BR> "1000" = 8 s <BR> "1001" = 64 s <BR> "1010" = 512 s <BR> "1011" = 4 ks <BR> "1100" = 32 ks <BR> "1101" = 256 ks <BR> "1110" = 2 Ms <BR> "1111" = 16 Ms <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_EDPL_THRESHOLD: dl0 edpl threshold <BR> "000" = disabled <BR> "001" = 2 errors <BR> "010" = 4 errors <BR> "011" = 8 errors <BR> "100" = 16 errors <BR> "101" = 32 errors <BR> "110" = 64 errors <BR> "111" = 128 errors <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_EDPL_ENA: dl0 error detection per lane "edpl" enable <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DL0 Error Mask Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011412"</A>000000000C011412 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.DL0_ERROR_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL0_MASK_Q_47_INST.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_47: dl0 mask for remote link error bit 7 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_46: dl0 mask for remote link error bit 6 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_45: dl0 mask for remote link error bit 5 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_44: dl0 mask for remote link error bit 4 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_43: dl0 mask for remote link error bit 3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_42: dl0 mask for remote link error bit 2 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_41: dl0 mask for remote link error bit 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_40: dl0 mask for remote link error bit 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_39: dl0 mask for training done <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_38: dl0 mask for tx performance threshold breached</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_37: dl0 mask for rx performance threshold breached</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_36: dl0 mask for EDPL threshold reached</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_35: dl0 mask for received illegal sync header</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_34: dl0 mask for deskew overflow</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_33: dl0 mask for lost block lock</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_32: dl0 mask for software retrain</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_31: dl0 mask for remote side started retraining</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_30: dl0 mask for no forward progress timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_29: dl0 mask for spare bit 29 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_28: dl0 mask for spare bit 28 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_27: dl0 mask for edpl parity error on lane 7 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_26: dl0 mask for edpl parity error on lane 6 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_25: dl0 mask for edpl parity error on lane 5 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_24: dl0 mask for edpl parity error on lane 4 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_23: dl0 mask for edpl parity error on lane 3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_22: dl0 mask for edpl parity error on lane 2 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_21: dl0 mask for edpl parity error on lane 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_20: dl0 mask for edpl parity error on lane 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_19: dl0 mask for rx side in x4 mode <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_18: dl0 mask for tx side in x4 mode <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_17: dl0 mask for nack received <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_16: dl0 mask for crc error detected <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_15: dl0 mask for ECC CE error replay buffer <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_14: dl0 mask for ECC CE error frame buffer <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_13: dl0 mask for ECC UE on data flit replay buffer <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_12: dl0 mask for ECC UE on data flit frame buffer <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_11: dl0 mask for spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_10: dl0 mask for spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_09: dl0 mask for spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_08: dl0 mask for RX receiving slow A <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_07: dl0 mask for RX receiving illegal run length <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_06: dl0 mask for control parity error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_05: dl0 mask for spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_04: dl0 mask for truncated flit from TL <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_03: dl0 mask for illegal run length from TL <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_02: dl0 mask for Ack pointer overflow <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_01: dl0 mask for UE on control flit replay buffer <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_00: dl0 mask for UE on control flit frame buffer <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DL0 Error Hold Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011413"</A>000000000C011413 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.DL0_ERROR_HOLD</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL0_ERROR_STATUS.HOLD_LATCH_INST.HOLD.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_47: dl0 c_err_rpt for remote link error bit 7</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_46: dl0 c_err_rpt for remote link error bit 6</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_45: dl0 c_err_rpt for remote link error bit 5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_44: dl0 c_err_rpt for remote link error bit 4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_43: dl0 c_err_rpt for remote link error bit 3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_42: dl0 c_err_rpt for remote link error bit 2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_41: dl0 c_err_rpt for remote link error bit 1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_40: dl0 c_err_rpt for remote link error bit 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_39: dl0 c_err_rpt for training done</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_38: dl0 c_err_rpt for TX perfromance threshold breached</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_37: dl0 c_err_rpt for RX perfromance threshold breached</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_36: dl0 c_err_rpt for EDPL threshold reached</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_35: dl0 c_err_rpt for received illegal sync header</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_34: dl0 c_err_rpt for deskew overflow</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_33: dl0 c_err_rpt for lost block lock</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_32: dl0 c_err_rpt for software retrain</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_31: dl0 c_err_rpt for remote side started retraining</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_30: dl0 c_err_rpt for no forward progress timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_29: dl0 c_err_rpt for Tx_Flit macro detected a reason to retrain the link. Look at CYA register for details</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_28: dl0 c_err_rpt for DL forced retrain. Recal timeout, Power management wake timeout, or training timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_27: dl0 c_err_rpt for edpl parity error on lane 7</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_26: dl0 c_err_rpt for edpl parity error on lane 6</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_25: dl0 c_err_rpt for edpl parity error on lane 5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_24: dl0 c_err_rpt for edpl parity error on lane 4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_23: dl0 c_err_rpt for edpl parity error on lane 3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_22: dl0 c_err_rpt for edpl parity error on lane 2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_21: dl0 c_err_rpt for edpl parity error on lane 1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_20: dl0 c_err_rpt for edpl parity error on lane 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_19: dl0 c_err_rpt for rx side in x4 mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_18: dl0 c_err_rpt for tx side in x4 mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_17: dl0 c_err_rpt for nack received</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_16: dl0 c_err_rpt for crc error detected</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_15: dl0 c_err_rpt for ECC CE error replay buffer</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_14: dl0 c_err_rpt for ECC CE error frame buffer</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_13: dl0 c_err_rpt for ECC UE on data flit replay buffer</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_12: dl0 c_err_rpt for ECC UE on data flit frame buffer</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_11: dl0 c_err_rpt for spare</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_10: dl0 c_err_rpt for Flit Hammer. Detected a possible DI and brought the link down to prevent the potential data corruption</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_09: dl0 c_err_rpt for Illegal Tx Lane reversal request</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_08: dl0 c_err_rpt for RX receiving slow A</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_07: dl0 c_err_rpt for RX receiving illegal run length</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_06: dl0 c_err_rpt for control parity error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_05: dl0 c_err_rpt for spare</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_04: dl0 c_err_rpt for truncated flit from TL</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_03: dl0 c_err_rpt for illegal run length from TL</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_02: dl0 c_err_rpt for Ack pointer overflow</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_01: dl0 c_err_rpt for UE on control flit replay buffer</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_00: dl0 c_err_rpt for UE on control flit frame buffer</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DL0 Error Capture Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011414"</A>000000000C011414 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.DL0_ERROR_CAPTURE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL0_ERROR_CAPTURE_Q_62_INST.LATC.L2(56:62) [0000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_ERROR_CAPTURE_INFO: dl0 error capture information</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DL0 Error Capture Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011415"</A>000000000C011415 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.DL0_EDPL_MAX_COUNT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL0_MAX_COUNT_Q_63_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_EDPL_L7_MAX_COUNT: dl0 lane 7 edpl max</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_EDPL_L6_MAX_COUNT: dl0 lane 6 edpl max</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_EDPL_L5_MAX_COUNT: dl0 lane 5 edpl max</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_EDPL_L4_MAX_COUNT: dl0 lane 4 edpl max</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_EDPL_L3_MAX_COUNT: dl0 lane 3 edpl max</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_EDPL_L2_MAX_COUNT: dl0 lane 2 edpl max</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_EDPL_L1_MAX_COUNT: dl0 lane 1 edpl max</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_EDPL_L0_MAX_COUNT: dl0 lane 0 edpl max</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DL 0 status register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011416"</A>000000000C011416 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.DL0_STATUS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL0_STATUS_Q_63_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_TRAINED_MODE: trained mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_RX_LANE_REVERSED: rx_lane_reversed</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_TX_LANE_REVERSED: tx_lane_reversed</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_IDLE_SIZE: Negotiated idle width size. <BR> "1" = short 16 byte idles <BR> "0" = long 64 byte idles <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_ACK_PTRS_EQUAL: ack_ptrs_equal</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_RSVD1: rsvd1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_REQUESTED_LN_WIDTH: Requested lane width. When the DL overrides the TL, these will reflect the DL configuration register, otherwise it will reflect the TL inputs. <BR> "00" = x8 <BR> "01" = x2 <BR> "10" = x4 <BR> "11" = x8 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_ACTUAL_LN_WIDTH: Actual lane width. Will reflect the actual width being used while lanes are being powered on. <BR> "00" = training or currently changing width <BR> "01" = x2 <BR> "10" = x4 <BR> "11" = x8 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_TX_TRAINED_LANES: tx_trained_lanes</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_RX_TRAINED_LANES: rx_trained_lanes</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:46</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_ENDPOINT_INFO: endpoint_info</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_PM_DISABLED: PM disabled due to one side not being enabled, or error detected that prevented PM</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_RSVD2: rsvd2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_TRAINING_STATE_MACHINE: training_state_machine</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:54</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_RSVD3: rsvd3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_DESKEW_DONE: deskew_done</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_LANES_DISABLED: lanes_disabled</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DL 0 training status register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011417"</A>000000000C011417 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.DL0_TRAINING_STATUS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL0_TRAINING_STATUS_Q_63_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_RX_PATTERN_A: rx_pattern_a</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_RX_PATTERN_B: rx_pattern_b</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_SYNC_PATTERN: sync_pattern</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_PHY_INIT_DONE: phy_init_done</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_BLOCK_LOCKED: block_locked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_RX_TS1: rx_ts1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_RX_TS2: rx_ts2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_RX_TS3: rx_ts3</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PowerBus dl 0 Endpoint Config register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011418"</A>000000000C011418 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.DL0_DLX_CONFIG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL0_RMT_CONFIG_Q_31_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DLX0: (null) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DL0 remote information</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011419"</A>000000000C011419 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.DL0_DLX_INFO</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL0_RMT_MESSAGE_Q_63_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_DLX_INFO: dlx_info</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>The 40 error bits are grouped together based on which fir bit that error sets</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C01141D"</A>000000000C01141D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.DL0_ERROR_ACTION</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL0_ERROR_ACTION_Q_47_INST.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_FIR11_ACTION: Error message to send for fir group 11. (Training Done)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_FIR10_ACTION: Error message to send for fir group 10 (EDPL or Performance Threshold Reached)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_FIR9_ACTION: Error message to send for fir group 9 (Retrain due to internal error or software initiated)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_FIR8_ACTION: Error message to send for fir group 8 (Remote side initiated retrain)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_FIR7_ACTION: Error message to send for fir group 7 (Retrain due to no fwd progress)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_FIR6_ACTION: Error message to send for fir group 6 (Parity EDPL)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_FIR5_ACTION: Error message to send for fir group 5 (Degraded Mode)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_FIR4_ACTION: Error message to send for fir group 4 (Nack)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_FIR3_ACTION: Error message to send for fir group 3 (CRC Error)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_FIR2_ACTION: Error message to send for fir group 2 (CE on TL Flit)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_FIR1_ACTION: Error message to send for fir group 1 (UE on Data Flit)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_FIR0_ACTION: Error message to send for fir group 0 (Fatal Errors)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DL0 Debug Aid</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C01141E"</A>000000000C01141E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.DL0_DEBUG_AID</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL0_DEBUG_AID_Q_17_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53:54</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL0_DEBUG_AID_Q_17_INST.LATC.L2(8:9) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL0_DEBUG_AID_Q_17_INST.LATC.L2(10:17) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_DEBUG_AID_RX_LANE_INVERTED: For lanes(7:0), indicates this lane has detected and corrected a P/N swap</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:52</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_DEBUG_AID_PRBS_IS_DIS: PRBS disable - when set, the prbs15 checker will mask this DLs inside lanes when sending the prbs error back to the PHY <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_DEBUG_AID_PRBS_OS_DIS: PRBS disable - when set, the prbs15 checker will mask this DLs outside lanes when sending the prbs error back to the PHY <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_DEBUG_AID_PRBS_STS: Per lane status of the prbs15 checker. The remote side TX must be transmitting a prbs15 before clearing the reset for this field to be valid</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PowerBus dl 0 CYA bits register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C01141F"</A>000000000C01141F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.DL0_CYA_BITS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL0_CYA_BITS_Q_63_NO_REAL_ADJUST_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_PRBS15_NPRBS7_0: Which prbs checking version to use. When set to 1, will use the PRBS 15 <BR>checker, when set to a 0, will use the PRBS7 checker <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_BITS0_RSVD0: Chicken switch control bits. Axone only implemented bits 31:0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_CS_DEAD_CYCLE0: Select to have data_stalled and dead_cycle signals be independent of each other. <BR>When deasserted, data_stalled will be ORed with dead cycle and sent on dead cycle. - HW555009 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_CS_ALL_INIT_DONES0: Select to allow individual init_dones to control the per lane functions. - HW550120 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_CS_STS_REG_UPDATE0: Select to override back to updating the status register on unexpected retrains - HW533717 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_RX_PN_SWAP_OVERRIDE_SELECT0: Select to override the RX P/N swap detection with the forced values <BR> from bits 39:32. Override enabled when set to 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_RX_PN_SWAP_OVERRIDE0: Override lane P/N swap for lanes 7:0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_BITS0_RSVD1: Chicken switch control bits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_CS_HW554143_0: Chicken Switch to revert to dd1 function for HW554143. Grid strobe is delayed 3 cycle to allow tx_sync to clear out stale data. <BR> enabled when set to a 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_CS_HW551927_0: Chicken Switch to revert to dd1 function for HW551927. Retrain hammer if DLR downshift collides with crc or nack. <BR> enabled when set to a 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_CS_EDPL0: Chicken Switch to revert to dd1 function for edpl lane removal. Sometimes lanes would not be killed even when the threshold is hit. <BR> enabled when set to a 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_RPB_READ_EN0: Chicken Switch to prevent the reading of the replay buffer until an ack is detected <BR> enabled when set to a 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_EARLY_RL_DETECT0: Chicken Switch to detect a run length error when the control flit is sent instead of when the data is queued up <BR> enabled when set to a 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_TX_PSAVE_DELAY_TIMER0: Delays the powering down of the TX lanes after the RX lanes are powered <BR>down by programmed number of cycles to allow remote RX lanes to power <BR>down first. <BR>000 = 132 (same as Axone ~80ns) <BR>001 = 256 <BR>010 = 512 <BR>011 = 1K <BR>100 = 2K <BR>101 = 4K (~2.5 us) <BR>110 = Reserved <BR>111 = Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_FAST_RETRAIN_DISABLE0: Chicken Switch to disable the ability to block lock the waking lanes during <BR> a power management increase in lane width. Enabled when set to a 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_FLT_TRUNC_FIX: HW515477 revert bit - flit detecting a tl truncated incorrectly and bringing down the link <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_KILL_CRC_REPLAY0: Chicken Switch to bring down the link whenever a crc error is detected while a <BR>replay is in progress. Enabled when set to a 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_RETRAIN_CRC_REPLAY0: Chicken Switch to retrain the link whenever a crc error is detected while a <BR>replay is in progress. Enabled when set to a 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_PM_DISABLE_EDPL0: Chicken Switch to change function for <BR>Power management disabled due to EDPL threshold <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_RETRAIN_CRC_RETRAIN0: Chicken switch to retrain the link whenever a crc error is detected <BR>before the tx_ack_pointer has been updated after a <BR>retrain. Enabled when set to a 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_RETRAIN_CRC_RESET0: Chicken switch to retrain the link whenever a crc error is detected <BR>before the tx_ack_pointer has been updated after a <BR>reset. Enabled when set to a 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_FRBUF_FULL0: Chicken switch to retrain the link whenever the frbuf is full, and we are doing <BR>a replay. Enabled when set to a 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_FRBUF_FULL_REPLAY0: Chicken switch to retrain the link whenever the frbuf is full, and we are doing <BR>a replay and the frbuf is within 64 entries of the last flit sent from the <BR>replay buffer. Enabled when set to a 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_PM_RETRAIN0: Chicken switch to bring the link down whenever a power management <BR>request is received before the tx_ack_pointer has been updated after a <BR>retrain. Enabled when set to a 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_PM_RESET0: Chicken switch to bring the link down whenever a power management <BR>request is received before the tx_ack_pointer has been updated after a <BR>reset. Enabled when set to a 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_CRC_RETRAIN0: Chicken switch to bring the link down whenever a crc error is detected <BR>before the tx_ack_pointer has been updated after a <BR>retrain. Enabled when set to a 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_CRC_RESET0: Chicken switch to bring the link down whenever a crc error is detected <BR>before the tx_ack_pointer has been updated after a <BR>reset. Enabled when set to a 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_RP_NONZERO0: when zero, the replay flits will have bit 352 set to 1 to ensure the crc across the last 16 bytes of the replay flit beat is different than the whole replay flit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_BITS0_RSVD3: Reserved Chicken switch control bits <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OMI-DL1 Configuration0 register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011420"</A>000000000C011420 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.DL1_CONFIG0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL1_CONFIG0_Q_63_NO_REAL_ADJUST_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_ENABLE: dl1 enabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_CFG_SPARE: dl1 Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_CFG_TL_CREDITS: dl1 TL credits - Maximum number of credits that can be sent to the TL <BR> Note: want to keep this number just large enough to prevent dead cycles to allow TL to TL credits to be returned quickly <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_TL_EVENT_ACTIONS: dl1 TL event actions <BR> Bit 0 = Freeze all <BR> Bit 1 = Freeze afu, leave TL and DL running <BR> Bit 2 = Trigger Internal Logic Analyzers <BR> Bit 3 = Bring down the link <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_TL_ERROR_ACTIONS: dl1 TL error actions <BR> Bit 0 = Freeze all <BR> Bit 1 = Freeze afu, leave TL and DL running <BR> Bit 2 = Trigger Internal Logic Analyzers <BR> Bit 3 = Bring down the link <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_FWD_PROGRESS_TIMER: dl1 no forward progress timer <BR> "0000" - 1 us <BR> "0001" - 2 us <BR> "0010" - 4 us <BR> "0011" - 8 us <BR> "0100" - 16 us <BR> "0101" - 32 us <BR> "0110" - 64 us <BR> "0111" - 128 us <BR> "1000" - 256 us <BR> "1001" - 512 us <BR> "1010" - 1 ms <BR> "1011" - 2 ms <BR> "1100" - 4 ms <BR> "1101" - 8 ms <BR> "1110" - 16 ms <BR> "1111" - disabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_REPLAY_RSVD_ENTRIES: There are 256 - 16B entries in the replay buffer. This value multiplied by 32 <BR>is the number of entries that can be reserved for testing buffer full conditions. A value of F is reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_DEBUG_SELECT: dl1 trace mux select <BR> "000" = zeros <BR> "001" = RX information <BR> "010" = TX flit information <BR> "011" = Tx training information <BR> "100" = 11 bits of RX information <BR> "101" = 11 bits of TX flit information <BR> "110" = 11 bits of Tx training information <BR> "111" = Default Trace <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_DEBUG_ENABLE: dl1 trace enable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_DL2TL_DATA_PARITY_INJECT: dl1 inject a dl2tl parity error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_DL2TL_CONTROL_PARITY_INJECT: dl1 Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_ECC_UE_INJECTION: dl1 inject a ECC UE error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_ECC_CE_INJECTION: dl1 inject a ECC CE error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_FP_DISABLE: dl1 fastpath disabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_UNUSED2: dl1 Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_TX_LN_REV_ENA: When set will allow dl1 to perform tx lane reversals. When not set, will flag an error if the remote side requested it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_128_130_ENCODING_ENABLED: dl1 128/130 encoding enabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_PHY_CNTR_LIMIT: dl1 PHY control mode - determines the amount of time needed to receive pattern A or pattern B <BR> x"0" = 1 us <BR> x"1" = 50 us <BR> x"2" = 100 us <BR> x"3" = 200 us <BR> x"4" = 500 us <BR> x"5" = 1 ms <BR> x"6" = 2 ms <BR> x"7" = 3 ms <BR> x"8" = 4 ms <BR> x"9" = 5 ms <BR> x"A" = 6 ms <BR> x"B" = 8 ms <BR> x"C" = 10 ms <BR> x"D" = 15 ms <BR> x"E" = 30 ms <BR> x"F" = 60 ms <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_UNUSED: spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_PWRMGT_ENABLE: dl1 power management enabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_QUARTER_WIDTH_BACKOFF_ENABLE: dl1 x1 backoff enabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_HALF_WIDTH_BACKOFF_ENABLE: dl1 x4 backoff enabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_SUPPORTED_MODES: dl1 supported link widths <BR> Bit 0 - x4+1 <BR> Bit 1 - x16 <BR> Bit 2 - x8 <BR> Bit 3 - x4 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_TRAIN_MODE: dl1 train mode <BR> 0000 - tx zeros <BR> 0001 - tx pattern A <BR> 0010 - tx pattern B <BR> 0011 - tx sync pattern <BR> 0100 - tx training state 1 <BR> 0101 - tx training state 2 <BR> 0110 - tx training state 3 <BR> 0111 - tx training state 0 <BR> 1xxx - enable automatic training <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_VERSION: dl1 version number <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_RETRAIN: dl1 retrain - Reset dl1 back to training state 4 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_RESET: dl1 reset - Reset dl1 back to traning state 0 <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OMI-DL1 Configuration1 register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011421"</A>000000000C011421 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.DL1_CONFIG1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL1_CONFIG1_Q_63_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_CFG1_SPARE: dl1 Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_LANE_WIDTH: Configuration override to select lane width for dynamic lane power down modes. <BR> "00" = TL controlled via sideband ports <BR> "01" = DL override to x2 <BR> "10" = DL override to x4 <BR> "11" = DL override to x8 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_PREIPL_PRBS_ENA: dl1 pre ipl prbs pattern transmit enable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_PREIPL_PRBS_TIME: dl1 pre ipl prbs timer <BR> "000" = 256 us <BR> "001" = 1 us <BR> "010" = 4 ms <BR> "011" = 16 ms <BR> "100" = 64 ms <BR> "101" = 256 ms <BR> "110" = 1 s <BR> "111" = 4 s <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_B_HYSTERESIS: Number of consecutive pattern B seen before indicating received pattern B. <BR> "0000" = 16 <BR> "0001" = 24 <BR> "0010" = 32 <BR> "0011" = 40 <BR> "0100" = 48 <BR> "0101" = 56 <BR> "0110" = 64 <BR> "0111" = 72 <BR> "1000" = 80 <BR> "1001" = 96 <BR> "1010" = 128 <BR> "1011" = 256 <BR> "1100" = 512 <BR> "1101" = 1K <BR> "1110" = 2K <BR> "1111" = 4K <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_A_HYSTERESIS: Number of consecutive pattern A seen before indicating received pattern A. <BR> "0000" = 16 <BR> "0001" = 24 <BR> "0010" = 32 <BR> "0011" = 48 <BR> "0100" = 64 <BR> "0101" = 96 <BR> "0110" = 128 <BR> "0111" = 256 <BR> "1000" = 512 <BR> "1001" = 1024 <BR> "1010" = 2K <BR> "1011" = 4K <BR> "1100" = 8K <BR> "1101" = 16K <BR> "1110" = 32K <BR> "1111" = 64K <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_B_PATTERN_LENGTH: Number of consecutive 1s and 0s needed to represent training Pattern B=> "11111111111111110000000000000000" <BR> "00" = two Xs => "11111111111111XX00000000000000XX" <BR> "10" = four Xs => "111111111111XXXX000000000000XXXX" <BR> "01" = one Xs => "111111111111111X000000000000000X" <BR> "11" = same as "10" <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_A_PATTERN_LENGTH: Number of consecutive 1s and 0s needed to represent training Pattern A => "1111111100000000" <BR> "00" = two Xs => "111111XX000000XX" <BR> "10" = four Xs => "1111XXXX0000XXXX" <BR> "01" = one Xs => "1111111X0000000X" <BR> "11" = same as "10" <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_TX_PERF_DEGRADED: "00" = if tx perf is degraded by 1% set error bit 25 <BR> "01" = if tx perf is degraded by 2% set error bit 25 <BR> "10" = if tx perf is degraded by 3% set error bit 25 <BR> "11" = if tx perf is degraded by 4% set error bit 25 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_RX_PERF_DEGRADED: "00" = if rx performance is degraded by 1% set error bit 26 <BR> "01" = if rx perf is degraded by 2% set error bit 26 <BR> "10" = if rx perf is degraded by 3% set error bit 26 <BR> "11" = if rx perf is degraded by 4% set error bit 26 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_TX_LANES_DISABLE: if bit 39 is set, tx lane 7 is disabled <BR>if bit 38 is set, tx lane 6 is disabled <BR>if bit 37 is set, tx lane 5 is disabled <BR>if bit 36 is set, tx lane 4 is disabled <BR>if bit 35 is set, tx lane 3 is disabled <BR>if bit 34 is set, tx lane 2 is disabled <BR>if bit 33 is set, tx lane 1 is disabled <BR>if bit 32 is set, tx lane 0 is disabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_RX_LANES_DISABLE: if bit 31 is set, RX lane 7 is disabled <BR>if bit 30 is set, RX lane 6 is disabled <BR>if bit 29 is set, RX lane 5 is disabled <BR>if bit 28 is set, RX lane 4 is disabled <BR>if bit 27 is set, RX lane 3 is disabled <BR>if bit 26 is set, RX lane 2 is disabled <BR>if bit 25 is set, RX lane 1 is disabled <BR>if bit 24 is set, RX lane 0 is disabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_MACRO_DBG_SEL: Allows each macro to select different things to send to the debug bus <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_RESET_ERR_HLD: dl1 reset the error hold register when it is read <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_RESET_ERR_CAP: dl1 reset the error capture register when it is read <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_RESET_TSHD_REG: dl1 reset the edpl threshold register when it is read <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_RESET_RMT_MSG: dl1 reset the remote register when it is read <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_INJECT_CRC_DIRECTION: dl1 inject crc direction <BR> "0" = RX <BR> "1" = TX <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_INJECT_CRC_RATE: dl1 crc injection rate <BR> "0000" = 1 us <BR> "0001" = 8 us <BR> "0010" = 64 us <BR> "0011" = 512 us <BR> "0100" = 4 ms <BR> "0101" = 32 ms <BR> "0110" = 256 ms <BR> "0111" = 2 s <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_INJECT_CRC_LANE: dl1 inject crc error on lane number <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_INJECT_CRC_ERROR: dl1 inject crc error enable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_EDPL_TIME: dl1 edpl time window <BR> "0000" = no time window <BR> "0001" = 4 us <BR> "0010" = 32 us <BR> "0011" = 256 us <BR> "0100" = 2 ms <BR> "0101" = 16 ms <BR> "0110" = 128 ms <BR> "0111" = 1 s <BR> "1000" = 8 s <BR> "1001" = 64 s <BR> "1010" = 512 s <BR> "1011" = 4 ks <BR> "1100" = 32 ks <BR> "1101" = 256 ks <BR> "1110" = 2 Ms <BR> "1111" = 16 Ms <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_EDPL_THRESHOLD: dl1 edpl threshold <BR> "000" = disabled <BR> "001" = 2 errors <BR> "010" = 4 errors <BR> "011" = 8 errors <BR> "100" = 16 errors <BR> "101" = 32 errors <BR> "110" = 64 errors <BR> "111" = 128 errors <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_EDPL_ENA: dl1 error detection per lane "edpl" enable <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DL1 Error Mask Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011422"</A>000000000C011422 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.DL1_ERROR_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL1_MASK_Q_47_INST.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_47: dl1 mask for remote link error bit 7 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_46: dl1 mask for remote link error bit 6 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_45: dl1 mask for remote link error bit 5 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_44: dl1 mask for remote link error bit 4 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_43: dl1 mask for remote link error bit 3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_42: dl1 mask for remote link error bit 2 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_41: dl1 mask for remote link error bit 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_40: dl1 mask for remote link error bit 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_39: dl1 mask for training done <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_38: dl1 mask for tx performance threshold breached</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_37: dl1 mask for rx performance threshold breached</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_36: dl1 mask for EDPL threshold reached</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_35: dl1 mask for received illegal sync header</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_34: dl1 mask for deskew overflow</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_33: dl1 mask for lost block lock</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_32: dl1 mask for software retrain</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_31: dl1 mask for remote side started retraining</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_30: dl1 mask for no forward progress timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_29: dl1 mask for spare bit 29 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_28: dl1 mask for spare bit 28 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_27: dl1 mask for edpl parity error on lane 7 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_26: dl1 mask for edpl parity error on lane 6 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_25: dl1 mask for edpl parity error on lane 5 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_24: dl1 mask for edpl parity error on lane 4 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_23: dl1 mask for edpl parity error on lane 3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_22: dl1 mask for edpl parity error on lane 2 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_21: dl1 mask for edpl parity error on lane 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_20: dl1 mask for edpl parity error on lane 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_19: dl1 mask for rx side in x4 mode <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_18: dl1 mask for tx side in x4 mode <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_17: dl1 mask for nack received <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_16: dl1 mask for crc error detected <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_15: dl1 mask for ECC CE error replay buffer <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_14: dl1 mask for ECC CE error frame buffer <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_13: dl1 mask for ECC UE on data flit replay buffer <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_12: dl1 mask for ECC UE on data flit frame buffer <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_11: dl1 mask for spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_10: dl1 mask for spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_09: dl1 mask for spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_08: dl1 mask for RX receiving slow A <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_07: dl1 mask for RX receiving illegal run length <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_06: dl1 mask for control parity error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_05: dl1 mask for spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_04: dl1 mask for truncated flit from TL <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_03: dl1 mask for illegal run length from TL <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_02: dl1 mask for Ack pointer overflow <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_01: dl1 mask for UE on control flit replay buffer <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_00: dl1 mask for UE on control flit frame buffer <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DL1 Error Hold Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011423"</A>000000000C011423 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.DL1_ERROR_HOLD</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL1_ERROR_STATUS.HOLD_LATCH_INST.HOLD.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_47: dl1 c_err_rpt for remote link error bit 7</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_46: dl1 c_err_rpt for remote link error bit 6</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_45: dl1 c_err_rpt for remote link error bit 5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_44: dl1 c_err_rpt for remote link error bit 4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_43: dl1 c_err_rpt for remote link error bit 3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_42: dl1 c_err_rpt for remote link error bit 2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_41: dl1 c_err_rpt for remote link error bit 1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_40: dl1 c_err_rpt for remote link error bit 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_39: dl1 c_err_rpt for training done</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_38: dl1 c_err_rpt for TX perfromance threshold breached</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_37: dl1 c_err_rpt for RX perfromance threshold breached</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_36: dl1 c_err_rpt for EDPL threshold reached</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_35: dl1 c_err_rpt for received illegal sync header</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_34: dl1 c_err_rpt for deskew overflow</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_33: dl1 c_err_rpt for lost block lock</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_32: dl1 c_err_rpt for software retrain</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_31: dl1 c_err_rpt for remote side started retraining</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_30: dl1 c_err_rpt for no forward progress timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_29: dl1 c_err_rpt for Tx_Flit macro detected a reason to retrain the link. Look at CYA register for details</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_28: dl1 c_err_rpt for spare bit 28</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_27: dl1 c_err_rpt for edpl parity error on lane 7</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_26: dl1 c_err_rpt for edpl parity error on lane 6</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_25: dl1 c_err_rpt for edpl parity error on lane 5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_24: dl1 c_err_rpt for edpl parity error on lane 4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_23: dl1 c_err_rpt for edpl parity error on lane 3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_22: dl1 c_err_rpt for edpl parity error on lane 2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_21: dl1 c_err_rpt for edpl parity error on lane 1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_20: dl1 c_err_rpt for edpl parity error on lane 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_19: dl1 c_err_rpt for rx side in x4 mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_18: dl1 c_err_rpt for tx side in x4 mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_17: dl1 c_err_rpt for nack received</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_16: dl1 c_err_rpt for crc error detected</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_15: dl1 c_err_rpt for ECC CE error replay buffer</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_14: dl1 c_err_rpt for ECC CE error frame buffer</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_13: dl1 c_err_rpt for ECC UE on data flit replay buffer</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_12: dl1 c_err_rpt for ECC UE on data flit frame buffer</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_11: dl1 c_err_rpt for spare</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_10: dl1 c_err_rpt for Flit Hammer. Detected a possible DI and brought the link down to prevent the potential data corruption</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_09: dl1 c_err_rpt for Illegal Tx Lane reversal request</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_08: dl1 c_err_rpt for RX receiving slow A</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_07: dl1 c_err_rpt for RX receiving illegal run length</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_06: dl1 c_err_rpt for control parity error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_05: dl1 c_err_rpt for spare</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_04: dl1 c_err_rpt for truncated flit from TL</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_03: dl1 c_err_rpt for illegal run length from TL</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_02: dl1 c_err_rpt for Ack pointer overflow</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_01: dl1 c_err_rpt for UE on control flit replay buffer</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_00: dl1 c_err_rpt for UE on control flit frame buffer</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DL1 Error Capture Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011424"</A>000000000C011424 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.DL1_ERROR_CAPTURE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL1_ERROR_CAPTURE_Q_62_INST.LATC.L2(56:62) [0000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_ERROR_CAPTURE_INFO: dl1 error capture information</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DL1 Error Capture Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011425"</A>000000000C011425 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.DL1_EDPL_MAX_COUNT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL1_MAX_COUNT_Q_63_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_EDPL_L7_MAX_COUNT: dl1 lane 7 edpl max</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_EDPL_L6_MAX_COUNT: dl1 lane 6 edpl max</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_EDPL_L5_MAX_COUNT: dl1 lane 5 edpl max</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_EDPL_L4_MAX_COUNT: dl1 lane 4 edpl max</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_EDPL_L3_MAX_COUNT: dl1 lane 3 edpl max</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_EDPL_L2_MAX_COUNT: dl1 lane 2 edpl max</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_EDPL_L1_MAX_COUNT: dl1 lane 1 edpl max</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_EDPL_L0_MAX_COUNT: dl1 lane 0 edpl max</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DL 0 status register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011426"</A>000000000C011426 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.DL1_STATUS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL1_STATUS_Q_63_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_TRAINED_MODE: trained mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_RX_LANE_REVERSED: rx_lane_reversed</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_TX_LANE_REVERSED: tx_lane_reversed</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_IDLE_SIZE: Negotiated idle width size. <BR> "1" = short 16 byte idles <BR> "0" = long 64 byte idles <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_ACK_PTRS_EQUAL: ack_ptrs_equal</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_RSVD1: rsvd1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_REQUESTED_LN_WIDTH: Requested lane width. When the DL overrides the TL, these will reflect the DL configuration register, otherwise it will reflect the TL inputs. <BR> "00" = x8 <BR> "01" = x2 <BR> "10" = x4 <BR> "11" = x8 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_ACTUAL_LN_WIDTH: Actual lane width. Will reflect the actual width being used while lanes are being powered on. <BR> "00" = training or currently changing width <BR> "01" = x2 <BR> "10" = x4 <BR> "11" = x8 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_TX_TRAINED_LANES: tx_trained_lanes</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_RX_TRAINED_LANES: rx_trained_lanes</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:46</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_ENDPOINT_INFO: endpoint_info</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_PM_DISABLED: PM disabled due to one side not being enabled, or error detected that prevented PM</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_RSVD2: rsvd2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_TRAINING_STATE_MACHINE: training_state_machine</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:54</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_RSVD3: rsvd3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_DESKEW_DONE: deskew_done</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_LANES_DISABLED: lanes_disabled</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DL 0 training status register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011427"</A>000000000C011427 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.DL1_TRAINING_STATUS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL1_TRAINING_STATUS_Q_63_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_RX_PATTERN_A: rx_pattern_a</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_RX_PATTERN_B: rx_pattern_b</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_SYNC_PATTERN: sync_pattern</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_PHY_INIT_DONE: phy_init_done</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_BLOCK_LOCKED: block_locked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_RX_TS1: rx_ts1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_RX_TS2: rx_ts2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_RX_TS3: rx_ts3</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PowerBus dl 0 Endpoint Config register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011428"</A>000000000C011428 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.DL1_DLX_CONFIG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL1_RMT_CONFIG_Q_31_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DLX1: (null) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DL1 remote information</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011429"</A>000000000C011429 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.DL1_DLX_INFO</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL1_RMT_MESSAGE_Q_63_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_DLX_INFO: dlx_info</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>The 40 error bits are grouped together based on which fir bit that error sets</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C01142D"</A>000000000C01142D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.DL1_ERROR_ACTION</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL1_ERROR_ACTION_Q_47_INST.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_FIR11_ACTION: Error message to send for fir group 11. (Training Done)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_FIR10_ACTION: Error message to send for fir group 10 (EDPL or Performance Threshold Reached)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_FIR9_ACTION: Error message to send for fir group 9 (Retrain due to internal error or software initiated)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_FIR8_ACTION: Error message to send for fir group 8 (Remote side initiated retrain)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_FIR7_ACTION: Error message to send for fir group 7 (Retrain due to no fwd progress)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_FIR6_ACTION: Error message to send for fir group 6 (Parity EDPL)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_FIR5_ACTION: Error message to send for fir group 5 (Degraded Mode)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_FIR4_ACTION: Error message to send for fir group 4 (Nack)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_FIR3_ACTION: Error message to send for fir group 3 (CRC Error)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_FIR2_ACTION: Error message to send for fir group 2 (CE on TL Flit)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_FIR1_ACTION: Error message to send for fir group 1 (UE on Data Flit)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_FIR0_ACTION: Error message to send for fir group 0 (Fatal Errors)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DL1 Debug Aid</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C01142E"</A>000000000C01142E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.DL1_DEBUG_AID</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL1_DEBUG_AID_Q_17_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53:54</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL1_DEBUG_AID_Q_17_INST.LATC.L2(8:9) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL1_DEBUG_AID_Q_17_INST.LATC.L2(10:17) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_DEBUG_AID_RX_LANE_INVERTED: For lanes(7:0), indicates this lane has detected and corrected a P/N swap</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:52</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_DEBUG_AID_PRBS_IS_DIS: PRBS disable - when set, the prbs15 checker will mask this DLs inside lanes when sending the prbs error back to the PHY <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_DEBUG_AID_PRBS_OS_DIS: PRBS disable - when set, the prbs15 checker will mask this DLs outside lanes when sending the prbs error back to the PHY <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_DEBUG_AID_PRBS_STS: Per lane status of the prbs15 checker. The remote side TX must be transmitting a prbs15 before clearing the reset for this field to be valid</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PowerBus dl 1 CYA bits register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C01142F"</A>000000000C01142F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.DL1_CYA_BITS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL1_CYA_BITS_Q_63_NO_REAL_ADJUST_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_PRBS15_NPRBS7_1: Which prbs checking version to use. When set to 1, will use the PRBS 15 <BR>checker, when set to a 0, will use the PRBS7 checker <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_BITS1_RSVD0: Chicken switch control bits. Axone only implemented bits 31:0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_CS_DEAD_CYCLE1: Select to have data_stalled and dead_cycle signals be independent of each other. <BR>When deasserted, data_stalled will be ORed with dead cycle and sent on dead cycle. - HW555009 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_CS_ALL_INIT_DONES1: Select to allow individual init_dones to control the per lane functions. - HW550120 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_CS_STS_REG_UPDATE1: Select to override back to updating the status register on unexpected retrains - HW533717 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_RX_PN_SWAP_OVERRIDE_SELECT1: Select to override the RX P/N swap detection with the forced values <BR> from bits 39:32. Override enabled when set to 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_RX_PN_SWAP_OVERRIDE1: Override lane P/N swap for lanes 7:0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_BITS1_RSVD1: Chicken switch control bits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_CS_HW554143_1: Chicken Switch to revert to dd1 function for HW554143. Grid strobe is delayed 3 cycle to allow tx_sync to clear out stale data. <BR> enabled when set to a 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_CS_HW551927_1: Chicken Switch to revert to dd1 function for HW551927. Retrain hammer if DLR downshift collides with crc or nack. <BR> enabled when set to a 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_CS_EDPL1: Chicken Switch to revert to dd1 function for edpl lane removal. Sometimes lanes would not be killed even when the threshold is hit. <BR> enabled when set to a 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_RPB_READ_EN1: Chicken Switch to prevent the reading of the replay buffer until an ack is detected <BR> enabled when set to a 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_EARLY_RL_DETECT1: Chicken Switch to detect a run length error when the control flit is sent instead of when the data is queued up <BR> enabled when set to a 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_TX_PSAVE_DELAY_TIMER1: Delays the powering down of the TX lanes after the RX lanes are powered <BR>down by programmed number of cycles to allow remote RX lanes to power <BR>down first. <BR>000 = 132 (same as Axone ~80ns) <BR>001 = 256 <BR>010 = 512 <BR>011 = 1K <BR>100 = 2K <BR>101 = 4K (~2.5 us) <BR>110 = Reserved <BR>111 = Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_FAST_RETRAIN_DISABLE1: Chicken Switch to disable the ability to block lock the waking lanes during <BR> a power management increase in lane width. Enabled when set to a 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_BITS1_RSVD2: Chicken switch control bits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_KILL_CRC_REPLAY1: Chicken Switch to bring down the link whenever a crc error is detected while a <BR>replay is in progress. Enabled when set to a 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_RETRAIN_CRC_REPLAY1: Chicken Switch to retrain the link whenever a crc error is detected while a <BR>replay is in progress. Enabled when set to a 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_PM_DISABLE_EDPL1: Chicken Switch to change function for <BR>Power management disabled due to EDPL threshold <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_RETRAIN_CRC_RETRAIN1: Chicken switch to retrain the link whenever a crc error is detected <BR>before the tx_ack_pointer has been updated after a <BR>retrain. Enabled when set to a 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_RETRAIN_CRC_RESET1: Chicken switch to retrain the link whenever a crc error is detected <BR>before the tx_ack_pointer has been updated after a <BR>reset. Enabled when set to a 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_FRBUF_FULL1: Chicken switch to retrain the link whenever the frbuf is full, and we are doing <BR>a replay. Enabled when set to a 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_FRBUF_FULL_REPLAY1: Chicken switch to retrain the link whenever the frbuf is full, and we are doing <BR>a replay and the frbuf is within 64 entries of the last flit sent from the <BR>replay buffer. Enabled when set to a 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_PM_RETRAIN1: Chicken switch to bring the link down whenever a power management <BR>request is received before the tx_ack_pointer has been updated after a <BR>retrain. Enabled when set to a 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_PM_RESET1: Chicken switch to bring the link down whenever a power management <BR>request is received before the tx_ack_pointer has been updated after a <BR>reset. Enabled when set to a 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_CRC_RETRAIN1: Chicken switch to bring the link down whenever a crc error is detected <BR>before the tx_ack_pointer has been updated after a <BR>retrain. Enabled when set to a 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_CRC_RESET1: Chicken switch to bring the link down whenever a crc error is detected <BR>before the tx_ack_pointer has been updated after a <BR>reset. Enabled when set to a 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_RP_NONZERO1: when zero, the replay flits will have bit 352 set to 1 to ensure the crc across the last 16 bytes of the replay flit beat is different than the whole replay flit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_BITS1_RSVD3: Reserved Chicken switch control bits <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IO Dynamic Lane Reduction Activity Proxy Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011430"</A>000000000C011430 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.DL0_PM_REGS.DLR_APCR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is instantiated as part of the common component C_PM_DLR_PROXY in CLIB, for any IO DL that supports reduced width operation that gets applied to changes in WOF performance at the socket level.  For Simics modeling only we treat this as an extension of the OCC. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL0_PM_REGS.PROX_CNTRL_REGB_Q_11_INST.LATC.L2(11:23) [0000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LINK_POPULATED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LINK_TYPE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LINK_INFO</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL_ENABLE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREEZE_PROXY</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WINDOW_SELECT</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DIV2_WEIGHT</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DIV4_WEIGHT</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IO Dynamic Lane Reduction Activity Proxy Sample Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011431"</A>000000000C011431 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.DL0_PM_REGS.DLR_APSR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is instantiated as part of the common component C_PM_DLR_PROXY in CLIB, for any IO DL that supports reduced width operation that gets applied to changes in WOF performance at the socket level.  Note: For Simics modeling only we treat this as an extension of the OCC. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL0_PM_REGS.PROX_CNTRL_REGB_Q_11_INST.LATC.L2(11) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL0_PM_REGS.ACC_WIND_DATA(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL0_PM_REGS.BASE_WIND_DATA(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LINK_POPULATED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LINK_TYPE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:9</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LINK_INFO</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL_ENABLE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREEZE_PROXY</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTIVITY_SAMPLE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BASE_SAMPLE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IO Dynamic Lane Reduction Activity Proxy Override Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011432"</A>000000000C011432 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.DL0_PM_REGS.DLR_APOR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is instantiated as part of the common component C_PM_DLR_PROXY in CLIB, for any IO DL that supports reduced width operation that gets applied to changes in WOF performance at the socket level.  For Simics modeling only we treat this as an extension of the OCC.  This register is used for manual code testing only, especially useful in concert with DLR_APCR[FREEZE_PROXY]. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL0_PM_REGS.ACT_ACC_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL0_PM_REGS.BASE_ACC_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DLR_APOR_ACTIVITY_ACCUM: Overwrites the upper 32 bits of the 36-bit Activity Accumulator with the value in this field, and the lower 4 bits with 0x0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DLR_APOR_BASE_ACCUM: Overwrites the upper 32 bits of the 36-bit Base Accumulator with the value in this field, and the lower 4 bits with 0x0. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IO Dynamic Lane Reduction Activity Proxy Status Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011433"</A>000000000C011433 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.DL0_PM_REGS.DLR_APST</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is instantiated as part of the common component C_PM_DLR_PROXY in CLIB, for any IO DL that supports reduced width operation that gets applied to changes in WOF performance at the socket level.  For Simics modeling only we treat this as an extension of the OCC.  This register is used to sample  the current State and recent history of the state since last  read.  This register stops updating only if the entire DL is clock gated. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=10><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL0_PM_REGS.LNK_STAT_REGA_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL0_PM_REGS.LNK_STAT_REGB_Q_24_INST.LATC.L2(24) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL0_PM_REGS.LNK_STAT_REGB_Q_25_INST.LATC.L2(25) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL0_PM_REGS.LNK_STAT_REGB_Q_26_INST.LATC.L2(26) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL0_PM_REGS.LNK_STAT_REGB_Q_27_INST.LATC.L2(27) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL0_PM_REGS.LNK_STAT_REGB_Q_28_INST.LATC.L2(28) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL0_PM_REGS.LNK_STAT_REGB_Q_29_INST.LATC.L2(29) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL0_PM_REGS.LNK_STAT_REGB_Q_30_INST.LATC.L2(30) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL0_PM_REGS.LNK_STAT_REGB_Q_31_INST.LATC.L2(31) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TL_REQ</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL_WIDTH</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL_ENABLE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:23</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TL_REQ_HIST</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL_WIDTH_HIST</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IO Dynamic Lane Reduction Activity Proxy Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011438"</A>000000000C011438 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.DL1_PM_REGS.DLR_APCR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is instantiated as part of the common component C_PM_DLR_PROXY in CLIB, for any IO DL that supports reduced width operation that gets applied to changes in WOF performance at the socket level.  For Simics modeling only we treat this as an extension of the OCC. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL1_PM_REGS.PROX_CNTRL_REGB_Q_11_INST.LATC.L2(11:23) [0000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LINK_POPULATED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LINK_TYPE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LINK_INFO</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL_ENABLE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREEZE_PROXY</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WINDOW_SELECT</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DIV2_WEIGHT</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DIV4_WEIGHT</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IO Dynamic Lane Reduction Activity Proxy Sample Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011439"</A>000000000C011439 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.DL1_PM_REGS.DLR_APSR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is instantiated as part of the common component C_PM_DLR_PROXY in CLIB, for any IO DL that supports reduced width operation that gets applied to changes in WOF performance at the socket level.  Note: For Simics modeling only we treat this as an extension of the OCC. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL1_PM_REGS.PROX_CNTRL_REGB_Q_11_INST.LATC.L2(11) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL1_PM_REGS.ACC_WIND_DATA(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL1_PM_REGS.BASE_WIND_DATA(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LINK_POPULATED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LINK_TYPE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:9</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LINK_INFO</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL_ENABLE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREEZE_PROXY</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTIVITY_SAMPLE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BASE_SAMPLE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IO Dynamic Lane Reduction Activity Proxy Override Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C01143A"</A>000000000C01143A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.DL1_PM_REGS.DLR_APOR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is instantiated as part of the common component C_PM_DLR_PROXY in CLIB, for any IO DL that supports reduced width operation that gets applied to changes in WOF performance at the socket level.  For Simics modeling only we treat this as an extension of the OCC.  This register is used for manual code testing only, especially useful in concert with DLR_APCR[FREEZE_PROXY]. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL1_PM_REGS.ACT_ACC_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL1_PM_REGS.BASE_ACC_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DLR_APOR_ACTIVITY_ACCUM: Overwrites the upper 32 bits of the 36-bit Activity Accumulator with the value in this field, and the lower 4 bits with 0x0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DLR_APOR_BASE_ACCUM: Overwrites the upper 32 bits of the 36-bit Base Accumulator with the value in this field, and the lower 4 bits with 0x0. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IO Dynamic Lane Reduction Activity Proxy Status Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C01143B"</A>000000000C01143B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLME.REG0.DL1_PM_REGS.DLR_APST</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is instantiated as part of the common component C_PM_DLR_PROXY in CLIB, for any IO DL that supports reduced width operation that gets applied to changes in WOF performance at the socket level.  For Simics modeling only we treat this as an extension of the OCC.  This register is used to sample  the current State and recent history of the state since last  read.  This register stops updating only if the entire DL is clock gated. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=10><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL1_PM_REGS.LNK_STAT_REGA_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL1_PM_REGS.LNK_STAT_REGB_Q_24_INST.LATC.L2(24) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL1_PM_REGS.LNK_STAT_REGB_Q_25_INST.LATC.L2(25) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL1_PM_REGS.LNK_STAT_REGB_Q_26_INST.LATC.L2(26) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL1_PM_REGS.LNK_STAT_REGB_Q_27_INST.LATC.L2(27) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL1_PM_REGS.LNK_STAT_REGB_Q_28_INST.LATC.L2(28) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL1_PM_REGS.LNK_STAT_REGB_Q_29_INST.LATC.L2(29) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL1_PM_REGS.LNK_STAT_REGB_Q_30_INST.LATC.L2(30) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLME.REG0.DL1_PM_REGS.LNK_STAT_REGB_Q_31_INST.LATC.L2(31) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TL_REQ</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL_WIDTH</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL_ENABLE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:23</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TL_REQ_HIST</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL_WIDTH_HIST</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OMI-DL common FIR Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011800"</A>000000000C011800 (SCOM)<BR>
<A NAME="000000000C011801"</A>000000000C011801 (SCOM1)<BR>
<A NAME="000000000C011802"</A>000000000C011802 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.MC_OMI_FIR_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.FIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR.LATC.L2(0:61) [00000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_FATAL_ERROR: OMI-DL0 fatal_error - see error hold register(54 to 63) for details <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_DATA_UE: OMI-DL0 UE on data flit - see error hold register(50 to 51) for details <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_FLIT_CE: OMI-DL0 CE on TL flit - see error hold register(48 to 49) for details <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CRC_ERROR: OMI-DL0 detected a CRC error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_NACK: OMI-DL0 received a nack <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_X4_MODE: OMI-DL0 running in degraded mode - see error hold register(44 to 45) for details <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_EDPL: OMI-DL0 parity error detection on a lane - see error hold register(34 to 43) for details <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_TIMEOUT: OMI-DL0 retrained due to no forward progress <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_REMOTE_RETRAIN: OMI-DL0 remote side initiated a retrain <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_ERROR_RETRAIN: OMI-DL0 retrain due to internal error or software initiated - see error hold register(28 to 31) for details <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_EDPL_RETRAIN: OMI-DL0 threshold reached - see error hold register(25 to 27) for details <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_TRAINED: OMI-DL0 trained <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_ENDPOINT_FIR0: OMI-DL0 endpoint error bit 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_ENDPOINT_FIR1: OMI-DL0 endpoint error bit 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_ENDPOINT_FIR2: OMI-DL0 endpoint error bit 2 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_ENDPOINT_FIR3: OMI-DL0 endpoint error bit 3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_ENDPOINT_FIR4: OMI-DL0 endpoint error bit 4 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_ENDPOINT_FIR5: OMI-DL0 endpoint error bit 5 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_ENDPOINT_FIR6: OMI-DL0 endpoint error bit 6 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_ENDPOINT_FIR7: OMI-DL0 endpoint error bit 7 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_FATAL_ERROR: OMI-DL1 fatal_error - see error hold register(54 to 63) for details <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_DATA_UE: OMI-DL1 UE on data flit - see error hold register(50 to 51) for details <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_FLIT_CE: OMI-DL1 CE on TL flit - see error hold register(48 to 49) for details <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CRC_ERROR: OMI-DL1 detected a CRC error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_NACK: OMI-DL1 received a nack <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_X4_MODE: OMI-DL1 running in degraded mode - see error hold register(44 to 45) for details <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_EDPL: OMI-DL1 parity error detection on a lane - see error hold register(34 to 43) for details <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_TIMEOUT: OMI-DL1 retrained due to no forward progress <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_REMOTE_RETRAIN: OMI-DL1 remote side initiated a retrain <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_ERROR_RETRAIN: OMI-DL1 retrain due to internal error or software initiated - see error hold register(28 to 31) for details <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_EDPL_RETRAIN: OMI-DL1 threshold reached - see error hold register(25 to 27) for details <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_TRAINED: OMI-DL1 trained <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_ENDPOINT_FIR0: OMI-DL1 endpoint error bit 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_ENDPOINT_FIR1: OMI-DL1 endpoint error bit 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_ENDPOINT_FIR2: OMI-DL1 endpoint error bit 2 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_ENDPOINT_FIR3: OMI-DL1 endpoint error bit 3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_ENDPOINT_FIR4: OMI-DL1 endpoint error bit 4 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_ENDPOINT_FIR5: OMI-DL1 endpoint error bit 5 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_ENDPOINT_FIR6: OMI-DL1 endpoint error bit 6 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_ENDPOINT_FIR7: OMI-DL1 endpoint error bit 7 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL2_UNUSED: OMI-DL2 unused <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PERF_MON_WRAPPED: performance monitor wrapped <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OMI-DL common FIR Mask Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011803"</A>000000000C011803 (SCOM)<BR>
<A NAME="000000000C011804"</A>000000000C011804 (SCOM1)<BR>
<A NAME="000000000C011805"</A>000000000C011805 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.MC_OMI_FIR_MASK_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.FIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR_MASK.LATC.L2(0:61) [00000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_FIR_ERROR_MASK: Mask corresponding fir bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_FIR_ERROR_MASK: Mask corresponding fir bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL2_FIR_ERROR_MASK: dl2_unused <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PERF_MON_WRAPPED_MASK: performance monitor wrapped mask <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OMI-DL common FIR Action 0 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011806"</A>000000000C011806 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.MC_OMI_FIR_ACTION0_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.FIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION0.FIR_ACTION0.LATC.L2(0:61) [00000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MC_OMI_FIR_ACTION0: PowerBus FIR MSB of action select for corresponding bit in FIR <BR> (Action0,Action1) = Action Select <BR> (0,0) = Checkstop <BR> (0,1) = Recoverable Error to Service Processor <BR> (1,0) = Special Attention to Service Processor <BR> (1,1) = Invalid <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OMI-DL common FIR Action 1 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011807"</A>000000000C011807 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.MC_OMI_FIR_ACTION1_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.FIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION1.FIR_ACTION1.LATC.L2(0:61) [00000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MC_OMI_FIR_ACTION1: OMI-DL FIR LSB of action select for corresponding bit in FIR <BR> (Action0,Action1) = Action Select <BR> (0,0) = Checkstop <BR> (0,1) = Recoverable Error to Service Processor <BR> (1,0) = Special Attention to Service Processor <BR> (1,1) = Invalid <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OMI-DL FIR WOF Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011808"</A>000000000C011808 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.MC_OMI_FIR_WOF_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Who is on first register indicates which error occurred first <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.FIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.WOF_LAT_YES.WOF.LATC.L2(0:61) [00000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:61</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MC_OMI_FIR_WOF: WOF Register locks on first error <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OMI-CMN TX Sync register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C01180D"</A>000000000C01180D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.TX_SYNC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL_SYNC_CFG_Q_32_INST.LATC.L2(0:32) [000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:30</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_TX_SYNC_ENA: TX Sync Enable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_TX_SYNC_DL7_DELAY: Number of cycles to delay the sync pulse to dl7 <BR> The number of physical staging latches plus this delay number must be equal for all 8 DLs <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_TX_SYNC_DL6_DELAY: Number of cycles to delay the sync pulse to dl6 <BR> The number of physical staging latches plus this delay number must be equal for all 8 DLs <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_TX_SYNC_DL5_DELAY: Number of cycles to delay the sync pulse to dl5 <BR> The number of physical staging latches plus this delay number must be equal for all 8 DLs <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_TX_SYNC_DL4_DELAY: Number of cycles to delay the sync pulse to dl4 <BR> The number of physical staging latches plus this delay number must be equal for all 8 DLs <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_TX_SYNC_DL3_DELAY: Number of cycles to delay the sync pulse to dl3 <BR> The number of physical staging latches plus this delay number must be equal for all 8 DLs <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_TX_SYNC_DL2_DELAY: Number of cycles to delay the sync pulse to dl2 <BR> The number of physical staging latches plus this delay number must be equal for all 8 DLs <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_TX_SYNC_DL1_DELAY: Number of cycles to delay the sync pulse to dl1 <BR> The number of physical staging latches plus this delay number must be equal for all 8 DLs <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_TX_SYNC_DL0_DELAY: Number of cycles to delay the sync pulse to dl0 <BR> The number of physical staging latches plus this delay number must be equal for all 8 DLs <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OMI-CMN Configuration register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C01180E"</A>000000000C01180E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.CMN_CONFIG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.CMN_CONFIG_Q_63_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MESO_BUFFER_ENABLE: Meso buffer enable - when not set, async buffers will be used <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MESO_BUFFER_START_BUFFER: Starting buffer entry to use when meso buffer is enabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_SPARE: Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_RX_EDGE_ENA: When enabled the training will align the recovered capture clock falling edge to the grid clock falling edge before attempting to block lock <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_RX_EDGE_MARGIN: Rx edge margin - number of UI to move away from having the recovered capture clocks in phase with the grid clock <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_PSAV_STS_ENABLE: When enabled use the psave status inputs from the PHY to determine when the PHY is ready to be retrained. When disabled, use the timer values. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_RECAL_TIMER: Calibration timer - amount of time betweem re-calibration for a given lane <BR> 000 - disabled <BR> 001 - 25 ms <BR> 010 - 50 ms <BR> 011 - 100 ms <BR> 100 - 200 ms <BR> 101 - 400 ms <BR> 110 - 800 ms <BR> 111 - 1600 ms <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_1US_TMR: Number of cycles in 1us. Needs to be changed based on clock frequency <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_DBG_EN: Enable the debug logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_DBG_SEL: Debug select <BR> 000 - zeros <BR> 001 - DL0 trace information <BR> 010 - DL1 trace information <BR> 011 - zeros <BR> 100 - trace information common macro 0 <BR> 101 - trace information common macro 2 <BR> 110 - 22 bits from common 0 plus <BR> 11 bits from all 3 DLs plus <BR> 33 bits from common macro 2 <BR> 111 - zeros <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_RD_RST: Reset the PMU counters when the PMU counters are read <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_PRE_SCALAR: PMU prescalar value <BR> 000 - 16 bit prescalar <BR> 001 - 8 bit prescalar <BR> 100 - 20 bit prescalar <BR> 111 - no prescalar <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_FREEZE: PMU freeze mode - when set, the PMU will stop all counters when 1 of the counters wraps. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_PORT_SEL: PMU port select - select which of the 8 groups of inputs will be used by the PMU. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_CNTR3_PS: PMU cntr3 pair selector <BR> 00 - select even bit <BR> 01 - select odd bit <BR> 10 - select and of both bits <BR> 11 - select xor of both bits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_CNTR3_ES: PMU cntr3 event selector <BR> 00 - pmu input signals 0:1 <BR> 01 - pmu input signals 2:3 <BR> 10 - pmu input signals 4:5 <BR> 11 - pmu input signals 6:7 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_CNTR2_PS: PMU cntr2 pair selector <BR> 00 - select even bit <BR> 01 - select odd bit <BR> 10 - select and of both bits <BR> 11 - select xor of both bits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_CNTR2_ES: PMU cntr2 event selector <BR> 00 - pmu input signals 0:1 <BR> 01 - pmu input signals 2:3 <BR> 10 - pmu input signals 4:5 <BR> 11 - pmu input signals 6:7 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_CNTR1_PS: PMU cntr1 pair selector <BR> 00 - select even bit <BR> 01 - select odd bit <BR> 10 - select and of both bits <BR> 11 - select xor of both bits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_CNTR1_ES: PMU cntr1 event selector <BR> 00 - pmu input signals 0:1 <BR> 01 - pmu input signals 2:3 <BR> 10 - pmu input signals 4:5 <BR> 11 - pmu input signals 6:7 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_CNTR0_PS: PMU cntr0 pair selector <BR> 00 - select even bit <BR> 01 - select odd bit <BR> 10 - select and of both bits <BR> 11 - select xor of both bits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_CNTR0_ES: PMU cntr0 event selector <BR> 00 - pmu input signals 0:1 <BR> 01 - pmu input signals 2:3 <BR> 10 - pmu input signals 4:5 <BR> 11 - pmu input signals 6:7 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_CNTR3_PE: PMU cntr3 positive edge select <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_CNTR2_PE: PMU cntr2 positive edge select <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_CNTR1_PE: PMU cntr1 positive edge select <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_CNTR0_PE: PMU cntr0 positive edge select <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_CNTR3_EN: PMU cntr3 enable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_CNTR2_EN: PMU cntr2 enable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_CNTR1_EN: PMU cntr1 enable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CMN_CNTR0_EN: PMU cntr0 enable <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OMI-CMN Configuration register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C01180F"</A>000000000C01180F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.PMU_CNTR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.PMU.GRP03_CNT_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.PMU.GRP02_CNT_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.PMU.GRP01_CNT_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.PMU.GRP00_CNT_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_PMU3: PMU cntr3 counter <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_PMU2: PMU cntr3 counter <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_PMU1: PMU cntr3 counter <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_PMU0: PMU cntr3 counter <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OMI-DL0 Configuration0 register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011810"</A>000000000C011810 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.DL0_CONFIG0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL0_CONFIG0_Q_63_NO_REAL_ADJUST_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_ENABLE: dl0 enabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_CFG_SPARE: dl0 Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_CFG_TL_CREDITS: dl0 TL credits - Maximum number of credits that can be sent to the TL <BR> Note: want to keep this number just large enough to prevent dead cycles to allow TL to TL credits to be returned quickly <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_TL_EVENT_ACTIONS: dl0 TL event actions <BR> Bit 0 = Freeze all <BR> Bit 1 = Freeze afu, leave TL and DL running <BR> Bit 2 = Trigger Internal Logic Analyzers <BR> Bit 3 = Bring down the link <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_TL_ERROR_ACTIONS: dl0 TL error actions <BR> Bit 0 = Freeze all <BR> Bit 1 = Freeze afu, leave TL and DL running <BR> Bit 2 = Trigger Internal Logic Analyzers <BR> Bit 3 = Bring down the link <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_FWD_PROGRESS_TIMER: dl0 no forward progress timer <BR> "0000" - 1 us <BR> "0001" - 2 us <BR> "0010" - 4 us <BR> "0011" - 8 us <BR> "0100" - 16 us <BR> "0101" - 32 us <BR> "0110" - 64 us <BR> "0111" - 128 us <BR> "1000" - 256 us <BR> "1001" - 512 us <BR> "1010" - 1 ms <BR> "1011" - 2 ms <BR> "1100" - 4 ms <BR> "1101" - 8 ms <BR> "1110" - 16 ms <BR> "1111" - disabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_REPLAY_RSVD_ENTRIES: There are 256 - 16B entries in the replay buffer. This value multiplied by 32 <BR>is the number of entries that can be reserved for testing buffer full conditions. A value of F is reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_DEBUG_SELECT: dl0 trace mux select <BR> "000" = zeros <BR> "001" = RX information <BR> "010" = TX flit information <BR> "011" = Tx training information <BR> "100" = 11 bits of RX information <BR> "101" = 11 bits of TX flit information <BR> "110" = 11 bits of Tx training information <BR> "111" = Default Trace <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_DEBUG_ENABLE: dl0 trace enable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_DL2TL_DATA_PARITY_INJECT: dl0 inject a dl2tl parity error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_DL2TL_CONTROL_PARITY_INJECT: dl0 Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_ECC_UE_INJECTION: dl0 inject a ECC UE error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_ECC_CE_INJECTION: dl0 inject a ECC CE error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_FP_DISABLE: dl0 fastpath disabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_UNUSED2: dl0 Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_TX_LN_REV_ENA: When set will allow dl0 to perform tx lane reversals. When not set, will flag an error if the remote side requested it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_128_130_ENCODING_ENABLED: dl0 128/130 encoding enabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_PHY_CNTR_LIMIT: dl0 PHY control mode - determines the amount of time needed to receive pattern A or pattern B <BR> x"0" = 1 us <BR> x"1" = 50 us <BR> x"2" = 100 us <BR> x"3" = 200 us <BR> x"4" = 500 us <BR> x"5" = 1 ms <BR> x"6" = 2 ms <BR> x"7" = 3 ms <BR> x"8" = 4 ms <BR> x"9" = 5 ms <BR> x"A" = 6 ms <BR> x"B" = 8 ms <BR> x"C" = 10 ms <BR> x"D" = 15 ms <BR> x"E" = 30 ms <BR> x"F" = 60 ms <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_RUNLANE_OVRD_ENABLE: When enabled, the dl0 will drive run lane to the PHY for all training states. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_PWRMGT_ENABLE: dl0 power management enabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_QUARTER_WIDTH_BACKOFF_ENABLE: dl0 x1 backoff enabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_HALF_WIDTH_BACKOFF_ENABLE: dl0 x4 backoff enabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_SUPPORTED_MODES: dl0 supported link widths <BR> Bit 0 - x4+1 <BR> Bit 1 - x16 <BR> Bit 2 - x8 <BR> Bit 3 - x4 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_TRAIN_MODE: dl0 train mode <BR> 0000 - tx zeros <BR> 0001 - tx pattern A <BR> 0010 - tx pattern B <BR> 0011 - tx sync pattern <BR> 0100 - tx training state 1 <BR> 0101 - tx training state 2 <BR> 0110 - tx training state 3 <BR> 0111 - tx training state 0 <BR> 1xxx - enable automatic training <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_VERSION: dl0 version number <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_RETRAIN: dl0 retrain - Reset dl0 back to training state 4 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_RESET: dl0 reset - Reset dl0 back to traning state 0 <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OMI-DL0 Configuration1 register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011811"</A>000000000C011811 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.DL0_CONFIG1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL0_CONFIG1_Q_63_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_CFG1_SPARE: dl0 Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_LANE_WIDTH: Configuration override to select lane width for dynamic lane power down modes. <BR> "00" = TL controlled via sideband ports <BR> "01" = DL override to x2 <BR> "10" = DL override to x4 <BR> "11" = DL override to x8 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_PREIPL_PRBS_ENA: dl0 pre ipl prbs pattern transmit enable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_PREIPL_PRBS_TIME: dl0 pre ipl prbs timer <BR> "000" = 256 us <BR> "001" = 1 us <BR> "010" = 4 ms <BR> "011" = 16 ms <BR> "100" = 64 ms <BR> "101" = 256 ms <BR> "110" = 1 s <BR> "111" = 4 s <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_B_HYSTERESIS: Number of consecutive pattern B seen before indicating received pattern B. <BR> "0000" = 16 <BR> "0001" = 24 <BR> "0010" = 32 <BR> "0011" = 40 <BR> "0100" = 48 <BR> "0101" = 56 <BR> "0110" = 64 <BR> "0111" = 72 <BR> "1000" = 80 <BR> "1001" = 96 <BR> "1010" = 128 <BR> "1011" = 256 <BR> "1100" = 512 <BR> "1101" = 1K <BR> "1110" = 2K <BR> "1111" = 4K <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_A_HYSTERESIS: Number of consecutive pattern A seen before indicating received pattern A. <BR> "0000" = 16 <BR> "0001" = 24 <BR> "0010" = 32 <BR> "0011" = 48 <BR> "0100" = 64 <BR> "0101" = 96 <BR> "0110" = 128 <BR> "0111" = 256 <BR> "1000" = 512 <BR> "1001" = 1024 <BR> "1010" = 2K <BR> "1011" = 4K <BR> "1100" = 8K <BR> "1101" = 16K <BR> "1110" = 32K <BR> "1111" = 64K <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_B_PATTERN_LENGTH: Number of consecutive 1s and 0s needed to represent training Pattern B=> "11111111111111110000000000000000" <BR> "00" = two Xs => "11111111111111XX00000000000000XX" <BR> "10" = four Xs => "111111111111XXXX000000000000XXXX" <BR> "01" = one Xs => "111111111111111X000000000000000X" <BR> "11" = same as "10" <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_A_PATTERN_LENGTH: Number of consecutive 1s and 0s needed to represent training Pattern A => "1111111100000000" <BR> "00" = two Xs => "111111XX000000XX" <BR> "10" = four Xs => "1111XXXX0000XXXX" <BR> "01" = one Xs => "1111111X0000000X" <BR> "11" = same as "10" <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_TX_PERF_DEGRADED: "00" = if tx perf is degraded by 1% set error bit 25 <BR> "01" = if tx perf is degraded by 2% set error bit 25 <BR> "10" = if tx perf is degraded by 3% set error bit 25 <BR> "11" = if tx perf is degraded by 4% set error bit 25 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_RX_PERF_DEGRADED: "00" = if rx performance is degraded by 1% set error bit 26 <BR> "01" = if rx perf is degraded by 2% set error bit 26 <BR> "10" = if rx perf is degraded by 3% set error bit 26 <BR> "11" = if rx perf is degraded by 4% set error bit 26 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_TX_LANES_DISABLE: if bit 39 is set, tx lane 7 is disabled <BR>if bit 38 is set, tx lane 6 is disabled <BR>if bit 37 is set, tx lane 5 is disabled <BR>if bit 36 is set, tx lane 4 is disabled <BR>if bit 35 is set, tx lane 3 is disabled <BR>if bit 34 is set, tx lane 2 is disabled <BR>if bit 33 is set, tx lane 1 is disabled <BR>if bit 32 is set, tx lane 0 is disabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_RX_LANES_DISABLE: if bit 31 is set, RX lane 7 is disabled <BR>if bit 30 is set, RX lane 6 is disabled <BR>if bit 29 is set, RX lane 5 is disabled <BR>if bit 28 is set, RX lane 4 is disabled <BR>if bit 27 is set, RX lane 3 is disabled <BR>if bit 26 is set, RX lane 2 is disabled <BR>if bit 25 is set, RX lane 1 is disabled <BR>if bit 24 is set, RX lane 0 is disabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_MACRO_DBG_SEL: Allows each macro to select different things to send to the debug bus <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_RESET_ERR_HLD: dl0 reset the error hold register when it is read <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_RESET_ERR_CAP: dl0 reset the error capture register when it is read <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_RESET_TSHD_REG: dl0 reset the edpl threshold register when it is read <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_RESET_RMT_MSG: dl0 reset the remote register when it is read <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_INJECT_CRC_DIRECTION: dl0 inject crc direction <BR> "0" = RX <BR> "1" = TX <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_INJECT_CRC_RATE: dl0 crc injection rate <BR> "0000" = 1 us <BR> "0001" = 8 us <BR> "0010" = 64 us <BR> "0011" = 512 us <BR> "0100" = 4 ms <BR> "0101" = 32 ms <BR> "0110" = 256 ms <BR> "0111" = 2 s <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_INJECT_CRC_LANE: dl0 inject crc error on lane number <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_INJECT_CRC_ERROR: dl0 inject crc error enable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_EDPL_TIME: dl0 edpl time window <BR> "0000" = no time window <BR> "0001" = 4 us <BR> "0010" = 32 us <BR> "0011" = 256 us <BR> "0100" = 2 ms <BR> "0101" = 16 ms <BR> "0110" = 128 ms <BR> "0111" = 1 s <BR> "1000" = 8 s <BR> "1001" = 64 s <BR> "1010" = 512 s <BR> "1011" = 4 ks <BR> "1100" = 32 ks <BR> "1101" = 256 ks <BR> "1110" = 2 Ms <BR> "1111" = 16 Ms <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_EDPL_THRESHOLD: dl0 edpl threshold <BR> "000" = disabled <BR> "001" = 2 errors <BR> "010" = 4 errors <BR> "011" = 8 errors <BR> "100" = 16 errors <BR> "101" = 32 errors <BR> "110" = 64 errors <BR> "111" = 128 errors <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL0_EDPL_ENA: dl0 error detection per lane "edpl" enable <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DL0 Error Mask Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011812"</A>000000000C011812 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.DL0_ERROR_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL0_MASK_Q_47_INST.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_47: dl0 mask for remote link error bit 7 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_46: dl0 mask for remote link error bit 6 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_45: dl0 mask for remote link error bit 5 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_44: dl0 mask for remote link error bit 4 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_43: dl0 mask for remote link error bit 3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_42: dl0 mask for remote link error bit 2 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_41: dl0 mask for remote link error bit 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_40: dl0 mask for remote link error bit 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_39: dl0 mask for training done <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_38: dl0 mask for tx performance threshold breached</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_37: dl0 mask for rx performance threshold breached</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_36: dl0 mask for EDPL threshold reached</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_35: dl0 mask for received illegal sync header</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_34: dl0 mask for deskew overflow</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_33: dl0 mask for lost block lock</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_32: dl0 mask for software retrain</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_31: dl0 mask for remote side started retraining</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_30: dl0 mask for no forward progress timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_29: dl0 mask for spare bit 29 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_28: dl0 mask for spare bit 28 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_27: dl0 mask for edpl parity error on lane 7 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_26: dl0 mask for edpl parity error on lane 6 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_25: dl0 mask for edpl parity error on lane 5 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_24: dl0 mask for edpl parity error on lane 4 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_23: dl0 mask for edpl parity error on lane 3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_22: dl0 mask for edpl parity error on lane 2 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_21: dl0 mask for edpl parity error on lane 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_20: dl0 mask for edpl parity error on lane 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_19: dl0 mask for rx side in x4 mode <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_18: dl0 mask for tx side in x4 mode <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_17: dl0 mask for nack received <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_16: dl0 mask for crc error detected <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_15: dl0 mask for ECC CE error replay buffer <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_14: dl0 mask for ECC CE error frame buffer <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_13: dl0 mask for ECC UE on data flit replay buffer <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_12: dl0 mask for ECC UE on data flit frame buffer <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_11: dl0 mask for spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_10: dl0 mask for spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_09: dl0 mask for spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_08: dl0 mask for RX receiving slow A <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_07: dl0 mask for RX receiving illegal run length <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_06: dl0 mask for control parity error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_05: dl0 mask for spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_04: dl0 mask for truncated flit from TL <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_03: dl0 mask for illegal run length from TL <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_02: dl0 mask for Ack pointer overflow <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_01: dl0 mask for UE on control flit replay buffer <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_MASK_00: dl0 mask for UE on control flit frame buffer <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DL0 Error Hold Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011813"</A>000000000C011813 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.DL0_ERROR_HOLD</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL0_ERROR_STATUS.HOLD_LATCH_INST.HOLD.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_47: dl0 c_err_rpt for remote link error bit 7</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_46: dl0 c_err_rpt for remote link error bit 6</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_45: dl0 c_err_rpt for remote link error bit 5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_44: dl0 c_err_rpt for remote link error bit 4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_43: dl0 c_err_rpt for remote link error bit 3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_42: dl0 c_err_rpt for remote link error bit 2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_41: dl0 c_err_rpt for remote link error bit 1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_40: dl0 c_err_rpt for remote link error bit 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_39: dl0 c_err_rpt for training done</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_38: dl0 c_err_rpt for TX perfromance threshold breached</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_37: dl0 c_err_rpt for RX perfromance threshold breached</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_36: dl0 c_err_rpt for EDPL threshold reached</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_35: dl0 c_err_rpt for received illegal sync header</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_34: dl0 c_err_rpt for deskew overflow</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_33: dl0 c_err_rpt for lost block lock</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_32: dl0 c_err_rpt for software retrain</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_31: dl0 c_err_rpt for remote side started retraining</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_30: dl0 c_err_rpt for no forward progress timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_29: dl0 c_err_rpt for Tx_Flit macro detected a reason to retrain the link. Look at CYA register for details</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_28: dl0 c_err_rpt for DL forced retrain. Recal timeout, Power management wake timeout, or training timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_27: dl0 c_err_rpt for edpl parity error on lane 7</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_26: dl0 c_err_rpt for edpl parity error on lane 6</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_25: dl0 c_err_rpt for edpl parity error on lane 5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_24: dl0 c_err_rpt for edpl parity error on lane 4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_23: dl0 c_err_rpt for edpl parity error on lane 3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_22: dl0 c_err_rpt for edpl parity error on lane 2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_21: dl0 c_err_rpt for edpl parity error on lane 1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_20: dl0 c_err_rpt for edpl parity error on lane 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_19: dl0 c_err_rpt for rx side in x4 mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_18: dl0 c_err_rpt for tx side in x4 mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_17: dl0 c_err_rpt for nack received</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_16: dl0 c_err_rpt for crc error detected</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_15: dl0 c_err_rpt for ECC CE error replay buffer</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_14: dl0 c_err_rpt for ECC CE error frame buffer</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_13: dl0 c_err_rpt for ECC UE on data flit replay buffer</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_12: dl0 c_err_rpt for ECC UE on data flit frame buffer</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_11: dl0 c_err_rpt for spare</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_10: dl0 c_err_rpt for Flit Hammer. Detected a possible DI and brought the link down to prevent the potential data corruption</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_09: dl0 c_err_rpt for Illegal Tx Lane reversal request</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_08: dl0 c_err_rpt for RX receiving slow A</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_07: dl0 c_err_rpt for RX receiving illegal run length</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_06: dl0 c_err_rpt for control parity error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_05: dl0 c_err_rpt for spare</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_04: dl0 c_err_rpt for truncated flit from TL</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_03: dl0 c_err_rpt for illegal run length from TL</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_02: dl0 c_err_rpt for Ack pointer overflow</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_01: dl0 c_err_rpt for UE on control flit replay buffer</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_CERR_00: dl0 c_err_rpt for UE on control flit frame buffer</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DL0 Error Capture Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011814"</A>000000000C011814 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.DL0_ERROR_CAPTURE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL0_ERROR_CAPTURE_Q_62_INST.LATC.L2(56:62) [0000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_ERROR_CAPTURE_INFO: dl0 error capture information</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DL0 Error Capture Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011815"</A>000000000C011815 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.DL0_EDPL_MAX_COUNT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL0_MAX_COUNT_Q_63_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_EDPL_L7_MAX_COUNT: dl0 lane 7 edpl max</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_EDPL_L6_MAX_COUNT: dl0 lane 6 edpl max</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_EDPL_L5_MAX_COUNT: dl0 lane 5 edpl max</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_EDPL_L4_MAX_COUNT: dl0 lane 4 edpl max</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_EDPL_L3_MAX_COUNT: dl0 lane 3 edpl max</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_EDPL_L2_MAX_COUNT: dl0 lane 2 edpl max</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_EDPL_L1_MAX_COUNT: dl0 lane 1 edpl max</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_EDPL_L0_MAX_COUNT: dl0 lane 0 edpl max</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DL 0 status register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011816"</A>000000000C011816 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.DL0_STATUS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL0_STATUS_Q_63_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_TRAINED_MODE: trained mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_RX_LANE_REVERSED: rx_lane_reversed</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_TX_LANE_REVERSED: tx_lane_reversed</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_IDLE_SIZE: Negotiated idle width size. <BR> "1" = short 16 byte idles <BR> "0" = long 64 byte idles <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_ACK_PTRS_EQUAL: ack_ptrs_equal</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_RSVD1: rsvd1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_REQUESTED_LN_WIDTH: Requested lane width. When the DL overrides the TL, these will reflect the DL configuration register, otherwise it will reflect the TL inputs. <BR> "00" = x8 <BR> "01" = x2 <BR> "10" = x4 <BR> "11" = x8 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_ACTUAL_LN_WIDTH: Actual lane width. Will reflect the actual width being used while lanes are being powered on. <BR> "00" = training or currently changing width <BR> "01" = x2 <BR> "10" = x4 <BR> "11" = x8 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_TX_TRAINED_LANES: tx_trained_lanes</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_RX_TRAINED_LANES: rx_trained_lanes</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:46</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_ENDPOINT_INFO: endpoint_info</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_PM_DISABLED: PM disabled due to one side not being enabled, or error detected that prevented PM</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_RSVD2: rsvd2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_TRAINING_STATE_MACHINE: training_state_machine</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:54</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_RSVD3: rsvd3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_DESKEW_DONE: deskew_done</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_LANES_DISABLED: lanes_disabled</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DL 0 training status register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011817"</A>000000000C011817 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.DL0_TRAINING_STATUS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL0_TRAINING_STATUS_Q_63_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_RX_PATTERN_A: rx_pattern_a</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_RX_PATTERN_B: rx_pattern_b</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_SYNC_PATTERN: sync_pattern</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_PHY_INIT_DONE: phy_init_done</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_BLOCK_LOCKED: block_locked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_RX_TS1: rx_ts1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_RX_TS2: rx_ts2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_RX_TS3: rx_ts3</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PowerBus dl 0 Endpoint Config register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011818"</A>000000000C011818 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.DL0_DLX_CONFIG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL0_RMT_CONFIG_Q_31_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DLX0: (null) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DL0 remote information</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011819"</A>000000000C011819 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.DL0_DLX_INFO</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL0_RMT_MESSAGE_Q_63_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_STS_DLX_INFO: dlx_info</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>The 40 error bits are grouped together based on which fir bit that error sets</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C01181D"</A>000000000C01181D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.DL0_ERROR_ACTION</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL0_ERROR_ACTION_Q_47_INST.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_FIR11_ACTION: Error message to send for fir group 11. (Training Done)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_FIR10_ACTION: Error message to send for fir group 10 (EDPL or Performance Threshold Reached)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_FIR9_ACTION: Error message to send for fir group 9 (Retrain due to internal error or software initiated)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_FIR8_ACTION: Error message to send for fir group 8 (Remote side initiated retrain)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_FIR7_ACTION: Error message to send for fir group 7 (Retrain due to no fwd progress)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_FIR6_ACTION: Error message to send for fir group 6 (Parity EDPL)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_FIR5_ACTION: Error message to send for fir group 5 (Degraded Mode)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_FIR4_ACTION: Error message to send for fir group 4 (Nack)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_FIR3_ACTION: Error message to send for fir group 3 (CRC Error)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_FIR2_ACTION: Error message to send for fir group 2 (CE on TL Flit)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_FIR1_ACTION: Error message to send for fir group 1 (UE on Data Flit)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_FIR0_ACTION: Error message to send for fir group 0 (Fatal Errors)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DL0 Debug Aid</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C01181E"</A>000000000C01181E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.DL0_DEBUG_AID</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL0_DEBUG_AID_Q_17_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53:54</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL0_DEBUG_AID_Q_17_INST.LATC.L2(8:9) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL0_DEBUG_AID_Q_17_INST.LATC.L2(10:17) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_DEBUG_AID_RX_LANE_INVERTED: For lanes(7:0), indicates this lane has detected and corrected a P/N swap</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:52</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_DEBUG_AID_PRBS_IS_DIS: PRBS disable - when set, the prbs15 checker will mask this DLs inside lanes when sending the prbs error back to the PHY <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_DEBUG_AID_PRBS_OS_DIS: PRBS disable - when set, the prbs15 checker will mask this DLs outside lanes when sending the prbs error back to the PHY <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL0_DEBUG_AID_PRBS_STS: Per lane status of the prbs15 checker. The remote side TX must be transmitting a prbs15 before clearing the reset for this field to be valid</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PowerBus dl 0 CYA bits register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C01181F"</A>000000000C01181F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.DL0_CYA_BITS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL0_CYA_BITS_Q_63_NO_REAL_ADJUST_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_PRBS15_NPRBS7_0: Which prbs checking version to use. When set to 1, will use the PRBS 15 <BR>checker, when set to a 0, will use the PRBS7 checker <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_BITS0_RSVD0: Chicken switch control bits. Axone only implemented bits 31:0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_CS_DEAD_CYCLE0: Select to have data_stalled and dead_cycle signals be independent of each other. <BR>When deasserted, data_stalled will be ORed with dead cycle and sent on dead cycle. - HW555009 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_CS_ALL_INIT_DONES0: Select to allow individual init_dones to control the per lane functions. - HW550120 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_CS_STS_REG_UPDATE0: Select to override back to updating the status register on unexpected retrains - HW533717 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_RX_PN_SWAP_OVERRIDE_SELECT0: Select to override the RX P/N swap detection with the forced values <BR> from bits 39:32. Override enabled when set to 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_RX_PN_SWAP_OVERRIDE0: Override lane P/N swap for lanes 7:0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_BITS0_RSVD1: Chicken switch control bits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_CS_HW554143_0: Chicken Switch to revert to dd1 function for HW554143. Grid strobe is delayed 3 cycle to allow tx_sync to clear out stale data. <BR> enabled when set to a 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_CS_HW551927_0: Chicken Switch to revert to dd1 function for HW551927. Retrain hammer if DLR downshift collides with crc or nack. <BR> enabled when set to a 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_CS_EDPL0: Chicken Switch to revert to dd1 function for edpl lane removal. Sometimes lanes would not be killed even when the threshold is hit. <BR> enabled when set to a 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_RPB_READ_EN0: Chicken Switch to prevent the reading of the replay buffer until an ack is detected <BR> enabled when set to a 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_EARLY_RL_DETECT0: Chicken Switch to detect a run length error when the control flit is sent instead of when the data is queued up <BR> enabled when set to a 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_TX_PSAVE_DELAY_TIMER0: Delays the powering down of the TX lanes after the RX lanes are powered <BR>down by programmed number of cycles to allow remote RX lanes to power <BR>down first. <BR>000 = 132 (same as Axone ~80ns) <BR>001 = 256 <BR>010 = 512 <BR>011 = 1K <BR>100 = 2K <BR>101 = 4K (~2.5 us) <BR>110 = Reserved <BR>111 = Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_FAST_RETRAIN_DISABLE0: Chicken Switch to disable the ability to block lock the waking lanes during <BR> a power management increase in lane width. Enabled when set to a 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_FLT_TRUNC_FIX: HW515477 revert bit - flit detecting a tl truncated incorrectly and bringing down the link <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_KILL_CRC_REPLAY0: Chicken Switch to bring down the link whenever a crc error is detected while a <BR>replay is in progress. Enabled when set to a 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_RETRAIN_CRC_REPLAY0: Chicken Switch to retrain the link whenever a crc error is detected while a <BR>replay is in progress. Enabled when set to a 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_PM_DISABLE_EDPL0: Chicken Switch to change function for <BR>Power management disabled due to EDPL threshold <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_RETRAIN_CRC_RETRAIN0: Chicken switch to retrain the link whenever a crc error is detected <BR>before the tx_ack_pointer has been updated after a <BR>retrain. Enabled when set to a 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_RETRAIN_CRC_RESET0: Chicken switch to retrain the link whenever a crc error is detected <BR>before the tx_ack_pointer has been updated after a <BR>reset. Enabled when set to a 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_FRBUF_FULL0: Chicken switch to retrain the link whenever the frbuf is full, and we are doing <BR>a replay. Enabled when set to a 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_FRBUF_FULL_REPLAY0: Chicken switch to retrain the link whenever the frbuf is full, and we are doing <BR>a replay and the frbuf is within 64 entries of the last flit sent from the <BR>replay buffer. Enabled when set to a 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_PM_RETRAIN0: Chicken switch to bring the link down whenever a power management <BR>request is received before the tx_ack_pointer has been updated after a <BR>retrain. Enabled when set to a 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_PM_RESET0: Chicken switch to bring the link down whenever a power management <BR>request is received before the tx_ack_pointer has been updated after a <BR>reset. Enabled when set to a 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_CRC_RETRAIN0: Chicken switch to bring the link down whenever a crc error is detected <BR>before the tx_ack_pointer has been updated after a <BR>retrain. Enabled when set to a 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_CRC_RESET0: Chicken switch to bring the link down whenever a crc error is detected <BR>before the tx_ack_pointer has been updated after a <BR>reset. Enabled when set to a 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_RP_NONZERO0: when zero, the replay flits will have bit 352 set to 1 to ensure the crc across the last 16 bytes of the replay flit beat is different than the whole replay flit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_BITS0_RSVD3: Reserved Chicken switch control bits <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OMI-DL1 Configuration0 register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011820"</A>000000000C011820 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.DL1_CONFIG0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL1_CONFIG0_Q_63_NO_REAL_ADJUST_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_ENABLE: dl1 enabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_CFG_SPARE: dl1 Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_CFG_TL_CREDITS: dl1 TL credits - Maximum number of credits that can be sent to the TL <BR> Note: want to keep this number just large enough to prevent dead cycles to allow TL to TL credits to be returned quickly <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_TL_EVENT_ACTIONS: dl1 TL event actions <BR> Bit 0 = Freeze all <BR> Bit 1 = Freeze afu, leave TL and DL running <BR> Bit 2 = Trigger Internal Logic Analyzers <BR> Bit 3 = Bring down the link <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_TL_ERROR_ACTIONS: dl1 TL error actions <BR> Bit 0 = Freeze all <BR> Bit 1 = Freeze afu, leave TL and DL running <BR> Bit 2 = Trigger Internal Logic Analyzers <BR> Bit 3 = Bring down the link <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_FWD_PROGRESS_TIMER: dl1 no forward progress timer <BR> "0000" - 1 us <BR> "0001" - 2 us <BR> "0010" - 4 us <BR> "0011" - 8 us <BR> "0100" - 16 us <BR> "0101" - 32 us <BR> "0110" - 64 us <BR> "0111" - 128 us <BR> "1000" - 256 us <BR> "1001" - 512 us <BR> "1010" - 1 ms <BR> "1011" - 2 ms <BR> "1100" - 4 ms <BR> "1101" - 8 ms <BR> "1110" - 16 ms <BR> "1111" - disabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_REPLAY_RSVD_ENTRIES: There are 256 - 16B entries in the replay buffer. This value multiplied by 32 <BR>is the number of entries that can be reserved for testing buffer full conditions. A value of F is reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_DEBUG_SELECT: dl1 trace mux select <BR> "000" = zeros <BR> "001" = RX information <BR> "010" = TX flit information <BR> "011" = Tx training information <BR> "100" = 11 bits of RX information <BR> "101" = 11 bits of TX flit information <BR> "110" = 11 bits of Tx training information <BR> "111" = Default Trace <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_DEBUG_ENABLE: dl1 trace enable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_DL2TL_DATA_PARITY_INJECT: dl1 inject a dl2tl parity error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_DL2TL_CONTROL_PARITY_INJECT: dl1 Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_ECC_UE_INJECTION: dl1 inject a ECC UE error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_ECC_CE_INJECTION: dl1 inject a ECC CE error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_FP_DISABLE: dl1 fastpath disabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_UNUSED2: dl1 Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_TX_LN_REV_ENA: When set will allow dl1 to perform tx lane reversals. When not set, will flag an error if the remote side requested it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_128_130_ENCODING_ENABLED: dl1 128/130 encoding enabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_PHY_CNTR_LIMIT: dl1 PHY control mode - determines the amount of time needed to receive pattern A or pattern B <BR> x"0" = 1 us <BR> x"1" = 50 us <BR> x"2" = 100 us <BR> x"3" = 200 us <BR> x"4" = 500 us <BR> x"5" = 1 ms <BR> x"6" = 2 ms <BR> x"7" = 3 ms <BR> x"8" = 4 ms <BR> x"9" = 5 ms <BR> x"A" = 6 ms <BR> x"B" = 8 ms <BR> x"C" = 10 ms <BR> x"D" = 15 ms <BR> x"E" = 30 ms <BR> x"F" = 60 ms <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_UNUSED: spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_PWRMGT_ENABLE: dl1 power management enabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_QUARTER_WIDTH_BACKOFF_ENABLE: dl1 x1 backoff enabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_HALF_WIDTH_BACKOFF_ENABLE: dl1 x4 backoff enabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_SUPPORTED_MODES: dl1 supported link widths <BR> Bit 0 - x4+1 <BR> Bit 1 - x16 <BR> Bit 2 - x8 <BR> Bit 3 - x4 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_TRAIN_MODE: dl1 train mode <BR> 0000 - tx zeros <BR> 0001 - tx pattern A <BR> 0010 - tx pattern B <BR> 0011 - tx sync pattern <BR> 0100 - tx training state 1 <BR> 0101 - tx training state 2 <BR> 0110 - tx training state 3 <BR> 0111 - tx training state 0 <BR> 1xxx - enable automatic training <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_VERSION: dl1 version number <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_RETRAIN: dl1 retrain - Reset dl1 back to training state 4 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_RESET: dl1 reset - Reset dl1 back to traning state 0 <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OMI-DL1 Configuration1 register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011821"</A>000000000C011821 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.DL1_CONFIG1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL1_CONFIG1_Q_63_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_CFG1_SPARE: dl1 Spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_LANE_WIDTH: Configuration override to select lane width for dynamic lane power down modes. <BR> "00" = TL controlled via sideband ports <BR> "01" = DL override to x2 <BR> "10" = DL override to x4 <BR> "11" = DL override to x8 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_PREIPL_PRBS_ENA: dl1 pre ipl prbs pattern transmit enable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_PREIPL_PRBS_TIME: dl1 pre ipl prbs timer <BR> "000" = 256 us <BR> "001" = 1 us <BR> "010" = 4 ms <BR> "011" = 16 ms <BR> "100" = 64 ms <BR> "101" = 256 ms <BR> "110" = 1 s <BR> "111" = 4 s <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_B_HYSTERESIS: Number of consecutive pattern B seen before indicating received pattern B. <BR> "0000" = 16 <BR> "0001" = 24 <BR> "0010" = 32 <BR> "0011" = 40 <BR> "0100" = 48 <BR> "0101" = 56 <BR> "0110" = 64 <BR> "0111" = 72 <BR> "1000" = 80 <BR> "1001" = 96 <BR> "1010" = 128 <BR> "1011" = 256 <BR> "1100" = 512 <BR> "1101" = 1K <BR> "1110" = 2K <BR> "1111" = 4K <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_A_HYSTERESIS: Number of consecutive pattern A seen before indicating received pattern A. <BR> "0000" = 16 <BR> "0001" = 24 <BR> "0010" = 32 <BR> "0011" = 48 <BR> "0100" = 64 <BR> "0101" = 96 <BR> "0110" = 128 <BR> "0111" = 256 <BR> "1000" = 512 <BR> "1001" = 1024 <BR> "1010" = 2K <BR> "1011" = 4K <BR> "1100" = 8K <BR> "1101" = 16K <BR> "1110" = 32K <BR> "1111" = 64K <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_B_PATTERN_LENGTH: Number of consecutive 1s and 0s needed to represent training Pattern B=> "11111111111111110000000000000000" <BR> "00" = two Xs => "11111111111111XX00000000000000XX" <BR> "10" = four Xs => "111111111111XXXX000000000000XXXX" <BR> "01" = one Xs => "111111111111111X000000000000000X" <BR> "11" = same as "10" <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_A_PATTERN_LENGTH: Number of consecutive 1s and 0s needed to represent training Pattern A => "1111111100000000" <BR> "00" = two Xs => "111111XX000000XX" <BR> "10" = four Xs => "1111XXXX0000XXXX" <BR> "01" = one Xs => "1111111X0000000X" <BR> "11" = same as "10" <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_TX_PERF_DEGRADED: "00" = if tx perf is degraded by 1% set error bit 25 <BR> "01" = if tx perf is degraded by 2% set error bit 25 <BR> "10" = if tx perf is degraded by 3% set error bit 25 <BR> "11" = if tx perf is degraded by 4% set error bit 25 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_RX_PERF_DEGRADED: "00" = if rx performance is degraded by 1% set error bit 26 <BR> "01" = if rx perf is degraded by 2% set error bit 26 <BR> "10" = if rx perf is degraded by 3% set error bit 26 <BR> "11" = if rx perf is degraded by 4% set error bit 26 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_TX_LANES_DISABLE: if bit 39 is set, tx lane 7 is disabled <BR>if bit 38 is set, tx lane 6 is disabled <BR>if bit 37 is set, tx lane 5 is disabled <BR>if bit 36 is set, tx lane 4 is disabled <BR>if bit 35 is set, tx lane 3 is disabled <BR>if bit 34 is set, tx lane 2 is disabled <BR>if bit 33 is set, tx lane 1 is disabled <BR>if bit 32 is set, tx lane 0 is disabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_RX_LANES_DISABLE: if bit 31 is set, RX lane 7 is disabled <BR>if bit 30 is set, RX lane 6 is disabled <BR>if bit 29 is set, RX lane 5 is disabled <BR>if bit 28 is set, RX lane 4 is disabled <BR>if bit 27 is set, RX lane 3 is disabled <BR>if bit 26 is set, RX lane 2 is disabled <BR>if bit 25 is set, RX lane 1 is disabled <BR>if bit 24 is set, RX lane 0 is disabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_MACRO_DBG_SEL: Allows each macro to select different things to send to the debug bus <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_RESET_ERR_HLD: dl1 reset the error hold register when it is read <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_RESET_ERR_CAP: dl1 reset the error capture register when it is read <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_RESET_TSHD_REG: dl1 reset the edpl threshold register when it is read <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_RESET_RMT_MSG: dl1 reset the remote register when it is read <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_INJECT_CRC_DIRECTION: dl1 inject crc direction <BR> "0" = RX <BR> "1" = TX <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_INJECT_CRC_RATE: dl1 crc injection rate <BR> "0000" = 1 us <BR> "0001" = 8 us <BR> "0010" = 64 us <BR> "0011" = 512 us <BR> "0100" = 4 ms <BR> "0101" = 32 ms <BR> "0110" = 256 ms <BR> "0111" = 2 s <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_INJECT_CRC_LANE: dl1 inject crc error on lane number <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_INJECT_CRC_ERROR: dl1 inject crc error enable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_EDPL_TIME: dl1 edpl time window <BR> "0000" = no time window <BR> "0001" = 4 us <BR> "0010" = 32 us <BR> "0011" = 256 us <BR> "0100" = 2 ms <BR> "0101" = 16 ms <BR> "0110" = 128 ms <BR> "0111" = 1 s <BR> "1000" = 8 s <BR> "1001" = 64 s <BR> "1010" = 512 s <BR> "1011" = 4 ks <BR> "1100" = 32 ks <BR> "1101" = 256 ks <BR> "1110" = 2 Ms <BR> "1111" = 16 Ms <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_EDPL_THRESHOLD: dl1 edpl threshold <BR> "000" = disabled <BR> "001" = 2 errors <BR> "010" = 4 errors <BR> "011" = 8 errors <BR> "100" = 16 errors <BR> "101" = 32 errors <BR> "110" = 64 errors <BR> "111" = 128 errors <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DL1_EDPL_ENA: dl1 error detection per lane "edpl" enable <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DL1 Error Mask Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011822"</A>000000000C011822 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.DL1_ERROR_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL1_MASK_Q_47_INST.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_47: dl1 mask for remote link error bit 7 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_46: dl1 mask for remote link error bit 6 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_45: dl1 mask for remote link error bit 5 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_44: dl1 mask for remote link error bit 4 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_43: dl1 mask for remote link error bit 3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_42: dl1 mask for remote link error bit 2 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_41: dl1 mask for remote link error bit 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_40: dl1 mask for remote link error bit 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_39: dl1 mask for training done <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_38: dl1 mask for tx performance threshold breached</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_37: dl1 mask for rx performance threshold breached</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_36: dl1 mask for EDPL threshold reached</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_35: dl1 mask for received illegal sync header</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_34: dl1 mask for deskew overflow</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_33: dl1 mask for lost block lock</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_32: dl1 mask for software retrain</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_31: dl1 mask for remote side started retraining</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_30: dl1 mask for no forward progress timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_29: dl1 mask for spare bit 29 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_28: dl1 mask for spare bit 28 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_27: dl1 mask for edpl parity error on lane 7 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_26: dl1 mask for edpl parity error on lane 6 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_25: dl1 mask for edpl parity error on lane 5 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_24: dl1 mask for edpl parity error on lane 4 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_23: dl1 mask for edpl parity error on lane 3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_22: dl1 mask for edpl parity error on lane 2 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_21: dl1 mask for edpl parity error on lane 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_20: dl1 mask for edpl parity error on lane 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_19: dl1 mask for rx side in x4 mode <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_18: dl1 mask for tx side in x4 mode <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_17: dl1 mask for nack received <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_16: dl1 mask for crc error detected <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_15: dl1 mask for ECC CE error replay buffer <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_14: dl1 mask for ECC CE error frame buffer <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_13: dl1 mask for ECC UE on data flit replay buffer <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_12: dl1 mask for ECC UE on data flit frame buffer <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_11: dl1 mask for spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_10: dl1 mask for spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_09: dl1 mask for spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_08: dl1 mask for RX receiving slow A <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_07: dl1 mask for RX receiving illegal run length <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_06: dl1 mask for control parity error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_05: dl1 mask for spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_04: dl1 mask for truncated flit from TL <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_03: dl1 mask for illegal run length from TL <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_02: dl1 mask for Ack pointer overflow <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_01: dl1 mask for UE on control flit replay buffer <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_MASK_00: dl1 mask for UE on control flit frame buffer <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DL1 Error Hold Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011823"</A>000000000C011823 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.DL1_ERROR_HOLD</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL1_ERROR_STATUS.HOLD_LATCH_INST.HOLD.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_47: dl1 c_err_rpt for remote link error bit 7</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_46: dl1 c_err_rpt for remote link error bit 6</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_45: dl1 c_err_rpt for remote link error bit 5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_44: dl1 c_err_rpt for remote link error bit 4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_43: dl1 c_err_rpt for remote link error bit 3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_42: dl1 c_err_rpt for remote link error bit 2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_41: dl1 c_err_rpt for remote link error bit 1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_40: dl1 c_err_rpt for remote link error bit 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_39: dl1 c_err_rpt for training done</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_38: dl1 c_err_rpt for TX perfromance threshold breached</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_37: dl1 c_err_rpt for RX perfromance threshold breached</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_36: dl1 c_err_rpt for EDPL threshold reached</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_35: dl1 c_err_rpt for received illegal sync header</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_34: dl1 c_err_rpt for deskew overflow</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_33: dl1 c_err_rpt for lost block lock</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_32: dl1 c_err_rpt for software retrain</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_31: dl1 c_err_rpt for remote side started retraining</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_30: dl1 c_err_rpt for no forward progress timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_29: dl1 c_err_rpt for Tx_Flit macro detected a reason to retrain the link. Look at CYA register for details</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_28: dl1 c_err_rpt for spare bit 28</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_27: dl1 c_err_rpt for edpl parity error on lane 7</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_26: dl1 c_err_rpt for edpl parity error on lane 6</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_25: dl1 c_err_rpt for edpl parity error on lane 5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_24: dl1 c_err_rpt for edpl parity error on lane 4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_23: dl1 c_err_rpt for edpl parity error on lane 3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_22: dl1 c_err_rpt for edpl parity error on lane 2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_21: dl1 c_err_rpt for edpl parity error on lane 1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_20: dl1 c_err_rpt for edpl parity error on lane 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_19: dl1 c_err_rpt for rx side in x4 mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_18: dl1 c_err_rpt for tx side in x4 mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_17: dl1 c_err_rpt for nack received</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_16: dl1 c_err_rpt for crc error detected</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_15: dl1 c_err_rpt for ECC CE error replay buffer</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_14: dl1 c_err_rpt for ECC CE error frame buffer</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_13: dl1 c_err_rpt for ECC UE on data flit replay buffer</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_12: dl1 c_err_rpt for ECC UE on data flit frame buffer</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_11: dl1 c_err_rpt for spare</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_10: dl1 c_err_rpt for Flit Hammer. Detected a possible DI and brought the link down to prevent the potential data corruption</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_09: dl1 c_err_rpt for Illegal Tx Lane reversal request</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_08: dl1 c_err_rpt for RX receiving slow A</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_07: dl1 c_err_rpt for RX receiving illegal run length</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_06: dl1 c_err_rpt for control parity error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_05: dl1 c_err_rpt for spare</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_04: dl1 c_err_rpt for truncated flit from TL</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_03: dl1 c_err_rpt for illegal run length from TL</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_02: dl1 c_err_rpt for Ack pointer overflow</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_01: dl1 c_err_rpt for UE on control flit replay buffer</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_CERR_00: dl1 c_err_rpt for UE on control flit frame buffer</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DL1 Error Capture Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011824"</A>000000000C011824 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.DL1_ERROR_CAPTURE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL1_ERROR_CAPTURE_Q_62_INST.LATC.L2(56:62) [0000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_ERROR_CAPTURE_INFO: dl1 error capture information</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DL1 Error Capture Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011825"</A>000000000C011825 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.DL1_EDPL_MAX_COUNT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL1_MAX_COUNT_Q_63_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_EDPL_L7_MAX_COUNT: dl1 lane 7 edpl max</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_EDPL_L6_MAX_COUNT: dl1 lane 6 edpl max</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_EDPL_L5_MAX_COUNT: dl1 lane 5 edpl max</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_EDPL_L4_MAX_COUNT: dl1 lane 4 edpl max</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_EDPL_L3_MAX_COUNT: dl1 lane 3 edpl max</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_EDPL_L2_MAX_COUNT: dl1 lane 2 edpl max</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_EDPL_L1_MAX_COUNT: dl1 lane 1 edpl max</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_EDPL_L0_MAX_COUNT: dl1 lane 0 edpl max</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DL 0 status register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011826"</A>000000000C011826 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.DL1_STATUS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL1_STATUS_Q_63_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_TRAINED_MODE: trained mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_RX_LANE_REVERSED: rx_lane_reversed</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_TX_LANE_REVERSED: tx_lane_reversed</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_IDLE_SIZE: Negotiated idle width size. <BR> "1" = short 16 byte idles <BR> "0" = long 64 byte idles <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_ACK_PTRS_EQUAL: ack_ptrs_equal</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_RSVD1: rsvd1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_REQUESTED_LN_WIDTH: Requested lane width. When the DL overrides the TL, these will reflect the DL configuration register, otherwise it will reflect the TL inputs. <BR> "00" = x8 <BR> "01" = x2 <BR> "10" = x4 <BR> "11" = x8 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_ACTUAL_LN_WIDTH: Actual lane width. Will reflect the actual width being used while lanes are being powered on. <BR> "00" = training or currently changing width <BR> "01" = x2 <BR> "10" = x4 <BR> "11" = x8 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_TX_TRAINED_LANES: tx_trained_lanes</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_RX_TRAINED_LANES: rx_trained_lanes</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:46</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_ENDPOINT_INFO: endpoint_info</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_PM_DISABLED: PM disabled due to one side not being enabled, or error detected that prevented PM</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_RSVD2: rsvd2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_TRAINING_STATE_MACHINE: training_state_machine</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:54</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_RSVD3: rsvd3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_DESKEW_DONE: deskew_done</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_LANES_DISABLED: lanes_disabled</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DL 0 training status register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011827"</A>000000000C011827 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.DL1_TRAINING_STATUS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL1_TRAINING_STATUS_Q_63_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_RX_PATTERN_A: rx_pattern_a</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_RX_PATTERN_B: rx_pattern_b</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_SYNC_PATTERN: sync_pattern</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_PHY_INIT_DONE: phy_init_done</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_BLOCK_LOCKED: block_locked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_RX_TS1: rx_ts1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_RX_TS2: rx_ts2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_RX_TS3: rx_ts3</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PowerBus dl 0 Endpoint Config register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011828"</A>000000000C011828 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.DL1_DLX_CONFIG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL1_RMT_CONFIG_Q_31_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DLX1: (null) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DL1 remote information</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011829"</A>000000000C011829 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.DL1_DLX_INFO</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL1_RMT_MESSAGE_Q_63_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_STS_DLX_INFO: dlx_info</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>The 40 error bits are grouped together based on which fir bit that error sets</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C01182D"</A>000000000C01182D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.DL1_ERROR_ACTION</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL1_ERROR_ACTION_Q_47_INST.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_FIR11_ACTION: Error message to send for fir group 11. (Training Done)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_FIR10_ACTION: Error message to send for fir group 10 (EDPL or Performance Threshold Reached)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_FIR9_ACTION: Error message to send for fir group 9 (Retrain due to internal error or software initiated)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_FIR8_ACTION: Error message to send for fir group 8 (Remote side initiated retrain)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_FIR7_ACTION: Error message to send for fir group 7 (Retrain due to no fwd progress)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_FIR6_ACTION: Error message to send for fir group 6 (Parity EDPL)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_FIR5_ACTION: Error message to send for fir group 5 (Degraded Mode)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_FIR4_ACTION: Error message to send for fir group 4 (Nack)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_FIR3_ACTION: Error message to send for fir group 3 (CRC Error)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_FIR2_ACTION: Error message to send for fir group 2 (CE on TL Flit)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_FIR1_ACTION: Error message to send for fir group 1 (UE on Data Flit)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_FIR0_ACTION: Error message to send for fir group 0 (Fatal Errors)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DL1 Debug Aid</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C01182E"</A>000000000C01182E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.DL1_DEBUG_AID</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL1_DEBUG_AID_Q_17_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53:54</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL1_DEBUG_AID_Q_17_INST.LATC.L2(8:9) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL1_DEBUG_AID_Q_17_INST.LATC.L2(10:17) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_DEBUG_AID_RX_LANE_INVERTED: For lanes(7:0), indicates this lane has detected and corrected a P/N swap</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:52</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_DEBUG_AID_PRBS_IS_DIS: PRBS disable - when set, the prbs15 checker will mask this DLs inside lanes when sending the prbs error back to the PHY <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_DEBUG_AID_PRBS_OS_DIS: PRBS disable - when set, the prbs15 checker will mask this DLs outside lanes when sending the prbs error back to the PHY <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL1_DEBUG_AID_PRBS_STS: Per lane status of the prbs15 checker. The remote side TX must be transmitting a prbs15 before clearing the reset for this field to be valid</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PowerBus dl 1 CYA bits register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C01182F"</A>000000000C01182F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.DL1_CYA_BITS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL1_CYA_BITS_Q_63_NO_REAL_ADJUST_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_PRBS15_NPRBS7_1: Which prbs checking version to use. When set to 1, will use the PRBS 15 <BR>checker, when set to a 0, will use the PRBS7 checker <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_BITS1_RSVD0: Chicken switch control bits. Axone only implemented bits 31:0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_CS_DEAD_CYCLE1: Select to have data_stalled and dead_cycle signals be independent of each other. <BR>When deasserted, data_stalled will be ORed with dead cycle and sent on dead cycle. - HW555009 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_CS_ALL_INIT_DONES1: Select to allow individual init_dones to control the per lane functions. - HW550120 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_CS_STS_REG_UPDATE1: Select to override back to updating the status register on unexpected retrains - HW533717 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_RX_PN_SWAP_OVERRIDE_SELECT1: Select to override the RX P/N swap detection with the forced values <BR> from bits 39:32. Override enabled when set to 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_RX_PN_SWAP_OVERRIDE1: Override lane P/N swap for lanes 7:0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_BITS1_RSVD1: Chicken switch control bits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_CS_HW554143_1: Chicken Switch to revert to dd1 function for HW554143. Grid strobe is delayed 3 cycle to allow tx_sync to clear out stale data. <BR> enabled when set to a 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_CS_HW551927_1: Chicken Switch to revert to dd1 function for HW551927. Retrain hammer if DLR downshift collides with crc or nack. <BR> enabled when set to a 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_CS_EDPL1: Chicken Switch to revert to dd1 function for edpl lane removal. Sometimes lanes would not be killed even when the threshold is hit. <BR> enabled when set to a 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_RPB_READ_EN1: Chicken Switch to prevent the reading of the replay buffer until an ack is detected <BR> enabled when set to a 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_EARLY_RL_DETECT1: Chicken Switch to detect a run length error when the control flit is sent instead of when the data is queued up <BR> enabled when set to a 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_TX_PSAVE_DELAY_TIMER1: Delays the powering down of the TX lanes after the RX lanes are powered <BR>down by programmed number of cycles to allow remote RX lanes to power <BR>down first. <BR>000 = 132 (same as Axone ~80ns) <BR>001 = 256 <BR>010 = 512 <BR>011 = 1K <BR>100 = 2K <BR>101 = 4K (~2.5 us) <BR>110 = Reserved <BR>111 = Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_FAST_RETRAIN_DISABLE1: Chicken Switch to disable the ability to block lock the waking lanes during <BR> a power management increase in lane width. Enabled when set to a 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_BITS1_RSVD2: Chicken switch control bits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_KILL_CRC_REPLAY1: Chicken Switch to bring down the link whenever a crc error is detected while a <BR>replay is in progress. Enabled when set to a 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_RETRAIN_CRC_REPLAY1: Chicken Switch to retrain the link whenever a crc error is detected while a <BR>replay is in progress. Enabled when set to a 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_PM_DISABLE_EDPL1: Chicken Switch to change function for <BR>Power management disabled due to EDPL threshold <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_RETRAIN_CRC_RETRAIN1: Chicken switch to retrain the link whenever a crc error is detected <BR>before the tx_ack_pointer has been updated after a <BR>retrain. Enabled when set to a 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_RETRAIN_CRC_RESET1: Chicken switch to retrain the link whenever a crc error is detected <BR>before the tx_ack_pointer has been updated after a <BR>reset. Enabled when set to a 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_FRBUF_FULL1: Chicken switch to retrain the link whenever the frbuf is full, and we are doing <BR>a replay. Enabled when set to a 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_FRBUF_FULL_REPLAY1: Chicken switch to retrain the link whenever the frbuf is full, and we are doing <BR>a replay and the frbuf is within 64 entries of the last flit sent from the <BR>replay buffer. Enabled when set to a 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_PM_RETRAIN1: Chicken switch to bring the link down whenever a power management <BR>request is received before the tx_ack_pointer has been updated after a <BR>retrain. Enabled when set to a 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_PM_RESET1: Chicken switch to bring the link down whenever a power management <BR>request is received before the tx_ack_pointer has been updated after a <BR>reset. Enabled when set to a 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_CRC_RETRAIN1: Chicken switch to bring the link down whenever a crc error is detected <BR>before the tx_ack_pointer has been updated after a <BR>retrain. Enabled when set to a 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_CRC_RESET1: Chicken switch to bring the link down whenever a crc error is detected <BR>before the tx_ack_pointer has been updated after a <BR>reset. Enabled when set to a 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_RP_NONZERO1: when zero, the replay flits will have bit 352 set to 1 to ensure the crc across the last 16 bytes of the replay flit beat is different than the whole replay flit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CYA_BITS1_RSVD3: Reserved Chicken switch control bits <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IO Dynamic Lane Reduction Activity Proxy Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011830"</A>000000000C011830 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.DL0_PM_REGS.DLR_APCR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is instantiated as part of the common component C_PM_DLR_PROXY in CLIB, for any IO DL that supports reduced width operation that gets applied to changes in WOF performance at the socket level.  For Simics modeling only we treat this as an extension of the OCC. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL0_PM_REGS.PROX_CNTRL_REGB_Q_11_INST.LATC.L2(11:23) [0000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LINK_POPULATED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LINK_TYPE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LINK_INFO</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL_ENABLE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREEZE_PROXY</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WINDOW_SELECT</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DIV2_WEIGHT</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DIV4_WEIGHT</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IO Dynamic Lane Reduction Activity Proxy Sample Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011831"</A>000000000C011831 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.DL0_PM_REGS.DLR_APSR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is instantiated as part of the common component C_PM_DLR_PROXY in CLIB, for any IO DL that supports reduced width operation that gets applied to changes in WOF performance at the socket level.  Note: For Simics modeling only we treat this as an extension of the OCC. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL0_PM_REGS.PROX_CNTRL_REGB_Q_11_INST.LATC.L2(11) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL0_PM_REGS.ACC_WIND_DATA(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL0_PM_REGS.BASE_WIND_DATA(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LINK_POPULATED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LINK_TYPE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:9</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LINK_INFO</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL_ENABLE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREEZE_PROXY</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTIVITY_SAMPLE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BASE_SAMPLE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IO Dynamic Lane Reduction Activity Proxy Override Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011832"</A>000000000C011832 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.DL0_PM_REGS.DLR_APOR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is instantiated as part of the common component C_PM_DLR_PROXY in CLIB, for any IO DL that supports reduced width operation that gets applied to changes in WOF performance at the socket level.  For Simics modeling only we treat this as an extension of the OCC.  This register is used for manual code testing only, especially useful in concert with DLR_APCR[FREEZE_PROXY]. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL0_PM_REGS.ACT_ACC_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL0_PM_REGS.BASE_ACC_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DLR_APOR_ACTIVITY_ACCUM: Overwrites the upper 32 bits of the 36-bit Activity Accumulator with the value in this field, and the lower 4 bits with 0x0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DLR_APOR_BASE_ACCUM: Overwrites the upper 32 bits of the 36-bit Base Accumulator with the value in this field, and the lower 4 bits with 0x0. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IO Dynamic Lane Reduction Activity Proxy Status Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011833"</A>000000000C011833 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.DL0_PM_REGS.DLR_APST</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is instantiated as part of the common component C_PM_DLR_PROXY in CLIB, for any IO DL that supports reduced width operation that gets applied to changes in WOF performance at the socket level.  For Simics modeling only we treat this as an extension of the OCC.  This register is used to sample  the current State and recent history of the state since last  read.  This register stops updating only if the entire DL is clock gated. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=10><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL0_PM_REGS.LNK_STAT_REGA_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL0_PM_REGS.LNK_STAT_REGB_Q_24_INST.LATC.L2(24) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL0_PM_REGS.LNK_STAT_REGB_Q_25_INST.LATC.L2(25) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL0_PM_REGS.LNK_STAT_REGB_Q_26_INST.LATC.L2(26) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL0_PM_REGS.LNK_STAT_REGB_Q_27_INST.LATC.L2(27) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL0_PM_REGS.LNK_STAT_REGB_Q_28_INST.LATC.L2(28) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL0_PM_REGS.LNK_STAT_REGB_Q_29_INST.LATC.L2(29) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL0_PM_REGS.LNK_STAT_REGB_Q_30_INST.LATC.L2(30) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL0_PM_REGS.LNK_STAT_REGB_Q_31_INST.LATC.L2(31) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TL_REQ</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL_WIDTH</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL_ENABLE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:23</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TL_REQ_HIST</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL_WIDTH_HIST</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IO Dynamic Lane Reduction Activity Proxy Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011838"</A>000000000C011838 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.DL1_PM_REGS.DLR_APCR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is instantiated as part of the common component C_PM_DLR_PROXY in CLIB, for any IO DL that supports reduced width operation that gets applied to changes in WOF performance at the socket level.  For Simics modeling only we treat this as an extension of the OCC. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL1_PM_REGS.PROX_CNTRL_REGB_Q_11_INST.LATC.L2(11:23) [0000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LINK_POPULATED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LINK_TYPE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LINK_INFO</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL_ENABLE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREEZE_PROXY</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WINDOW_SELECT</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DIV2_WEIGHT</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DIV4_WEIGHT</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IO Dynamic Lane Reduction Activity Proxy Sample Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C011839"</A>000000000C011839 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.DL1_PM_REGS.DLR_APSR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is instantiated as part of the common component C_PM_DLR_PROXY in CLIB, for any IO DL that supports reduced width operation that gets applied to changes in WOF performance at the socket level.  Note: For Simics modeling only we treat this as an extension of the OCC. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL1_PM_REGS.PROX_CNTRL_REGB_Q_11_INST.LATC.L2(11) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL1_PM_REGS.ACC_WIND_DATA(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL1_PM_REGS.BASE_WIND_DATA(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LINK_POPULATED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LINK_TYPE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:9</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LINK_INFO</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL_ENABLE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREEZE_PROXY</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTIVITY_SAMPLE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BASE_SAMPLE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IO Dynamic Lane Reduction Activity Proxy Override Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C01183A"</A>000000000C01183A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.DL1_PM_REGS.DLR_APOR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is instantiated as part of the common component C_PM_DLR_PROXY in CLIB, for any IO DL that supports reduced width operation that gets applied to changes in WOF performance at the socket level.  For Simics modeling only we treat this as an extension of the OCC.  This register is used for manual code testing only, especially useful in concert with DLR_APCR[FREEZE_PROXY]. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL1_PM_REGS.ACT_ACC_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL1_PM_REGS.BASE_ACC_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DLR_APOR_ACTIVITY_ACCUM: Overwrites the upper 32 bits of the 36-bit Activity Accumulator with the value in this field, and the lower 4 bits with 0x0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DLR_APOR_BASE_ACCUM: Overwrites the upper 32 bits of the 36-bit Base Accumulator with the value in this field, and the lower 4 bits with 0x0. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IO Dynamic Lane Reduction Activity Proxy Status Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C01183B"</A>000000000C01183B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>DLMO.REG0.DL1_PM_REGS.DLR_APST</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is instantiated as part of the common component C_PM_DLR_PROXY in CLIB, for any IO DL that supports reduced width operation that gets applied to changes in WOF performance at the socket level.  For Simics modeling only we treat this as an extension of the OCC.  This register is used to sample  the current State and recent history of the state since last  read.  This register stops updating only if the entire DL is clock gated. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=10><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL1_PM_REGS.LNK_STAT_REGA_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL1_PM_REGS.LNK_STAT_REGB_Q_24_INST.LATC.L2(24) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL1_PM_REGS.LNK_STAT_REGB_Q_25_INST.LATC.L2(25) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL1_PM_REGS.LNK_STAT_REGB_Q_26_INST.LATC.L2(26) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL1_PM_REGS.LNK_STAT_REGB_Q_27_INST.LATC.L2(27) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL1_PM_REGS.LNK_STAT_REGB_Q_28_INST.LATC.L2(28) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL1_PM_REGS.LNK_STAT_REGB_Q_29_INST.LATC.L2(29) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL1_PM_REGS.LNK_STAT_REGB_Q_30_INST.LATC.L2(30) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>DLMO.REG0.DL1_PM_REGS.LNK_STAT_REGB_Q_31_INST.LATC.L2(31) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TL_REQ</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL_WIDTH</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL_ENABLE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:23</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TL_REQ_HIST</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL_WIDTH_HIST</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>configuration of CC counters</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C030000"</A>000000000C030000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.SYNC_CONFIG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.PHASE_SYNC.SYNC_CONFIG_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYNC_PULSE_DELAY: Delay incoming sync pulse. Default are 8 latches incl. Async. 0000=8 , 0001=2(ungated), 0010=3, 0011=4, 0100=5, 0101=6, 0110=7, 0111=8 cycles, 1000=9, 1001=10, 1010=11, 1011=12, 1100=13, 1101=14, 1110=15, 1111=16 delay of the reset of the phase counter</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LISTEN_TO_SYNC_PULSE_DIS: disable phase counter synchronization by sync_pulse signal (default is enabled) ATTENTION: when ENABLE listen_to_sync, chiplet gets corrupted for 200 cycles</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYNC_PULSE_INPUT_SEL: default is 0, when set to 1, the alternative input of the sync_pulse will be used ATTENTION: when toggle the input select, chiplet gets corrupted for 200 cycles</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USE_SYNC_FOR_SCAN: if set, use opcg initial alignment for scan requests</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLEAR_CHIPLET_IS_ALIGNED: This bit will clear the chiplet_is_aligned bit - see cplt_stat register</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_NOT_BLOCKED_BY_CLKCMD: PCB will not waiting for Clock Start/Stop Commands</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_PCB_ITR: disable interrupt generation within CC - interrupt sent on each hld event</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CONT_SCAN_DISABLE: disable continues scan feature if that is set, you need to check for OPCG_DONE after each cont_scan request</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYNC_PULSE_OUT_DIS: disable sync_pulse output when set to 1, master chiplet will not sending sync pulses to slave chiplets anymore</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>REGION_PGOOD_OVERRIDE: Default is 0: When set to 1, region_pgood gets ignored. Allows Clock Start of Partial BAD regions</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CONT_SCAN_SHORT_WAIT: when 1, it shorts the delay between two scans. zThemis missed that. P10 need to set this bit to get faster scan performance</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCIE32_MODE: P10 DD2: 0=DD1 default mode- 48 mode for all chiplets but PCIE, 1=DD2 Phase Counter 32 mode - only in PCIE chiplet allowed</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHASE_COUNTER_ON_CLKCHANGE_EN: Enable Phase Counter capture on clk change or runn or xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHASE_COUNTER_ON_CLKCHANGE: Capture value of phase counter on Clock Change or XSTOP</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OPCG ALIGN</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C030001"</A>000000000C030001 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.OPCG_ALIGN</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.OPCG.OPCG_ALIGN_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INOP_ALIGN: INOP phase alignment (0: none, 1: 2:1, 2: 3:1, 3: 4:1, 4: 6:1, 5: 8:1, 6: 12:1, 7: 16:1, 8: 24:1, 9-15: max=144:1 )</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SNOP_ALIGN: SNOP phase alignment (0: none, 1: 2:1, 2: 3:1, 3: 4:1, 4: 6:1, 5: 8:1, 6: 12:1, 7: 16:1, 8: 24:1, 9-15: max=144:1 )</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENOP_ALIGN: ENOP phase alignment (0: none, 1: 2:1, 2: 3:1, 3: 4:1, 4: 6:1, 5: 8:1, 6: 12:1, 7: 16:1, 8: 24:1, 9-15: max=144:1 )</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INOP_WAIT: INOP cycle delay (0-255)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SNOP_WAIT: SNOP cycle delay (0-4095)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENOP_WAIT: ENOP cycle delay (0-255)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INOP_FORCE_SG: INOP: Set SG high during INOP</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SNOP_FORCE_SG: SNOP: Set SG high during SNOP</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENOP_FORCE_SG: ENOP: Set SG high during ENOP ( including LOOP phase)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NO_WAIT_ON_CLK_CMD: 0: A clock change request will first wait the OPCG_WAIT cycles. 1: A clock change request will not wait, when not in flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ALIGN_SOURCE_SELECT: 0: use inopa setting from opcg_reg0, 1: use rising edge of sync pulse, 2: use unit0_sync_lvl to align (for AVP - refresh0 ) 3: use unit1_sync_lvl to align (for AVP - refresh1)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED46: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_RATIO: scan_ratio (n=0-15: (n+1):1, 16: 24:1, 17: 32:1, 18: 48:1, 19: 64:1, 20: 128:1) - Default 4:1=00011</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OPCG_WAIT_CYCLES: old PAD value, delay at the begin and end of the OPCG run, to allow DC signals to be there at the right time (0 4095), needs to be higher than plat depth ! Default=0x020</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OPCG Control Register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C030002"</A>000000000C030002 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.OPCG_REG0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.OPCG.OPCG_REG0_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RUNN_MODE: 0=BIST-mode used for LBIST / 1=RUNN-mode used for ABIST/IOBIST</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OPCG_GO: opcg go (start OPCG) - bit will b cleared when OPCG is done - poll for opcg_done in cplt_start reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RUN_SCAN0: run scan0 (will override all BIST mode settings but the scan_ratio) - will start a scan0 run, bit gets cleared when OPCG is done - poll for opcg_done in cplt_start reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN0_MODE: set PRPGs in scan0_mode but do not run automatic scan0 sequence</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OPCG_IN_SLAVE_MODE: when selected, OPCG will wait for Master chiplet to get started. When Keep_MS_Mode is 0, SLAVE_MODE will be cleared after incoming trigger.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OPCG_IN_MASTER_MODE: when selected, OPCG will send out trigger to all Slave chiplets - When Keep_MS_MODE=0, MASTER_MODE gets cleared after sending out one Master trigger</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>KEEP_MS_MODE: when set to 1, OPCG in M/S mode bits will not be cleared after one incoming OPCG trigger. Default is clear M/S mode bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIGGER_OPCG_ON_UNIT0_SYNC_LVL: Unit pin used for AVP can trigger OPCG (unit0_sync_lvl)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIGGER_OPCG_ON_UNIT1_SYNC_LVL: Unit pin used for AVP can trigger OPCG (unit1_sync_lvl)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED910: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RUN_OPCG_ON_UPDATE_DR: start opcg engine when scan updated (update_dr) received (set pulse) Cronus requires this bit=1 for a setpulse WRITE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RUN_OPCG_ON_CAPTURE_DR: start opcg engine when scan updated (capture_dr) received (set pulse) Cronus requires this bit=1 for a setpulse READ</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STOP_RUNN_ON_XSTOP: runn-mode: stop run-n on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OPCG_STARTS_BIST: runn-mode: OPCG engine controls start_bist for ABIST or IOBIST (see BIST register)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RUNN_HLD_DLY_EN: runn-mode: Enable of the HLD Delay function - programming in OPCG_CAPT1,2,3 to allow staggered stop of Cores during Cache-Contained mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED1620: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOOP_COUNT: Loop counter for LBIST and RUNN - write: target value - read: current counter value - will count from 0 to target value</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OPCG Control Register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C030003"</A>000000000C030003 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.OPCG_REG1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.OPCG.OPCG_REG1_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_COUNT: BIST mode: Channel scan count (s = 0-4095) runn-mode: start_bist match value(0:11)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISR_A_VAL: BIST mode: a value for MISR aperture, runn-mode: start_bist match value(12:23)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISR_B_VAL: BIST mode: b value for MISR aperture, runn-mode: start_bist match value(24:35)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISR_INIT_WAIT: BIST mode: delay MISR aperture, MISRs get active after this number of loops</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED48: Unused to suppress the last RUNN clock please look at CLK_REGION register bit 54</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_CLK_USE_EVEN: Generate scan clock in even cycle instead of odd. Default is 0 = odd for scan</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_FCE_DURING_FILL: Scan0 and LBIST - disable FCE during NSL Fill - LBIST_COMBINED=1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED51: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RTIM_THOLD_FORCE: force rtim_thold low when not in test_dc mode (must be 0 at all time)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_ARY_CLK_DURING_FILL: LBIST and SCAN0: prevent fire of ARY HLD during NSL-fill - LBIST_COMBINED=1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SG_HIGH_DURING_FILL: LBIST and SCAN0: Hold SG high during NSL-fill</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55:56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LBIST_SKITTER_CTL: BIST mode: 00: enable skitter during lbist_ip, 01: enable skitter when misr_active - see misr_init_wait 10: skitter OPCG_GO mode - falling edge=start, rising edge=stop 11 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISR_MODE: BIST mode: MISR aperture mode (0: a-1 to b-1, 1: start to a and b to end)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INFINITE_MODE: infinite mode - RUNN and LBIST will run forever and ignore the loop count</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NSL_FILL_COUNT: BIST mode: NSL-fill count (0-31)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OPCG Control Register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C030004"</A>000000000C030004 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.OPCG_REG2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.OPCG.OPCG_REG2_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OPCG_GO2: opcg go for broadcast sequences (start sequence)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PRPG_WEIGHTING: prpg_activate: 1/2, 1/4, 1/8, 1/16, 1/2, 3/4, 7/8, 15/16</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PRPG_SEED: set to 0 for prpg always on, else seed</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PRPG_A_VAL: a value for PRPG aperture</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PRPG_B_VAL: b value for PRPG aperture</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PRPG_MODE: PRPG aperture mode (0: a-1 to b-1, 1: start to a and b to end)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED41_47: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SM_LBIST_CTRL_WEIGHT_SEL_PRIM: Stumpmux LBIST Control - weight select primary</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SM_LBIST_CTRL_WEIGHT_SEL_SEC_OR_APERTURE_MASK: Stumpmux LBIST Control - weight select secondary (when mode_select=0) or aperture_mask (when mode_select=1)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SM_LBIST_CTRL_MODE_SELECT: Stumpmux LBIST Control - mode select - 0=secondary weight 1=aperture_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SM_LBIST_CTRL_PRPG_HOLD_MODE: Stumpmux LBIST Control - PRPG hold mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SM_LBIST_CTRL_LOCAL_OVERRIDE: Stumpmux LBIST Control - Local Override</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SM_LBIST_CTRL_LOAD_APERTURE_VALUE: Stumpmux LBIST Control - Aperture Value</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SM_LBIST_CTRL_LOAD_APERTURE_SELECT: Stumpmux LBIST Control - Aperture Select</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Scan Region and Type</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C030005"</A>000000000C030005 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.SCAN_REGION_TYPE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=7><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.CLOCK_MUX.SYSTEM_FAST_INIT_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.CLOCK_MUX.PARALLEL_SCAN_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.CLOCK_MUX.PARALLEL_SCAN_AND_NOTOR_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.CCFG.SCAN_REGION_VITL_INST.CCFG_Q_INST.FSILAT.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.CCFG.SCAN_REGION_INST.CCFG_Q_INST.FSILAT.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.CCFG.SCAN_TYPE_INST.CCFG_Q_INST.FSILAT.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYSTEM_FAST_INIT: Default is 0, when its set to 1, the MASK bits in the CMSK chain decide, which part will be scanned or scan0. MASK=1=scan0, MASK=0-part or scan chain</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PARALLEL_SCAN: Enable Parallel Scan of several regions with the same data</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PARALLEL_SCAN_AND_NOTOR: Default is 0, return data will be OR-ed. When set to 1, the return data will be AND-ed</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_VITL: scan clock region vitl (Vital = Clock)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_PERV: scan clock region perv (Pervasive)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT1: scan clock region 1 - mc0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT2: scan clock region 2 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT3: scan clock region 3 - dl01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT4: scan clock region 4 - dl23</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT5: scan clock region 5 - ioo0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT6: scan clock region 6 - ioo1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT7: scan clock region 7 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT8: scan clock region 8 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT9: scan clock region 9 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT10: scan clock region 10 - pllmc</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT11: scan clock region 11 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT12: scan clock region 12 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT13: scan clock region 13 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT14: scan clock region 14 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_FUNC: scan chain func (functional)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_CFG: scan chain mode (boot config and debug config)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_CCFG_GPTR: scan chain ccfg / gptr (Pervasive: CC config, Others: GPTR)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_REGF: scan chain regf (register files)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_LBIST: scan chain lbst (LBIST)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_ABIST: scan chain abst (ABIST)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_REPR: scan chain repr (Array Repair)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_TIME: scan chain time (Array Timing)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_BNDY: scan chain bndy (Boundary IO's)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_FARR: scan chain farr (fast array unload)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_CMSK: scan chain cmsk (lbist channel mask)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_INEX: scan chain idex (c14 asic)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>start/stop of Clocks</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C030006"</A>000000000C030006 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.CLK_REGION</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=7><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.CLOCK_MUX.CLOCK_CMD_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.CCFG.CLOCK_REGION_INST.CCFG_Q_INST.FSILAT.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.CCFG.CLOCK_TYPE_INST.CCFG_Q_INST.FSILAT.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.CLOCK_MUX.CLOCK_PULSE_USE_EVEN_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.CLOCK_MUX.CLOCK_START_RUNN_SUPPR_FIRST_CLK_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.CLOCK_MUX.CLOCK_STOP_RUNN_SUPPR_LAST_CLK_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_CMD: command for clock control: 00 NOP 01 START 10 STOP 11 PULSE (one pulse)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SLAVE_MODE: when selected, Clock Command will wait for Master chiplet to get started. Bit gets cleared after incoming Slave trigger and Keep_MS_Mode_after_trigger is set to 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASTER_MODE: when selected, Clock Command will send out trigger to all Slave chiplets - Bit gets cleared after sending out one Master trigger and Keep_MS_Mode_after_trigger is set to 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_PERV: for clock region perv (Pervasive)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT1: for clock region 1 - mc0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT2: for clock region 2 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT3: for clock region 3 - dl01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT4: for clock region 4 - dl23</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT5: for clock region 5 - ioo0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT6: for clock region 6 - ioo1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT7: for clock region 7 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT8: for clock region 8 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT9: for clock region 9 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT10: for clock region 10 - pllmc</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT11: for clock region 11 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT12: for clock region 12 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT13: for clock region 13 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT14: for clock region 14 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEL_THOLD_SL: select sl tholds</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEL_THOLD_NSL: select nsl tholds</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEL_THOLD_ARY: select array thold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_PULSE_USE_EVEN: For dual mesh support: default for pulse is ODD phase, when this bit is set, pulse will by applied on EVEN phase</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_START_RUNN_SUPPR_FIRST_CLK: For dual mesh support or 2:1 CC : A clock start or a RUNN will skip the first clock (EVEN) and starts with the ODD clock.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STOP_RUNN_SUPPR_LAST_CLK: For dual mesh support or 2:1 CC : A clock stop or a RUNN will skip the last clock (ODD) and stops earlier with an EVEN clock.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Clocks running sl</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C030008"</A>000000000C030008 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.CLOCK_STAT_SL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.CLOCK_MUX.CLOCK_STATUS_SL_Q_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b1111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_PERV_SL: status of perv sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT1_SL: status of region 1 - mc0 sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT2_SL: status of region 2 - unused sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT3_SL: status of region 3 - dl01 sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT4_SL: status of region 4 - dl23 sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT5_SL: status of region 5 - ioo0 sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT6_SL: status of region 6 - ioo1 sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT7_SL: status of region 7 - unused sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT8_SL: status of region 8 - unused sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT9_SL: status of region 9 - unused sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT10_SL: status of region 10 - pllmc sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT11_SL: status of region 11 - unused sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT12_SL: status of region 12 - unused sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT13_SL: status of region 13 - unused sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT14_SL: status of region 14 - unused sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b111111111111111111111111111111111111111111111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Clocks running nsl</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C030009"</A>000000000C030009 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.CLOCK_STAT_NSL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.CLOCK_MUX.CLOCK_STATUS_NSL_Q_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b1111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_PERV_NSL: status of perv nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT1_NSL: status of region 1 - mc0 nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT2_NSL: status of region 2 - unused nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT3_NSL: status of region 3 - dl01 nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT4_NSL: status of region 4 - dl23 nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT5_NSL: status of region 5 - ioo0 nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT6_NSL: status of region 6 - ioo1 nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT7_NSL: status of region 7 - unused nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT8_NSL: status of region 8 - unused nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT9_NSL: status of region 9 - unused nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT10_NSL: status of region 10 - pllmc nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT11_NSL: status of region 11 - unused nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT12_NSL: status of region 12 - unused nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT13_NSL: status of region 13 - unused nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT14_NSL: status of region 14 - unused nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b111111111111111111111111111111111111111111111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Clocks running ary</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C03000A"</A>000000000C03000A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.CLOCK_STAT_ARY</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.CLOCK_MUX.CLOCK_STATUS_ARY_Q_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b1111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_PERV_ARY: status of perv ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT1_ARY: status of region 1 - mc0 ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT2_ARY: status of region 2 - unused ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT3_ARY: status of region 3 - dl01 ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT4_ARY: status of region 4 - dl23 ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT5_ARY: status of region 5 - ioo0 ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT6_ARY: status of region 6 - ioo1 ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT7_ARY: status of region 7 - unused ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT8_ARY: status of region 8 - unused ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT9_ARY: status of region 9 - unused ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT10_ARY: status of region 10 - pllmc ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT11_ARY: status of region 11 - unused ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT12_ARY: status of region 12 - unused ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT13_ARY: status of region 13 - unused ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT14_ARY: status of region 14 - unused ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b111111111111111111111111111111111111111111111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ABIST and IOBIST per region</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C03000B"</A>000000000C03000B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.BIST</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.BIST.BIST_CONFIG_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.BIST.BIST_REGIONS_Q_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.BIST.BIST_SETUP_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_BIST_START_TEST_DC: keep this 0 during ABIST/IOBIST. It could be used to bypass the RUNN start. When this bit is set, the BIST_START_TEST will go high immediately without waiting for RUNN. BIST will start with the first hld clock cycle.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_SRAM_ABIST_MODE_DC: select the ABIST engines for SRAMs</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_BC2: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_IOBIST_MODE_DC: select the IOBIST engines</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_PERV: region perv: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT1: region 1 - mc0: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT2: region 2 - unused: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT3: region 3 - dl01: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT4: region 4 - dl23: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT5: region 5 - ioo0: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT6: region 6 - ioo1: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT7: region 7 - unused: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT8: region 8 - unused: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT9: region 9 - unused: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT10: region 10 - pllmc: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT11: region 11 - unused: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT12: region 12 - unused: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT13: region 13 - unused: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT14: region 14 - unused: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_STROBE_WINDOW_EN: Enable Strobe window only in TE=1 mode OPCGGO tester pin is enabling ABIST compare, once ABIST has been started. Special setup in ABIST engine is required. default is 0. System mode can not enable this feature</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>XSTOP per region</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C03000C"</A>000000000C03000C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.XSTOP1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.XSTOP1.XSTOP_CONFIG_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.XSTOP1.XSTOP_REGIONS_Q_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.XSTOP1.XSTOP_WAITS_Q_INST.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_ENABLE: enable xstop to clockstop of selected regions, 0 = ignore chkstop, 1= stop on chkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_WAIT_SNOPA: wait for SNOP align to stop clocks on checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_TRIGGER_OPCG_GO: trigger opcg on xstop instead of performing clockstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_WAIT_ALWAYS: when set to 1, xstop will wait independent from flush, default is no wait, when flush in not set</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_PERV: region perv: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT1: region 1 - mc0: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT2: region 2 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT3: region 3 - dl01: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT4: region 4 - dl23: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT5: region 5 - ioo0: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT6: region 6 - ioo1: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT7: region 7 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT8: region 8 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT9: region 9 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT10: region 10 - pllmc: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT11: region 11 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT12: region 12 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT13: region 13 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT14: region 14 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_WAIT_CYCLES: Defines, how many cycle xstop will wait after dropping flush, before tholds get dropped. 0-4095 cycles possible</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>XSTOP per region</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C03000D"</A>000000000C03000D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.XSTOP2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.XSTOP2.XSTOP_CONFIG_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.XSTOP2.XSTOP_REGIONS_Q_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.XSTOP2.XSTOP_WAITS_Q_INST.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_ENABLE: enable xstop to clockstop of select regions, 0 = ignore chkstop, 1= stop on chkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_WAIT_SNOPA: wait for SNOP align to stop clocks on checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_TRIGGER_OPCG_GO: trigger opcg on xstop instead of performing clockstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_WAIT_ALWAYS: when set to 1, xstop will wait independent from flush, default is no wait, when flush in not set</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_PERV: region perv: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT1: region 1 - mc0: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT2: region 2 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT3: region 3 - dl01: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT4: region 4 - dl23: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT5: region 5 - ioo0: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT6: region 6 - ioo1: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT7: region 7 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT8: region 8 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT9: region 9 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT10: region 10 - pllmc: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT11: region 11 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT12: region 12 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT13: region 13 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT14: region 14 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_WAIT_CYCLES: Defines, how many cycle xstop will wait after dropping flush, before tholds get dropped. 0-4095 cycles possible</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>XSTOP per region</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C03000E"</A>000000000C03000E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.XSTOP3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.XSTOP3.XSTOP_CONFIG_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.XSTOP3.XSTOP_REGIONS_Q_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.XSTOP3.XSTOP_WAITS_Q_INST.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_ENABLE: enable xstop to clockstop of select regions, 0 = ignore chkstop, 1= stop on chkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_WAIT_SNOPA: wait for SNOP align to stop clocks on checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_TRIGGER_OPCG_GO: trigger opcg on xstop instead of performing clockstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_WAIT_ALWAYS: when set to 1, xstop will wait independent from flush, default is no wait, when flush in not set</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_PERV: region perv: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT1: region 1 - mc0: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT2: region 2 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT3: region 3 - dl01: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT4: region 4 - dl23: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT5: region 5 - ioo0: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT6: region 6 - ioo1: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT7: region 7 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT8: region 8 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT9: region 9 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT10: region 10 - pllmc: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT11: region 11 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT12: region 12 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT13: region 13 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT14: region 14 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_WAIT_CYCLES: Defines, how many cycle xstop will wait after dropping flush, before tholds get dropped. 0-4095 cycles possible</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Error Status of CC</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C03000F"</A>000000000C03000F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.ERROR_STATUS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=33><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.ERROR.ERROR_REG_Q_0_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.ERROR.ERROR_REG_Q_1_INST.LATC.L2(1) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.ERROR.ERROR_REG_Q_2_INST.LATC.L2(2) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.ERROR.ERROR_REG_Q_3_INST.LATC.L2(3) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.ERROR.ERROR_REG_Q_4_INST.LATC.L2(4) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.ERROR.ERROR_REG_Q_5_INST.LATC.L2(5) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.ERROR.ERROR_REG_Q_6_INST.LATC.L2(6) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.ERROR.ERROR_REG_Q_7_INST.LATC.L2(7) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.ERROR.ERROR_REG_Q_8_INST.LATC.L2(8) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.ERROR.ERROR_REG_Q_9_INST.LATC.L2(9) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.ERROR.ERROR_REG_Q_10_INST.LATC.L2(10) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.ERROR.ERROR_REG_Q_11_INST.LATC.L2(11) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.ERROR.ERROR_REG_Q_12_INST.LATC.L2(12) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.ERROR.ERROR_REG_Q_13_INST.LATC.L2(13) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.ERROR.ERROR_REG_Q_14_INST.LATC.L2(14) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.ERROR.ERROR_REG_Q_15_INST.LATC.L2(15) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.ERROR.ERROR_REG_Q_16_INST.LATC.L2(16) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.ERROR.ERROR_REG_Q_17_INST.LATC.L2(17) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.ERROR.ERROR_REG_Q_18_INST.LATC.L2(18) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.ERROR.ERROR_REG_Q_19_INST.LATC.L2(19) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.ERROR.ERROR_REG_Q_20_INST.LATC.L2(20) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.ERROR.ERROR_REG_Q_21_INST.LATC.L2(21) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.ERROR.ERROR_REG_Q_22_INST.LATC.L2(22) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.ERROR.ERROR_REG_Q_23_INST.LATC.L2(23) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.ERROR.ERROR_REG_Q_24_INST.LATC.L2(24) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.ERROR.ERROR_REG_Q_25_INST.LATC.L2(25) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.ERROR.ERROR_REG_Q_26_INST.LATC.L2(26) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.ERROR.ERROR_REG_Q_27_INST.LATC.L2(27) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.ERROR.ERROR_REG_Q_28_INST.LATC.L2(28) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.ERROR.ERROR_REG_Q_29_INST.LATC.L2(29) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.ERROR.ERROR_REG_Q_30_INST.LATC.L2(30) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.ERROR.ERROR_REG_Q_31_INST.LATC.L2(31) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_WRITE_NOT_ALLOWED_ERR: write on read only register</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_READ_NOT_ALLOWED_ERR: read not allowed, maybe write only register</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_PARITY_ON_CMD_ERR: parity error on cmd</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_ADDRESS_NOT_VALID_ERR: invalid address</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_PARITY_ON_ADDR_ERR: parity error on addr</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_PARITY_ON_DATA_ERR: parity error on data</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_PROTECTED_ACCESS_INVALID_ERR: protection violation</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_PARITY_ON_SPCIF_ERR: parity error on spcif</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_WRITE_AND_OPCG_IP_ERR: pcb write while OPCG is running</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_READ_AND_OPCG_IP_ERR: scan read when opcg is running</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_CMD_CONFLICT_ERR: clock cmd in progress</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_COLLISION_ERR: scan region selected of running region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PREVENTED_SCAN_COLLISION_ERR: PCB request to set scan region which is running</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OPCG_TRIGGER_ERR: OPCG gets triggered while OPCG is running</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHASE_CNT_CORRUPTION_ERR: phase counters inside chiplet out of sync</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_CMD_PREVENTED_ERR: security or scan collision prevented a clock start</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PARITY_ON_OPCG_SM_ERR: parity error on OPCG state machine</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PARITY_ON_CLOCK_MUX_REG_ERR: parity error on scan/clock region/type or clock status reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PARITY_ON_OPCG_REG_ERR: parity error on OPCG regs</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PARITY_ON_SYNC_CONFIG_REG_ERR: parity error on sync config reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PARITY_ON_XSTOP_REG_ERR: parity error on xstop reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PARITY_ON_GPIO_REG_ERR: parity error on GP0,4,5,6 regs</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKCMD_REQUEST_ERR: region clkcmd has two requests start and stop at the same time start clkcmd will win, but this still causes this error bit go high</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CBS_PROTOCOL_ERR: CBS protocol error - REQ / ACK sequence wrong ERROR is when REQ goes low before ACK goes high</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VITL_ALIGN_ERR: VITL alignment is out of sync to sync pulse</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNIT_SYNC_LVL_ERR: Unit0 and Unit1 sync lvl pulse are not in sync - AVP broken</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PARITY_ON_SELFBOOT_CMD_STATE_ERR: Parity error on selfboot cmd state</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OPCG_STOPPED_BY_PCB_ERR: OPCG has been stopped by write on a new register</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_ERROR28: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_ERROR29: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_ERROR30: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_ERROR31: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OPCG Control Register Capture1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C030010"</A>000000000C030010 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.OPCG_CAPT1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.OPCG.OPCG_CAPT1_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>COUNT: 0000=12 cycle 0001 - 1100= cycle 1-12 1101-1111=24 normal, no fast</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_01: sequence cycle 1 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_02: sequence cycle 2 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_03: sequence cycle 3 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_04: sequence cycle 4 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_05: sequence cycle 5 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_06: sequence cycle 6 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_07: sequence cycle 7 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_08: sequence cycle 8 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_09: sequence cycle 9 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_10: sequence cycle 10 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_11: sequence cycle 11 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_12: sequence cycle 12 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OPCG Control Register Capture 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C030011"</A>000000000C030011 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.OPCG_CAPT2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.OPCG.OPCG_CAPT2_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_CAPT2:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_13_01EVEN: sequence cycle 1 - even - for fast region or cycle 13 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_14_01ODD: sequence cycle 1 - odd - for fast region or cycle 14 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_15_02EVEN: sequence cycle 2 - even - for fast region or cycle 15 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_16_02ODD: sequence cycle 2 - odd - for fast region or cycle 16 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_17_03EVEN: sequence cycle 3 - even - for fast region or cycle 17 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_18_03ODD: sequence cycle 3 - odd - for fast region or cycle 18 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_19_04EVEN: sequence cycle 4 - even - for fast region or cycle 19 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_20_04ODD: sequence cycle 4 - odd - for fast region or cycle 20 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_21_05EVEN: sequence cycle 5 - even - for fast region or cycle 21 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_22_05ODD: sequence cycle 5 - odd - for fast region or cycle 22 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_23_06EVEN: sequence cycle 6 - even - for fast region or cycle 23 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_24_06ODD: sequence cycle 6 - odd - for fast region or cycle 24 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OPCG Control Register Capture 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C030012"</A>000000000C030012 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.OPCG_CAPT3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.OPCG.OPCG_CAPT3_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_CAPT3:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_07EVEN: sequence cycle 7 - even - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_07ODD: sequence cycle 7 - odd - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_08EVEN: sequence cycle 8 - even - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_08ODD: sequence cycle 8 - odd - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_09EVEN: sequence cycle 9 - even - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_09ODD: sequence cycle 9 - odd - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_10EVEN: sequence cycle 10 - even - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_10ODD: sequence cycle 10 - odd - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_11EVEN: sequence cycle 11 - even - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_11ODD: sequence cycle 11 - odd - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_12EVEN: sequence cycle 12 - even - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_12ODD: sequence cycle 12 - odd - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug CBS CC Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C030013"</A>000000000C030013 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.DBG_CBS_CC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.SELFBOOT.DBG_CBS_CC_REG_Q_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_RESET_EP: Reset Endpoint - Is the CC and CTRL in reset state</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_OPCG_IP: OPCG in progress, not in idle</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_VITL_CLKOFF: VITL HLD stopped, when enabled, need plat-depth cycles to switch this latch</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_TEST_ENABLE: Test Enable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_CBS_REQ: CBS Interface - Request (Latched)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_CBS_CMD: CBS Interface - Command (Latched)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_CBS_STATE: CBS Command State Machine 00000=Idle</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_SECURITY_DEBUG_MODE: status of the security mode bit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_CBS_PROTOCOL_ERROR: CBS Protocol Error - REQ raised, although state machine is not in IDLE - need reset_ep to clear this bit. No impact on IPL</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_PCB_IDLE: PCB Interface in IDLE state</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_CURRENT_OPCG_MODE: current / latest OPCG MODE - 0=NOP, 1=LBIST, 2=ABIST, 3=RUNN, 4=SCAN0, 5=SCAN, 6=SCAN rotate, 7=SCAN w UpdateDR, 8=SCAN w CaptureDR, 9=nonblocking SCAN, 10=CLK Change Request, 11-15=unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_LAST_OPCG_MODE: previous OPCG MODE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_PCB_ERROR: PCB Interface Error, read CC Error Reg or set CBS_CMD=001 to switch FSI CBS Debug Information to CC Error Register.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_PARITY_ERROR: Any Parity Error, non PCB Parity - read CC Error Reg or set CBS_CMD=001 to switch FSI CBS Debug Information to CC Error Register.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_CC_ERROR: Any other CC Error - read CC Error Reg or set CBS_CMD=001 to switch FSI CBS Debug Information to CC Error Register.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_CHIPLET_IS_ALIGNED: Is 1 when the a valid align pulse ws send out.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_PCB_REQUEST_SINCE_RESET: RESET will clear that bit, the first PCB request will set it.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_PARANOIA_TEST_ENABLE_CHANGE: rising or falling edge on test enable, after reset - need reset_ep to clear, no impact on IPL</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_PARANOIA_VITL_CLKOFF_CHANGE: rising or falling edge on vitl_clkoff, after reset - need reset_ep to clear, no impact on IPL</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TP_TPFSI_CBS_ACK: only represenation of CC ack signal going to FSI</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>XSTOP per region</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C030014"</A>000000000C030014 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.XSTOP4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.XSTOP4.XSTOP_CONFIG_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.XSTOP4.XSTOP_REGIONS_Q_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.XSTOP4.XSTOP_WAITS_Q_INST.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_ENABLE: enable xstop to clockstop of selected regions, 0 = ignore chkstop, 1= stop on chkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_WAIT_SNOPA: wait for SNOP align to stop clocks on checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_TRIGGER_OPCG_GO: trigger opcg on xstop instead of performing clockstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_WAIT_ALWAYS: when set to 1, xstop will wait independent from flush, default is no wait, when flush in not set</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_PERV: region perv: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT1: region 1 - mc0: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT2: region 2 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT3: region 3 - dl01: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT4: region 4 - dl23: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT5: region 5 - ioo0: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT6: region 6 - ioo1: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT7: region 7 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT8: region 8 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT9: region 9 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT10: region 10 - pllmc: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT11: region 11 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT12: region 12 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT13: region 13 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT14: region 14 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_WAIT_CYCLES: Defines, how many cycle xstop will wait after dropping flush, before tholds get dropped. 0-4095 cycles possible</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>XSTOP per region</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C030015"</A>000000000C030015 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.XSTOP5</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.XSTOP5.XSTOP_CONFIG_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.XSTOP5.XSTOP_REGIONS_Q_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.XSTOP5.XSTOP_WAITS_Q_INST.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_ENABLE: enable xstop to clockstop of selected regions, 0 = ignore chkstop, 1= stop on chkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_WAIT_SNOPA: wait for SNOP align to stop clocks on checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_TRIGGER_OPCG_GO: trigger opcg on xstop instead of performing clockstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_WAIT_ALWAYS: when set to 1, xstop will wait independent from flush, default is no wait, when flush in not set</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_PERV: region perv: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT1: region 1 - mc0: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT2: region 2 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT3: region 3 - dl01: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT4: region 4 - dl23: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT5: region 5 - ioo0: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT6: region 6 - ioo1: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT7: region 7 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT8: region 8 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT9: region 9 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT10: region 10 - pllmc: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT11: region 11 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT12: region 12 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT13: region 13 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT14: region 14 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_WAIT_CYCLES: Defines, how many cycle xstop will wait after dropping flush, before tholds get dropped. 0-4095 cycles possible</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Region CCFLUSH Status</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C030016"</A>000000000C030016 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.REGION_CCFLUSH_STATUS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.CLOCK_MUX.REGION_FLUSHMODE_INH_Q_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>REGION_CCFLUSH: Region CCFLUSH status - 0=region not in flush, 1= region in flush state</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OPCG GO - Start OPCG on WRITE to this register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C030020"</A>000000000C030020 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.PCB_OPCG_GO</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.OPCG.PCB_WRITE_OPCG_GO_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_OPCGGO: opcg go (start OPCG) - write this register to start OPCG</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Careful use only: a WRITE of xFACE000000000000 will reset the phase counter. Alignment of the chiplet is broken</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C030028"</A>000000000C030028 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.PHASE_COUNTER_RESET</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.PCB.PCB_WRITE_RESET_PHASE_COUNTER_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHASECOUNTER_RESET: Careful use only: a WRITE of xFACE000000000000 will reset the phase counter. Alignment of the chiplet is broken</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OPCG STOP - Stop OPCG when in RUNN or LBIST</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C030030"</A>000000000C030030 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.PCB_OPCG_STOP</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.OPCG.PCB_WRITE_OPCG_LOOP_STOP_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_OPCGSTOP: opcg stop (stop OPCG) - write this register to stop OPCG during RUNN or LBIST</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CC Protect Mode Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C0303FE"</A>000000000C0303FE (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.CC_PROTECT_MODE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.PCB.PCB_IF.PROTECT_MODE.RD_PROTECT_ENA_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.PCB.PCB_IF.PROTECT_MODE.WR_PROTECT_ENA_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CC_READ_PROTECT_ENABLE: Enable read protection</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CC_WRITE_PROTECT_ENABLE: Enable write protection</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Atomic Lock Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C0303FF"</A>000000000C0303FF (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.CC_ATOMIC_LOCK_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.PCB.PCB_IF.ATOMIC_LOCK.ATOMIC_LOCK_ENA_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.PCB.PCB_IF.ATOMIC_LOCK.ATOMIC_ID_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.PCB.PCB_IF.ATOMIC_LOCK.ATOMIC_LOCK_ACTIVITY_Q_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CC_ATOMIC_LOCK_ENABLE: Enable atomic lock</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CC_ATOMIC_ID: Atomic ID</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CC_ATOMIC_ACTIVITY: Atomic lock counter</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Scan in 32bit mode</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C038000"</A>000000000C038000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.SCAN32</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>nn38000 - write 32 bit and/or read 64 bit of the scan buffer - no scan cycles will be shifted <BR>nn38001 - nn3801F - write of 01 - 31 bits left aligned into the scan buffer(masking), shifting  01-31 cycles and read 64 bit <BR>nn38020 - write 32 bit, shift 32 bit, read 64 bit scan buffer <BR>nn38nnn - write max 32 bits, rotate nnn cycles,  read of the 64bit scan buffer <BR>Order: WRITE - Shift - READ  <BR>PCB Timout possible, if scan count is too high or scan ratio to slow  <BR>Write max 32 bits (left aligned) - read will respond full 64 bit scan buffer  <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.SCANPCB.SCANDATA_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scan32_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b11011110101011011011111011101111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Long rotate scan - Only rotate the ring</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C039000"</A>000000000C039000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.SCAN_LONG_ROTATE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Used to rotate the ring only, the cycle number is programmmed in the scom data, not in the address <BR>example putscom nn39000 0000123400000000   - will rotate x1234 cycles  <BR>PCB network will NOT be blocked - poll opcg done ! <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.SCANPCB.BIT_COUNT_Q_0_INST.LATC.L2(0:19) [00000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>not implemented</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:31</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Scan in 32bit mode with Update DR</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C03A000"</A>000000000C03A000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.SCAN_UPDATEDR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>see scan32 - after the scan CC will apply a functional clock to update non-scannable latches <BR>used e.g. to load PLL cntrl ring <BR>PCB network blocked until scan has finished - timeout possible <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.SCANPCB.SCANDATA_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scan_updatedr_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b11011110101011011011111011101111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Scan in 32bit mode with Update DR - PCB will not be blocked</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C03B000"</A>000000000C03B000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.SCAN_UPDATEDR_LONG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>see scan32 - after the scan CC will apply a functional clock to update non-scannable latches <BR>used e.g. to load PLL cntrl ring <BR>PCB network will NOT be blocked - poll opcg done ! <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.SCANPCB.SCANDATA_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scan_updatedr_long_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b11011110101011011011111011101111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Scan in 32bit mode with CAPTURE DR</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C03C000"</A>000000000C03C000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.SCAN_CAPTUREDR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>see scan32 - before the scan CC will apply a functional clock to CAPTURE non-scannable latches <BR>used e.g. to unload PLL cntrl ring <BR>PCB network blocked until scan has finished - timeout possible <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.SCANPCB.SCANDATA_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scan_capturedr_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b11011110101011011011111011101111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Scan in 32bit mode with CAPTURE DR - PCB will not be blocked</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C03D000"</A>000000000C03D000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.SCAN_CAPTUREDR_LONG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>see scan32 - before the scan CC will apply a functional clock to CAPTURE non-scannable latches <BR>used e.g. to unload PLL cntrl ring <BR>PCB network will NOT be blocked - poll opcg done ! <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.SCANPCB.SCANDATA_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scan_capturedr_long_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b11011110101011011011111011101111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Scan in 64bit mode</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C03E000"</A>000000000C03E000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.SCAN64</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>nn3E000 - write and/or read of 64 bit scan buffer - no shift <BR>nn3E001 - nn3803F - write of 01 - 63 bits left aligned into the scan buffer(masking), shifting  01-63 cycles and read 64 bit <BR>nn3E040 - write an/or read of 64 bit scan buffer - shift 64 bit - order Write Shift Read <BR>nn3Ennn - write max 64 bit, shift nnn cycles, read max 64 bit <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.SCANPCB.SCANDATA_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scan64_reg</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Scan in 64bit mode - Continues Scanning - non-blocking scan</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C03F000"</A>000000000C03F000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.SCAN64CONTSCAN</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>nn3F000 - write and/or read of 64 bit scan buffer - no shift <BR>nn3F001 - nn3803F - write of 01 - 63 bits left aligned into the scan buffer(masking), shifting  01-63 cycles and read 64 bit <BR>nn3F040 - write an/or read of 64 bit scan buffer - shift 64 bit - order Write Shift Read <BR>nn3Fnnn - write max 64 bit, shift nnn cycles, read max 64 bit <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.CC.SCANPCB.SCANDATA_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scan64contscan_reg</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>XSTOP Register - after masking - OLD XFIR</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C040000"</A>000000000C040000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.XSTOP</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.FIR.COMP.XSTOP_MASKED_REG_Q_INST.LATC.L2(0:53) [000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ANY_XSTOP: any xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYSTEM_XSTOP: system_xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_ANY_SPATTN: any_spattn</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_FIR_XSTOP_ON_TRIG: dbg_fir_xstop_on_trig</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_PERV: perv</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN05: mc_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN06: mc_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN07: mc_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN08: mc_3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN09: mc_4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN10: mc_5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN11: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN12: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN13: omi0_tc_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN14: omi1_tc_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN15: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN16: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN17: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN18: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN19: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN20: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN21: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN22: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN23: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN24: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN25: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN26: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN27: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN28: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN29: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN30: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN31: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN32: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN33: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN34: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN35: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN36: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN37: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN38: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN39: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN40: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN41: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN42: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN43: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN44: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN45: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN46: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN47: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN48: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN49: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN50: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN51: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN52: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN53: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>RECOV Error Register - after masking - OLD RFIR</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C040001"</A>000000000C040001 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.RECOV</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.FIR.COMP.RECOV_MASKED_REG_Q_INST.LATC.L2(0:53) [000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ANY_RECOV: any_recov</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED1R: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_ANY_LOCAL_XSTOP: any_local_xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED3R: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_PERV: perv</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN05: mc_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN06: mc_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN07: mc_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN08: mc_3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN09: mc_4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN10: mc_5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN11: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN12: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN13: omi0_tc_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN14: omi1_tc_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN15: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN16: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN17: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN18: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN19: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN20: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN21: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN22: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN23: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN24: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN25: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN26: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN27: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN28: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN29: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN30: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN31: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN32: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN33: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN34: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN35: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN36: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN37: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN38: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN39: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN40: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN41: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN42: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN43: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN44: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN45: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN46: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN47: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN48: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN49: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN50: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN51: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN52: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN53: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Special Attention Register - after masking</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C040002"</A>000000000C040002 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.SPATTN</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.FIR.COMP.SPATTN_MASKED_REG_Q_INST.LATC.L2(0:35) [000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ANY_SPATTN: any_spattn</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED1S: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED2S: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED3S: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_PERV: perv</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN05: mc_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN06: mc_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN07: mc_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN08: mc_3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN09: mc_4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN10: mc_5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN11: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN12: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN13: omi0_tc_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN14: omi1_tc_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN15: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN16: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN17: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN18: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN19: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN20: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN21: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN22: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN23: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN24: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN25: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN26: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN27: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN28: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN29: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN30: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN31: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN32: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN33: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN34: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN35: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Local XSTOP Register - after masking</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C040003"</A>000000000C040003 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.LOCAL_XSTOP</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.FIR.COMP.LXSTOP_MASKED_REG_Q_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ANY_LOCAL_XSTOP: any local xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED1L: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED2L: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED3L: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_PERV: perv</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN05: mc_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN06: mc_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN07: mc_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN08: mc_3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN09: mc_4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN10: mc_5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN11: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN12: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN13: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN14: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN15: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Host Attention - Type4 - Register - after masking</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C040004"</A>000000000C040004 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.HOSTATTN</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.FIR.COMP.HOSTATTN_MASKED_REG_Q_INST.LATC.L2(0:53) [000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ANY_HOSTATTN: any host attn</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED1H: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED2H: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED3H: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_PERV: perv</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN05: mc_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN06: mc_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN07: mc_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN08: mc_3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN09: mc_4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN10: mc_5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN11: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN12: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN13: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN14: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN15: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN16: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN17: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN18: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN19: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN20: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN21: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN22: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN23: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN24: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN25: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN26: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN27: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN28: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN29: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN30: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN31: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN32: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN33: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN34: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN35: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN36: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN37: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN38: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN39: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN40: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN41: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN42: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN43: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN44: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN45: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN46: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN47: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN48: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN49: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN50: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN51: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN52: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN53: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>XSTOP Register - Unmasked incoming Errors - Debug only</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C040010"</A>000000000C040010 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.XSTOP_UNMASKED</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.FIR.COMP.XSTOP_REG_Q_INST.LATC.L2(1:53) [00000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_UNMASKED_IN:</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>RECOV Error Register - Unmasked incoming Errors - Debug only</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C040011"</A>000000000C040011 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.RECOV_UNMASKED</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.FIR.COMP.RECOV_REG_Q_INST.LATC.L2(1:53) [00000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_UNMASKED_IN:</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Special Attention - Unmasked incoming Errors - Debug only</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C040012"</A>000000000C040012 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.SPATTN_UNMASKED</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.FIR.COMP.SPATTN_REG_Q_INST.LATC.L2(1:35) [00000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_UNMASKED_IN:</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Local XSTOP Register - Unmasked incoming Errors - Debug only</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C040013"</A>000000000C040013 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.LOCAL_XSTOP_UNMASKED</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.FIR.COMP.LXSTOP_REG_Q_INST.LATC.L2(1:15) [000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_UNMASKED_IN:</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Host Attention - Type4 - Unmasked incoming Errors - Debug only</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C040014"</A>000000000C040014 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.HOSTATTN_UNMASKED</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.FIR.COMP.HOSTATTN_REG_Q_INST.LATC.L2(1:53) [00000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_UNMASKED_IN:</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>WOF Who is on First of the Recovable Errors Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C040021"</A>000000000C040021 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.WOF</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.FIR.COMP.WOF_YES.RECOV_WOF_Q_INST.LATC.L2(0:53) [000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ANY_WOF: any_recov</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED1W: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_ANY_LOCAL_XSTOP: any_local_xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED3W: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_PERV: perv</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN05: mc_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN06: mc_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN07: mc_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN08: mc_3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN09: mc_4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN010: mc_5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN011: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN012: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN013: omi0_tc_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN014: omi1_tc_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN015: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN016: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN017: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN018: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN019: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN020: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN021: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN022: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN023: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN024: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN025: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN026: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN027: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN028: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN029: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN030: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN031: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN032: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN033: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN034: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN035: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN036: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN037: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN038: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN039: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN040: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN041: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN042: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN043: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN044: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN045: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN046: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN047: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN048: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN049: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN050: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN051: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN052: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN053: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>XSTOP Mask - OLD FIR_MASK</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C040040"</A>000000000C040040 (SCOM)<BR>
<A NAME="000000000C040050"</A>000000000C040050 (SCOM1)<BR>
<A NAME="000000000C040060"</A>000000000C040060 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.XSTOP_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.FIR.COMP.XSTOP_MASK_Q_INST.LATC.L2(0:53) [000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK_UNUSED: Unused XSTOP Mask bit0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK01: XSTOP Mask for bit1 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK02: XSTOP Mask for bit2 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK03: XSTOP Mask for bit3 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK04: XSTOP Mask for bit4 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK05: XSTOP Mask for bit5 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK06: XSTOP Mask for bit6 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK07: XSTOP Mask for bit7 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK08: XSTOP Mask for bit8 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK09: XSTOP Mask for bit9 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK10: XSTOP Mask for bit10 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK11: XSTOP Mask for bit11 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK12: XSTOP Mask for bit12 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK13: XSTOP Mask for bit13 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK14: XSTOP Mask for bit14 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK15: XSTOP Mask for bit15 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK16: XSTOP Mask for bit16 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK17: XSTOP Mask for bit17 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK18: XSTOP Mask for bit18 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK19: XSTOP Mask for bit19 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK20: XSTOP Mask for bit20 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK21: XSTOP Mask for bit21 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK22: XSTOP Mask for bit22 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK23: XSTOP Mask for bit23 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK24: XSTOP Mask for bit24 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK25: XSTOP Mask for bit25 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK26: XSTOP Mask for bit26 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK27: XSTOP Mask for bit27 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK28: XSTOP Mask for bit28 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK29: XSTOP Mask for bit29 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK30: XSTOP Mask for bit30 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK31: XSTOP Mask for bit31 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK32: XSTOP Mask for bit32 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK33: XSTOP Mask for bit33 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK34: XSTOP Mask for bit34 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK35: XSTOP Mask for bit35 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK36: XSTOP Mask for bit36 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK37: XSTOP Mask for bit37 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK38: XSTOP Mask for bit38 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK39: XSTOP Mask for bit39 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK40: XSTOP Mask for bit40 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK41: XSTOP Mask for bit41 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK42: XSTOP Mask for bit42 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK43: XSTOP Mask for bit43 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK44: XSTOP Mask for bit44 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK45: XSTOP Mask for bit45 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK46: XSTOP Mask for bit46 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK47: XSTOP Mask for bit47 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK48: XSTOP Mask for bit48 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK49: XSTOP Mask for bit49 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK50: XSTOP Mask for bit50 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK51: XSTOP Mask for bit51 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK52: XSTOP Mask for bit52 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK53: XSTOP Mask for bit53 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>RECOV Mask - OLD FIR_MASK</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C040041"</A>000000000C040041 (SCOM)<BR>
<A NAME="000000000C040051"</A>000000000C040051 (SCOM1)<BR>
<A NAME="000000000C040061"</A>000000000C040061 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.RECOV_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.FIR.COMP.RECOV_MASK_Q_INST.LATC.L2(0:53) [000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK_UNUSED: Unused RECOV Mask bit0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK01: RECOV Mask for bit1 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK02: RECOV Mask for bit2 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK03: RECOV Mask for bit3 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK04: RECOV Mask for bit4 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK05: RECOV Mask for bit5 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK06: RECOV Mask for bit6 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK07: RECOV Mask for bit7 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK08: RECOV Mask for bit8 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK09: RECOV Mask for bit9 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK010: RECOV Mask for bit10 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK011: RECOV Mask for bit11 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK012: RECOV Mask for bit12 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK013: RECOV Mask for bit13 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK014: RECOV Mask for bit14 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK015: RECOV Mask for bit15 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK016: RECOV Mask for bit16 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK017: RECOV Mask for bit17 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK018: RECOV Mask for bit18 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK019: RECOV Mask for bit19 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK020: RECOV Mask for bit20 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK021: RECOV Mask for bit21 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK022: RECOV Mask for bit22 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK023: RECOV Mask for bit23 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK024: RECOV Mask for bit24 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK025: RECOV Mask for bit25 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK026: RECOV Mask for bit26 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK027: RECOV Mask for bit27 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK028: RECOV Mask for bit28 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK029: RECOV Mask for bit29 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK030: RECOV Mask for bit30 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK031: RECOV Mask for bit31 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK032: RECOV Mask for bit32 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK033: RECOV Mask for bit33 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK034: RECOV Mask for bit34 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK035: RECOV Mask for bit35 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK036: RECOV Mask for bit36 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK037: RECOV Mask for bit37 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK038: RECOV Mask for bit38 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK039: RECOV Mask for bit39 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK040: RECOV Mask for bit40 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK041: RECOV Mask for bit41 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK042: RECOV Mask for bit42 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK043: RECOV Mask for bit43 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK044: RECOV Mask for bit44 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK045: RECOV Mask for bit45 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK046: RECOV Mask for bit46 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK047: RECOV Mask for bit47 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK048: RECOV Mask for bit48 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK049: RECOV Mask for bit49 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK050: RECOV Mask for bit50 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK051: RECOV Mask for bit51 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK052: RECOV Mask for bit52 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK053: RECOV Mask for bit53 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Special Attention Mask</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C040042"</A>000000000C040042 (SCOM)<BR>
<A NAME="000000000C040052"</A>000000000C040052 (SCOM1)<BR>
<A NAME="000000000C040062"</A>000000000C040062 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.SPATTN_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.FIR.COMP.SPATTN_MASK_Q_INST.LATC.L2(0:35) [000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK_UNUSED: Unused SPATTN Mask bit0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK01: SPATTN Mask for bit1 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK02: SPATTN Mask for bit2 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK03: SPATTN Mask for bit3 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK04: SPATTN Mask for bit4 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK05: SPATTN Mask for bit5 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK06: SPATTN Mask for bit6 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK07: SPATTN Mask for bit7 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK08: SPATTN Mask for bit8 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK09: SPATTN Mask for bit9 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK10: SPATTN Mask for bit10 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK11: SPATTN Mask for bit11 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK12: SPATTN Mask for bit12 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK13: SPATTN Mask for bit13 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK14: SPATTN Mask for bit14 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK15: SPATTN Mask for bit15 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK16: SPATTN Mask for bit16 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK17: SPATTN Mask for bit17 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK18: SPATTN Mask for bit18 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK19: SPATTN Mask for bit19 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK20: SPATTN Mask for bit20 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK21: SPATTN Mask for bit21 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK22: SPATTN Mask for bit22 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK23: SPATTN Mask for bit23 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK24: SPATTN Mask for bit24 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK25: SPATTN Mask for bit25 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK26: SPATTN Mask for bit26 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK27: SPATTN Mask for bit27 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK28: SPATTN Mask for bit28 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK29: SPATTN Mask for bit29 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK30: SPATTN Mask for bit30 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK31: SPATTN Mask for bit31 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK32: SPATTN Mask for bit32 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK33: SPATTN Mask for bit33 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK34: SPATTN Mask for bit34 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK35: SPATTN Mask for bit35 - 0=firing 1=blocked</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Local XSTOP Mask</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C040043"</A>000000000C040043 (SCOM)<BR>
<A NAME="000000000C040053"</A>000000000C040053 (SCOM1)<BR>
<A NAME="000000000C040063"</A>000000000C040063 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.LOCAL_XSTOP_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.FIR.COMP.LXSTOP_MASK_Q_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK_UNUSED: Unused Local XSTOP Mask bit0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK01: Local XSTOP Mask for bit1 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK02: Local XSTOP Mask for bit2 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK03: Local XSTOP Mask for bit3 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK04: Local XSTOP Mask for bit4 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK05: Local XSTOP Mask for bit5 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK06: Local XSTOP Mask for bit6 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK07: Local XSTOP Mask for bit7 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK08: Local XSTOP Mask for bit8 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK09: Local XSTOP Mask for bit9 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK10: Local XSTOP Mask for bit10 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK11: Local XSTOP Mask for bit11 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK12: Local XSTOP Mask for bit12 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK13: Local XSTOP Mask for bit13 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK14: Local XSTOP Mask for bit14 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK15: Local XSTOP Mask for bit15 - 0=firing 1=blocked</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Host Attention Mask</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C040044"</A>000000000C040044 (SCOM)<BR>
<A NAME="000000000C040054"</A>000000000C040054 (SCOM1)<BR>
<A NAME="000000000C040064"</A>000000000C040064 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.HOSTATTN_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.FIR.COMP.HOSTATTN_MASK_Q_INST.LATC.L2(0:53) [000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK_UNUSED: Unused HOSTATTN Mask bit0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK01: HOSTATTN Mask for bit1 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK02: HOSTATTN Mask for bit2 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK03: HOSTATTN Mask for bit3 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK04: HOSTATTN Mask for bit4 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK05: HOSTATTN Mask for bit5 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK06: HOSTATTN Mask for bit6 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK07: HOSTATTN Mask for bit7 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK08: HOSTATTN Mask for bit8 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK09: HOSTATTN Mask for bit9 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK10: HOSTATTN Mask for bit10 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK11: HOSTATTN Mask for bit11 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK12: HOSTATTN Mask for bit12 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK13: HOSTATTN Mask for bit13 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK14: HOSTATTN Mask for bit14 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK15: HOSTATTN Mask for bit15 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK16: HOSTATTN Mask for bit16 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK17: HOSTATTN Mask for bit17 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK18: HOSTATTN Mask for bit18 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK19: HOSTATTN Mask for bit19 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK20: HOSTATTN Mask for bit20 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK21: HOSTATTN Mask for bit21 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK22: HOSTATTN Mask for bit22 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK23: HOSTATTN Mask for bit23 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK24: HOSTATTN Mask for bit24 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK25: HOSTATTN Mask for bit25 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK26: HOSTATTN Mask for bit26 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK27: HOSTATTN Mask for bit27 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK28: HOSTATTN Mask for bit28 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK29: HOSTATTN Mask for bit29 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK30: HOSTATTN Mask for bit30 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK31: HOSTATTN Mask for bit31 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK32: HOSTATTN Mask for bit32 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK33: HOSTATTN Mask for bit33 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK34: HOSTATTN Mask for bit34 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK35: HOSTATTN Mask for bit35 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK36: HOSTATTN Mask for bit36 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK37: HOSTATTN Mask for bit37 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK38: HOSTATTN Mask for bit38 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK39: HOSTATTN Mask for bit39 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK40: HOSTATTN Mask for bit40 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK41: HOSTATTN Mask for bit41 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK42: HOSTATTN Mask for bit42 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK43: HOSTATTN Mask for bit43 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK44: HOSTATTN Mask for bit44 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK45: HOSTATTN Mask for bit45 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK46: HOSTATTN Mask for bit46 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK47: HOSTATTN Mask for bit47 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK48: HOSTATTN Mask for bit48 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK49: HOSTATTN Mask for bit49 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK50: HOSTATTN Mask for bit50 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK51: HOSTATTN Mask for bit51 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK52: HOSTATTN Mask for bit52 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK53: HOSTATTN Mask for bit53 - 0=firing 1=blocked</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Any Local Error Mask - to PCB (old SUMMARY MASK)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C040080"</A>000000000C040080 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.FIR.ANY_LOCAL_ERR_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.FIR.COMP.ANY_LOCAL_ERR_MASK_Q_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_XSTOP_TO_PCB: mask XSTOP to pcb - 1=blocking</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_RECOV_TO_PCB: mask RECOV to pcb - 1=blocking</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_SPATTN_TO_PCB: mask SPATTN to pcb - 1=blocking</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_LOCAL_XSTOP_TO_PCB: mask LOCAL XSTOP to pcb - 1=blocking</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_HOSTATTN_TO_PCB: mask HOSTATTN to pcb - 1=blocking</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Clockstop on XSTOP Mask1 Reg - to CC XSTOP1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C040081"</A>000000000C040081 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.FIR.CLKSTOP_ON_XSTOP_MASK1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.FIR.COMP.CLKSTOP_ON_XSTOP_MASK1_Q_INST.LATC.L2(0:26) [000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_XSTOP_ERR: any xstop triggers clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_RECOV_ERR: any recov triggers clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_SPATTN_ERR: any spattn triggers clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_LXSTOP_ERR: any xstop triggers clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_HOSTATTN_ERR: any hostattn triggers clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_SYS_XSTOP_ERR: system xstop triggers clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_SYS_XSTOP_STAGED_ERR: oob7 -system xstop staged triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_DBG_TRIG_ERR: dbg triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNUSED08: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNUSED09: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNUSED10: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNUSED11: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP01: Local XSTOP bit 1 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP02: Local XSTOP bit 2 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP03: Local XSTOP bit 3 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP04: Local XSTOP bit 4 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP05: Local XSTOP bit 5 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP06: Local XSTOP bit 6 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP07: Local XSTOP bit 7 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP08: Local XSTOP bit 8 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP09: Local XSTOP bit 9 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP10: Local XSTOP bit 10 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP11: Local XSTOP bit 11 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP12: Local XSTOP bit 12 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP13: Local XSTOP bit 13 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP14: Local XSTOP bit 14 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP15: Local XSTOP bit 15 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Clockstop on XSTOP Mask2 Reg - to CC XSTOP2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C040082"</A>000000000C040082 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.FIR.CLKSTOP_ON_XSTOP_MASK2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.FIR.COMP.CLKSTOP_ON_XSTOP_MASK2_Q_INST.LATC.L2(0:26) [000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_XSTOP_ERR: any xstop triggers clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_RECOV_ERR: any recov triggers clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_SPATTN_ERR: any spattn triggers clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_LXSTOP_ERR: any xstop triggers clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_HOSTATTN_ERR: any hostattn triggers clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_SYS_XSTOP_ERR: system xstop triggers clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_SYS_XSTOP_STAGED_ERR: oob7 -system xstop staged triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_DBG_TRIG_ERR: dbg triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNUSED08: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNUSED09: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNUSED20: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNUSED22: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP01: Local XSTOP bit 1 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP02: Local XSTOP bit 2 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP03: Local XSTOP bit 3 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP04: Local XSTOP bit 4 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP05: Local XSTOP bit 5 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP06: Local XSTOP bit 6 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP07: Local XSTOP bit 7 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP08: Local XSTOP bit 8 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP09: Local XSTOP bit 9 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP010: Local XSTOP bit 10 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP011: Local XSTOP bit 11 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP012: Local XSTOP bit 12 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP013: Local XSTOP bit 13 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP014: Local XSTOP bit 14 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP015: Local XSTOP bit 15 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Clockstop on XSTOP Mask3 Reg - to CC XSTOP3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C040083"</A>000000000C040083 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.FIR.CLKSTOP_ON_XSTOP_MASK3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.FIR.COMP.CLKSTOP_ON_XSTOP_MASK3_Q_INST.LATC.L2(0:26) [000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_XSTOP_ERR: any xstop triggers clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_RECOV_ERR: any recov triggers clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_SPATTN_ERR: any spattn triggers clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_LXSTOP_ERR: any xstop triggers clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_HOSTATTN_ERR: any hostattn triggers clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_SYS_XSTOP_ERR: system xstop triggers clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_SYS_XSTOP_STAGED_ERR: oob7 -system xstop staged triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_DBG_TRIG_ERR: dbg triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNUSED08: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNUSED09: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNUSED10: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNUSED11: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP01: Local XSTOP bit 1 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP02: Local XSTOP bit 2 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP03: Local XSTOP bit 3 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP04: Local XSTOP bit 4 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP05: Local XSTOP bit 5 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP06: Local XSTOP bit 6 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP07: Local XSTOP bit 7 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP08: Local XSTOP bit 8 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP09: Local XSTOP bit 9 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP010: Local XSTOP bit 10 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP011: Local XSTOP bit 11 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP012: Local XSTOP bit 12 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP013: Local XSTOP bit 13 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP014: Local XSTOP bit 14 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP015: Local XSTOP bit 15 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Clockstop on XSTOP Mask4 Reg - to CC XSTOP4</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C040084"</A>000000000C040084 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.FIR.CLKSTOP_ON_XSTOP_MASK4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.FIR.COMP.CLKSTOP_ON_XSTOP_MASK4_Q_INST.LATC.L2(0:26) [000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_XSTOP_ERR: any xstop triggers clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_RECOV_ERR: any recov triggers clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_SPATTN_ERR: any spattn triggers clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_LXSTOP_ERR: any xstop triggers clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_HOSTATTN_ERR: any hostattn triggers clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_SYS_XSTOP_ERR: system xstop triggers clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_SYS_XSTOP_STAGED_ERR: oob7 -system xstop staged triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_DBG_TRIG_ERR: dbg triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNUSED08: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNUSED09: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNUSED10: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNUSED11: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP01: Local XSTOP bit 1 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP02: Local XSTOP bit 2 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP03: Local XSTOP bit 3 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP04: Local XSTOP bit 4 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP05: Local XSTOP bit 5 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP06: Local XSTOP bit 6 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP07: Local XSTOP bit 7 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP08: Local XSTOP bit 8 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP09: Local XSTOP bit 9 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP10: Local XSTOP bit 10 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP11: Local XSTOP bit 11 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP12: Local XSTOP bit 12 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP13: Local XSTOP bit 13 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP14: Local XSTOP bit 14 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP15: Local XSTOP bit 15 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Clockstop on XSTOP Mask5 Reg - to CC XSTOP5</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C040085"</A>000000000C040085 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.FIR.CLKSTOP_ON_XSTOP_MASK5</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.FIR.COMP.CLKSTOP_ON_XSTOP_MASK5_Q_INST.LATC.L2(0:26) [000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_XSTOP_ERR: any xstop triggers clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_RECOV_ERR: any recov triggers clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_SPATTN_ERR: any spattn triggers clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_LXSTOP_ERR: any xstop triggers clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_HOSTATTN_ERR: any hostattn triggers clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_SYS_XSTOP_ERR: system xstop triggers clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_SYS_XSTOP_STAGED_ERR: oob7 -system xstop staged triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_DBG_TRIG_ERR: dbg triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNUSED08: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNUSED09: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNUSED10: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNUSED11: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP01: Local XSTOP bit 1 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP02: Local XSTOP bit 2 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP03: Local XSTOP bit 3 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP04: Local XSTOP bit 4 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP05: Local XSTOP bit 5 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP06: Local XSTOP bit 6 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP07: Local XSTOP bit 7 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP08: Local XSTOP bit 8 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP09: Local XSTOP bit 9 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP10: Local XSTOP bit 10 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP11: Local XSTOP bit 11 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP12: Local XSTOP bit 12 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP13: Local XSTOP bit 13 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP14: Local XSTOP bit 14 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP15: Local XSTOP bit 15 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Mode Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C040088"</A>000000000C040088 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.FIR.MODE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.FIR.COMP.MODE_REG_Q_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_LOCK_XSTOP: XSTOP will lock XSTOP register - default = 1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_LOCK_RECOV: XSTOP will lock RECOV register - default = 1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_LOCK_SPATTN: XSTOP will lock SPATTN register - default = 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_LOCK_LXSTOP: XSTOP will lock LXSTOP register - default = 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_LOCK_HOSTATTN: XSTOP will lock HOSTATTN register - default = 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MODE_REG05: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_IOPB_ERR: disable_iopb_err XSTOP trigger to IO/PB</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MODE_REG07: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MODE_REG08: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_DIRECT_ERROR: mask direct error XSTOP trigger to Core</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MODE_REG10: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MODE_REG11: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MODE_REG12: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MODE_REG13: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MODE_REG14: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MODE_REG15: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Local FIR</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C040100"</A>000000000C040100 (SCOM)<BR>
<A NAME="000000000C040101"</A>000000000C040101 (SCOM1)<BR>
<A NAME="000000000C040102"</A>000000000C040102 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.LOCAL_FIR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.FIR.LFIR.LOCALFIR.FIR.FIR.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_CFIR: CFIR - Parity or PCB access error <BR>TYPE:RECOV CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_CPLT_CTRL: CPLT_CTRL - PCB access error <BR>TYPE:RECOV CLEAR:by next PCB req <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_CC_PCB: CC - PCB access error <BR>TYPE:RECOV READ STATUS:nn03000F CLEAR:write 0 to nn03000F <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_CC_OTHERS: CC - Clock Control Error <BR>TYPE:RECOV READ STATUS:nn03000F CLEAR:write 0 to nn03000F <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN04: PSC - PSCOM access error <BR>TYPE:RECOV READ STATUS:nn010001 CLEAR:write 0 to nn010001 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN05: PSC - internal or ring interface error <BR>TYPE:RECOV READ STATUS:nn010001 CLEAR:write 0 to nn010001 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN06: THERM - pwr_comp_err, skitter_comp_err, scan_init_version_reg_parity_err_out , count_state_err_out <BR>TYPE:RECOV - MASK afterwards READ STATUS:nn050013 CLEAR:only scan0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN07: THERM - pcb error <BR>TYPE:RECOV CLEAR:by next PCB req <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN08: THERMTRIP - Critical temperature indicator <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN09: THERMTRIP - Fatal temperature indicator <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN10: VOLTTRIP - Voltage sense error <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN11: DBG - scom parity fail <BR>TYPE:RECOV CLEAR:by next SCOM req <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN12: reserved <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN13: reserved <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN14: reserved <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN15: reserved <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN16: reserved <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN17: reserved <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN18: reserved <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN19: reserved <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN20: Trace00 - scom parity err <BR>TYPE:RECOV CLEAR:by next SCOM req <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN21: Trace01 - scom parity err - Unused in Axon,PCI <BR>TYPE:RECOV CLEAR:by next SCOM req <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN22: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN23: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN24: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN25: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN26: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN27: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN28: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN29: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN30: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN31: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN32: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN33: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN34: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN35: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN36: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN37: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN38: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN39: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN40: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN41: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN42: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN43: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN44: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN45: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN46: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN47: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN48: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN49: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN50: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN51: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN52: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN53: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN54: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN55: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN56: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN57: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN58: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN59: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN60: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN61: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN62: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_EXT_LOCAL_XSTOP: ext_local_xstop <BR>TYPE:MASKED (unused) CLEAR: <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Local FIR Mask</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C040103"</A>000000000C040103 (SCOM)<BR>
<A NAME="000000000C040104"</A>000000000C040104 (SCOM1)<BR>
<A NAME="000000000C040105"</A>000000000C040105 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.FIR.LOCAL_FIR_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.FIR.LFIR.LOCALFIR.FIR.FIR_MASK.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK00: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK01: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK02: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK03: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK04: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK05: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK06: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK07: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK08: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK09: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK10: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK11: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK12: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK13: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK14: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK15: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK16: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK17: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK18: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK19: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK20: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK21: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK22: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK23: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK24: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK25: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK26: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK27: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK28: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK29: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK30: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK31: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK32: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK33: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK34: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK35: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK36: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK37: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK38: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK39: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK40: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK41: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK42: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK43: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK44: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK45: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK46: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK47: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK48: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK49: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK50: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK51: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK52: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK53: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK54: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK55: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK56: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK57: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK58: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK59: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK60: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK61: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK62: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK63: MASK</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Local FIR Action0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C040106"</A>000000000C040106 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.FIR.LOCAL_FIR_ACTION0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.FIR.LFIR.LOCALFIR.FIR.DO_ACTION0.FIR_ACTION0.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN00: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN01: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN02: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN03: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN04: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN05: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN06: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN07: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN08: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN09: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN10: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN11: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN12: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN13: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN14: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN15: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN16: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN17: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN18: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN19: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN20: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN21: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN22: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN23: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN24: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN25: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN26: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN27: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN28: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN29: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN30: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN31: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN32: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN33: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN34: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN35: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN36: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN37: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN38: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN39: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN40: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN41: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN42: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN43: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN44: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN45: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN46: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN47: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN48: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN49: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN50: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN51: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN52: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN53: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN54: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN55: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN56: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN57: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN58: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN59: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN60: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN61: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN62: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN63: ACTION0</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Local FIR Action1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C040107"</A>000000000C040107 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.FIR.LOCAL_FIR_ACTION1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.FIR.LFIR.LOCALFIR.FIR.DO_ACTION1.FIR_ACTION1.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN00: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN01: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN02: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN03: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN04: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN05: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN06: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN07: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN08: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN09: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN10: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN11: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN12: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN13: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN14: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN15: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN16: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN17: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN18: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN19: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN20: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN21: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN22: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN23: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN24: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN25: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN26: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN27: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN28: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN29: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN30: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN31: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN32: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN33: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN34: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN35: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN36: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN37: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN38: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN39: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN40: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN41: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN42: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN43: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN44: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN45: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN46: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN47: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN48: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN49: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN50: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN51: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN52: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN53: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN54: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN55: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN56: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN57: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN58: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN59: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN60: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN61: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN62: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN63: ACTION1</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Local FIR WOF</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C040108"</A>000000000C040108 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.FIR.LOCAL_FIR_WOF</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.FIR.LFIR.LOCALFIR.FIR.WOF_LAT_YES.WOF.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN00: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN01: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN02: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN03: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN04: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN05: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN06: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN07: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN08: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN09: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN10: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN11: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN12: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN13: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN14: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN15: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN16: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN17: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN18: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN19: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN20: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN21: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN22: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN23: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN24: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN25: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN26: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN27: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN28: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN29: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN30: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN31: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN32: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN33: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN34: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN35: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN36: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN37: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN38: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN39: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN40: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN41: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN42: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN43: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN44: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN45: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN46: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN47: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN48: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN49: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN50: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN51: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN52: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN53: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN54: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN55: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN56: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN57: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN58: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN59: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN60: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN61: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN62: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN63: WOF</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Local FIR Action2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C040109"</A>000000000C040109 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.FIR.LOCAL_FIR_ACTION2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.FIR.LFIR.LOCALFIR.FIR.DO_ACTION2.FIR_ACTION2.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN00: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN01: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN02: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN03: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN04: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN05: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN06: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN07: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN08: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN09: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN10: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN11: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN12: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN13: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN14: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN15: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN16: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN17: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN18: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN19: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN20: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN21: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN22: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN23: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN24: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN25: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN26: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN27: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN28: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN29: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN30: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN31: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN32: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN33: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN34: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN35: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN36: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN37: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN38: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN39: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN40: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN41: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN42: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN43: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN44: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN45: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN46: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN47: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN48: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN49: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN50: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN51: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN52: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN53: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN54: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN55: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN56: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN57: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN58: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN59: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN60: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN61: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN62: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN63: ACTION2</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DTS Thermal Sensor loop1 Results</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C050000"</A>000000000C050000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.THERM.WSUB.DTS_RESULT0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.THRESH.COMP.DTS_RESULT_REGQ_INT_INST.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_0_RESULT: Calibrated DTS Result of sensor with id 0. <BR> EQ x50000: CORE0 ISU <BR> EQ x50020: CORE2 ISU <BR> N0,N1,PAUE,PAUW: DTS0 <BR> AXON,PCI,TP: n/a <BR> 0-11 sensor result, 12-13 trip, 14 spare, 15 valid <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_1_RESULT: Calibrated DTS Result of sensor with id 1. <BR> EQ x50000: CORE0 VSU <BR> EQ x50020: CORE2 VSU <BR> N0,N1,PAUE,PAUW: n/a <BR> AXON,PCI,TP: n/a <BR> 0-11 sensor result, 12-13 trip, 14 spare, 15 valid . <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_2_RESULT: Calibrated DTS Result of sensor with id 2. <BR> EQ x50000: CORE0 L3 <BR> EQ x50020: CORE2 L3 <BR> N0,N1,PAUE,PAUW: n/a <BR> AXON,PCI,TP: n/a <BR> 0-11 sensor result, 12-13 trip, 14 spare, 15 valid . <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DTS Thermal Sensor loop2 Results</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C050001"</A>000000000C050001 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.THERM.WSUB.DTS_RESULT1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.THRESH.COMP.DTS_RESULT_REGQ_INT_INST.LATC.L2(48:95) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_4_RESULT: Calibrated DTS Result of sensor with id 4. <BR> EQ x50001: CORE1 ISU <BR> EQ x50021: CORE3 ISU <BR> N0,N1,PAUE,PAUW: n/a <BR> AXON,PCI,TP: n/a <BR> 0-11 sensor result, 12-13 trip, 14 spare, 15 valid . <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_5_RESULT: Calibrated DTS Result of sensor with id 5. <BR> EQ x50001: CORE1 VSU <BR> EQ x50021: CORE3 VSU <BR> N0,N1,PAUE,PAUW: n/a <BR> AXON,PCI,TP: n/a <BR> 0-11 sensor result, 12-13 trip, 14 spare, 15 valid . <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_6_RESULT: Calibrated DTS Result of sensor with id 6. <BR> EQ x50001: CORE1 L3 <BR> EQ x50021: CORE3 L3 <BR> N0,N1,PAUE,PAUW: n/a <BR> AXON,PCI,TP: n/a <BR> 0-11 sensor result, 12-13 trip, 14 spare, 15 valid . <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DTS Thermal Sensor loop3 Results</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C050002"</A>000000000C050002 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.THERM.WSUB.DTS_RESULT2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.THRESH.COMP.DTS_RESULT_REGQ_INT_INST.LATC.L2(96:111) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_8_RESULT: Calibrated DTS Result of sensor with id 8. <BR> EQ x50002: Racetrack <BR> EQ x50022: n/a <BR> N0,N1,PAUE,PAUW: n/a <BR> AXON,PCI,TP: n/a <BR> 0-11 sensor result, 12-13 trip, 14 spare, 15 valid . <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DTS Trace Results</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C050003"</A>000000000C050003 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.THERM.WSUB.DTS_TRC_RESULT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.PCB.TIMESTAMP_COUNT_REG_LT_INST.LATC.L2(0:43) [00000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.PCB.TIMESTAMP_OVERFLOW_ERR_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.THRESH.COMP.DTS_RESULT_REGQ_INT_INST.LATC.L2(16:31) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TIMESTAMP_COUNTER_VALUE: Time stamp counter value during DTS trace mode. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TIMESTAMP_COUNTER_OVERFLOW_ERR: Over flow error bit of the time stamp counter value during DTS trace mode. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_1_RESULT: Calibrated DTS Result of sensor with id 1. <BR> EQ x50000: CORE0 VSU <BR> EQ x50020: CORE2 VSU <BR> N0,N1,PAUE,PAUW: n/a <BR> AXON,PCI,TP: n/a <BR> 0-11 sensor result, 12-13 trip, 14 spare, 15 valid . <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPM & DTS enables and cntl's</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C05000F"</A>000000000C05000F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.THERM.WSUB.THERM_MODE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.COMP.THERM_MODEREG_LT_0_INST.LATC.L2(0:19) [00000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.COMP.THERM_DTS_ENABLE_INTQ_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.COMP.THERM_DTS_ENABLE_INTQ_INST.LATC.L2(3:5) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.COMP.THERM_DTS_ENABLE_INTQ_INST.LATC.L2(6) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_DIS_CPM_BUBBLE_CORR: critical path result bubble correction active</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_FORCE_THRES_ACT: force tpc_therm_thres_mac clock gating off and activates clocks</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_THRES_TRIP_ENA: therm_thres_trip compare enables <BR> 1xx: trip0 - warning <BR> x1x: trip1 - critical <BR> xx1: trip2 - fatal <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_DTS_SAMPLE_ENA: 0: no dts sampling, 1: dts sampling is enabled and below counter compare match can occur.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_SAMPLE_PULSE_CNT: A 16 MHz sample pulse is feed into an 18 Bit counter, <BR> with the therm_sample_pulse_cnt it is possible to select a highorder bit of the counter <BR> to enable a resolutions of sampling dtss between 2.5 us and 80 ms. <BR> An edge detection circuit detects the rising edge of the selected counter bit and this triggers a dts sample <BR> 0000: 16 ms <BR> 0001: 8 ms <BR> 0010: 4 ms <BR> 0011: 2 ms <BR> 0100: 1 ms <BR> 0101: 0.5 ms <BR> 0110: 250 us <BR> 0111: 125 us <BR> 1000: 62 .5us <BR> 1001: 31.3 us <BR> 1010: 15.6 us <BR> 1011: 7.8 us <BR> 1100: 3.9 us <BR> 1101: 2 us <BR> 1110: 1 us <BR> 1111: 0.5 us <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_THRES_MODE_ENA: forces max or min mode in threshold unit: <BR> 00: is off <BR> 11: is ilegal <BR> 10: max mode <BR> 01: min mode <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_TRIGGER_MODE: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_TRIGGER_SEL: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_THRES_OVERFLOW_MASK: 0 - therm_overflow_err will be enabled <BR> 1 - therm_overflow_err will be disabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_MODE_UNUSED: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_DTS_READ_SEL: selects which dts result will be provided with pcb read addr_v(3): <BR> 0000: DTS 0 <BR> 0001: DTS 1 <BR> 0010: DTS 2 <BR> 0100: DTS 4 <BR> 0101: DTS 5 <BR> 0110: DTS 6 <BR> 1000: DTS 8 <BR> 1111: Worst Case Sensor <BR> <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_DTS_ENABLE_L1: loop1 dts enables: <BR> If there is only a single DTS enabled, it has to be the first DTS in a loop - here DTS 0 <BR> 1xxx: DTS 0 available <BR> x1xx: DTS 1 available <BR> xx1x: DTS 2 available <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_DTS_ENABLE_L2: loop2 dts enables: <BR> If there is only a single DTS enabled, it has to be the first DTS in a loop - here DTS 4 <BR> 1xxx: DTS 4 available <BR> x1xx: DTS 5 available <BR> xx1x: DTS 6 available <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_DTS_ENABLE_L3: dts enables: <BR> If there is only a single DTS enabled, it has to be the first DTS in a loop - here DTS 8 <BR> 1xxx: DTS 8 available <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:36</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Skitter Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C050010"</A>000000000C050010 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.THERM.WSUB.SKITTER_MODE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.SKIT.SKITTER_MODEREG_LT_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.SKIT.SKITTER_MODEREG_LT_8_INST.LATC.L2(8:9) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.SKIT.SKITTER_HOLD_SAMPLE_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.SKIT.SKITTER_DATA_V_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER_HOLD_SAMPLE: forces skitter to hold current sample</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_SKITTER_STICKINESS: if '0' accumulation mode, '1' samples new value each cycle and resets sticky value</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER_MODE_UNUSED1: unused <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER_HOLD_DBGTRIG_SEL: bit0: hold_on_trigger0 <BR> bit1: _on_trigger1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER_RESET_TRIG_SEL: bit0: reset_sticky_on_trigger0 <BR> bit1: reset_sticky_on_trigger1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER_SAMPLE_GUTS: selects guts to measure: <BR> 00: guts1 <BR> 01: guts2 <BR> 10: guts3 <BR> 11: guts4 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:43</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER_HOLD_SAMPLE_WITH_TRIGGER: forces skitter to hold current sample on dbg trigger, this has highest priority</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER_DATA_V_LT: if '1' the data requested by a skitter force read register has finished and data is present in skitter data register in the collector macro. The data be read by any combination of V25/V26/V27 pcb reads</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Error Injection Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C050011"</A>000000000C050011 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.THERM.WSUB.INJECT_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.COMP.INJECT_REG_LT_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_INJECT_TRIP: 00: no injection <BR> 01: warning trip level injection <BR> 10: crtical trip level injection <BR> 11: fatal trip level injection <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_INJECT_MODE: 00: no injection <BR> 01: injection on the next dts sample <BR> 10: solid injection for the next dts samples till bit setting changes <BR> 11: not used <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Control / Force Reset Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C050012"</A>000000000C050012 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.THERM.WSUB.CONTROL_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.COMP.F_SHIFT_SENSOR [X]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reset_trip_history</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reset_sample_pulse_cnt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>f_reset_cpm_rd</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>f_reset_cpm_wr</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reset_sample_dts</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>force_sample_dts</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>force_sample_dts_interruptible</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>force_reset_thres_l1results</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>force_reset_thres_l2results</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>force_reset_thres_l3results</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>force_measure_volt_interruptible</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>force_reset_measure_volt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>force_shift_sensor</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Thermal Error Status Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C050013"</A>000000000C050013 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.THERM.WSUB.ERR_STATUS_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=24><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.COMP.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.SKIT.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.PCB.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.COMP.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(2) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.SKIT.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(3) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.PCB.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(1) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.COMP.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(7) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.COMP.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(3) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.COMP.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(12) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.COMP.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(8:10) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.SKIT.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(2) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.PCB.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(2) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.PCB.COUNT_STATE_LT_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:46</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.COMP.RUN_STATE_LT_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.COMP.SHIFT_DTS_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.COMP.SHIFT_VOLT_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.COMP.READ_STATE_LT_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:54</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.COMP.WRITE_STATE_LT_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.COMP.SAMPLE_DTS_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.COMP.MEASURE_VOLT_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.COMP.READ_CPM_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.COMP.WRITE_CPM_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.PWR_STATUS(15) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>serial_shiftcnt_modereg_parity_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>therm_modereg_parity_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>skitter_modereg_parity_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>skitter_forcereg_parity_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scan_init_version_reg_parity_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>volt_modereg_parity_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>skitter_clksrcreg_parity_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>count_state_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>run_state_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>thres_therm_state_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>thres_therm_overflow_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>shifter_parity_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>shifter_valid_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>timeout_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>f_skitter_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>pcb_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:39</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>count_state_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:46</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>run_state_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>shift_dts_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>shift_volt_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>read_state_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:54</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>write_state_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sample_dts_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>measure_volt_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>read_cpm_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>write_cpm_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Skitter Force Read Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C050014"</A>000000000C050014 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.THERM.WSUB.SKITTER_FORCE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.SKIT.SKITTER_FORCEREG_LT_0_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>F_SKITTER_READ: Forces the read of that particular skitter</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Skitter Clock src control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C050016"</A>000000000C050016 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.THERM.WSUB.SKITTER_CLKSRC_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.SKIT.SKITTER_CLKSRCREG_LT_0_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.SKIT.SKITTER_CLKSRCREG_LT_36_INST.LATC.L2(36:37) [00]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER0_CLKSRC: selects clock to measure: <BR> 000: local mesh clock <BR> 001: external pin skitter_c1_1_in <BR> 010: local d1clk only if d_mode = 1 <BR> 011: external pin skitter_c1_2_in <BR> 100: local lclk only if d_mode = 1 <BR> 101: external pin skitter_c1_3_in <BR> 110: unused <BR> 111: external pin skitter_c1_4_in <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:35</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER0_DELAY_SELECT: To select delay to be added <BR> between clock source mux <BR> and inverter chain(base line <BR> delay is 12.2psec) of skitter0. <BR> 00 - No delay <BR> 01 - 0.6psec <BR> 10 - 1.8psec <BR> 11 - 5 psec <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Skitter Data Register Read Bit0:63</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C050019"</A>000000000C050019 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.THERM.WSUB.SKITTER_DATA0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.SKIT.SKITTER_DATA_LT_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Skitter Data Register Read Bit32:95</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C05001A"</A>000000000C05001A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.THERM.WSUB.SKITTER_DATA1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.SKIT.SKITTER_DATA_LT_INST.LATC.L2(32:95) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Skitter Data Register Read Bit64:127</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C05001B"</A>000000000C05001B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.THERM.WSUB.SKITTER_DATA2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.SKIT.SKITTER_DATA_LT_INST.LATC.L2(64:127) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Timestamp Counter Read</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000C05001C"</A>000000000C05001C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPMCP.EPS.THERM.WSUB.TIMESTAMP_COUNTER_READ</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.PCB.TIMESTAMP_COUNT_REG_LT_INST.LATC.L2(0:43) [00000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPMCP.EPS.THERM.WSUB.PWR.PCB.TIMESTAMP_OVERFLOW_ERR_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TIMESTAMP_COUNTER_VALUE: Time stamp counter value during DTS trace mode. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TIMESTAMP_COUNTER_OVERFLOW_ERR: Over flow error bit of the time stamp counter value during DTS trace mode. <BR></small></TD></TR>
</TABLE>
<BR>




<A NAME="listing"><strong>Address listing</strong></A><BR>
Back to <A HREF="#top">top</A><BR>
<A HREF="#000000000C000000">000000000C000000 TPMCP.CPLT_CTRL0</A><BR>
<A HREF="#000000000C000010">000000000C000010 TPMCP.CPLT_CTRL0</A><BR>
<A HREF="#000000000C000020">000000000C000020 TPMCP.CPLT_CTRL0</A><BR>
<A HREF="#000000000C000001">000000000C000001 TPMCP.CPLT_CTRL1</A><BR>
<A HREF="#000000000C000011">000000000C000011 TPMCP.CPLT_CTRL1</A><BR>
<A HREF="#000000000C000021">000000000C000021 TPMCP.CPLT_CTRL1</A><BR>
<A HREF="#000000000C000002">000000000C000002 TPMCP.CPLT_CTRL2</A><BR>
<A HREF="#000000000C000012">000000000C000012 TPMCP.CPLT_CTRL2</A><BR>
<A HREF="#000000000C000022">000000000C000022 TPMCP.CPLT_CTRL2</A><BR>
<A HREF="#000000000C000003">000000000C000003 TPMCP.CPLT_CTRL3</A><BR>
<A HREF="#000000000C000013">000000000C000013 TPMCP.CPLT_CTRL3</A><BR>
<A HREF="#000000000C000023">000000000C000023 TPMCP.CPLT_CTRL3</A><BR>
<A HREF="#000000000C000004">000000000C000004 TPMCP.CPLT_CTRL4</A><BR>
<A HREF="#000000000C000014">000000000C000014 TPMCP.CPLT_CTRL4</A><BR>
<A HREF="#000000000C000024">000000000C000024 TPMCP.CPLT_CTRL4</A><BR>
<A HREF="#000000000C000005">000000000C000005 TPMCP.CPLT_CTRL5</A><BR>
<A HREF="#000000000C000015">000000000C000015 TPMCP.CPLT_CTRL5</A><BR>
<A HREF="#000000000C000025">000000000C000025 TPMCP.CPLT_CTRL5</A><BR>
<A HREF="#000000000C000008">000000000C000008 TPMCP.CPLT_CONF0</A><BR>
<A HREF="#000000000C000018">000000000C000018 TPMCP.CPLT_CONF0</A><BR>
<A HREF="#000000000C000028">000000000C000028 TPMCP.CPLT_CONF0</A><BR>
<A HREF="#000000000C000009">000000000C000009 TPMCP.CPLT_CONF1</A><BR>
<A HREF="#000000000C000019">000000000C000019 TPMCP.CPLT_CONF1</A><BR>
<A HREF="#000000000C000029">000000000C000029 TPMCP.CPLT_CONF1</A><BR>
<A HREF="#000000000C000100">000000000C000100 TPMCP.CPLT_STAT0</A><BR>
<A HREF="#000000000C000101">000000000C000101 TPMCP.CPLT_MASK0</A><BR>
<A HREF="#000000000C0003FE">000000000C0003FE TPMCP.CTRL_PROTECT_MODE_REG</A><BR>
<A HREF="#000000000C0003FF">000000000C0003FF TPMCP.CTRL_ATOMIC_LOCK_REG</A><BR>
<A HREF="#000000000C010000">000000000C010000 TPMCP.EPS.PSC.PSC.PSCOM_MODE_REG</A><BR>
<A HREF="#000000000C010001">000000000C010001 TPMCP.EPS.PSC.PSC.PSCOM_STATUS_ERROR_REG</A><BR>
<A HREF="#000000000C010002">000000000C010002 TPMCP.EPS.PSC.PSC.PSCOM_ERROR_MASK</A><BR>
<A HREF="#000000000C010003">000000000C010003 TPMCP.EPS.PSC.PSC.ADDR_TRAP_REG</A><BR>
<A HREF="#000000000C010005">000000000C010005 TPMCP.EPS.PSC.PSC.WRITE_PROTECT_ENABLE_REG</A><BR>
<A HREF="#000000000C010006">000000000C010006 TPMCP.EPS.PSC.PSC.WRITE_PROTECT_RINGS_REG</A><BR>
<A HREF="#000000000C010007">000000000C010007 TPMCP.EPS.PSC.PSC.ATOMIC_LOCK_MASK_LATCH_REG</A><BR>
<A HREF="#000000000C010008">000000000C010008 TPMCP.EPS.PSC.PSC.RING_FENCE_MASK_LATCH_REG</A><BR>
<A HREF="#000000000C010400">000000000C010400 TPMCP.TRA0.TR0.TRACE_HI_DATA_REG</A><BR>
<A HREF="#000000000C010401">000000000C010401 TPMCP.TRA0.TR0.TRACE_LO_DATA_REG</A><BR>
<A HREF="#000000000C010402">000000000C010402 TPMCP.TRA0.TR0.TRACE_TRCTRL_CONFIG</A><BR>
<A HREF="#000000000C010403">000000000C010403 TPMCP.TRA0.TR0.TRACE_TRDATA_CONFIG_0</A><BR>
<A HREF="#000000000C010404">000000000C010404 TPMCP.TRA0.TR0.TRACE_TRDATA_CONFIG_1</A><BR>
<A HREF="#000000000C010405">000000000C010405 TPMCP.TRA0.TR0.TRACE_TRDATA_CONFIG_2</A><BR>
<A HREF="#000000000C010406">000000000C010406 TPMCP.TRA0.TR0.TRACE_TRDATA_CONFIG_3</A><BR>
<A HREF="#000000000C010407">000000000C010407 TPMCP.TRA0.TR0.TRACE_TRDATA_CONFIG_4</A><BR>
<A HREF="#000000000C010408">000000000C010408 TPMCP.TRA0.TR0.TRACE_TRDATA_CONFIG_5</A><BR>
<A HREF="#000000000C010409">000000000C010409 TPMCP.TRA0.TR0.TRACE_TRDATA_CONFIG_9</A><BR>
<A HREF="#000000000C010480">000000000C010480 TPMCP.TRA1.TR0.TRACE_HI_DATA_REG</A><BR>
<A HREF="#000000000C010481">000000000C010481 TPMCP.TRA1.TR0.TRACE_LO_DATA_REG</A><BR>
<A HREF="#000000000C010482">000000000C010482 TPMCP.TRA1.TR0.TRACE_TRCTRL_CONFIG</A><BR>
<A HREF="#000000000C010483">000000000C010483 TPMCP.TRA1.TR0.TRACE_TRDATA_CONFIG_0</A><BR>
<A HREF="#000000000C010484">000000000C010484 TPMCP.TRA1.TR0.TRACE_TRDATA_CONFIG_1</A><BR>
<A HREF="#000000000C010485">000000000C010485 TPMCP.TRA1.TR0.TRACE_TRDATA_CONFIG_2</A><BR>
<A HREF="#000000000C010486">000000000C010486 TPMCP.TRA1.TR0.TRACE_TRDATA_CONFIG_3</A><BR>
<A HREF="#000000000C010487">000000000C010487 TPMCP.TRA1.TR0.TRACE_TRDATA_CONFIG_4</A><BR>
<A HREF="#000000000C010488">000000000C010488 TPMCP.TRA1.TR0.TRACE_TRDATA_CONFIG_5</A><BR>
<A HREF="#000000000C010489">000000000C010489 TPMCP.TRA1.TR0.TRACE_TRDATA_CONFIG_9</A><BR>
<A HREF="#000000000C0107C0">000000000C0107C0 TPMCP.EPS.DBG.DBG_MODE_REG</A><BR>
<A HREF="#000000000C0107C1">000000000C0107C1 TPMCP.EPS.DBG.DBG_INST1_COND_REG_1</A><BR>
<A HREF="#000000000C0107C2">000000000C0107C2 TPMCP.EPS.DBG.DBG_INST1_COND_REG_2</A><BR>
<A HREF="#000000000C0107C3">000000000C0107C3 TPMCP.EPS.DBG.DBG_INST1_COND_REG_3</A><BR>
<A HREF="#000000000C0107C4">000000000C0107C4 TPMCP.EPS.DBG.DBG_INST2_COND_REG_1</A><BR>
<A HREF="#000000000C0107C5">000000000C0107C5 TPMCP.EPS.DBG.DBG_INST2_COND_REG_2</A><BR>
<A HREF="#000000000C0107C6">000000000C0107C6 TPMCP.EPS.DBG.DBG_INST2_COND_REG_3</A><BR>
<A HREF="#000000000C0107CD">000000000C0107CD TPMCP.EPS.DBG.DBG_TRACE_REG_0</A><BR>
<A HREF="#000000000C0107CE">000000000C0107CE TPMCP.EPS.DBG.DBG_TRACE_REG_1</A><BR>
<A HREF="#000000000C0107CF">000000000C0107CF TPMCP.EPS.DBG.DBG_TRACE_MODE_REG_2</A><BR>
<A HREF="#000000000C0107D0">000000000C0107D0 TPMCP.EPS.DBG.DEBUG_TRACE_CONTROL</A><BR>
<A HREF="#000000000C0107D1">000000000C0107D1 TPMCP.EPS.DBG.XTRA_TRACE_MODE</A><BR>
<A HREF="#000000000C010C00">000000000C010C00 MCP.PBI01.SCOMFIR.MCFIR</A><BR>
<A HREF="#000000000C010C01">000000000C010C01 MCP.PBI01.SCOMFIR.MCFIR</A><BR>
<A HREF="#000000000C010C02">000000000C010C02 MCP.PBI01.SCOMFIR.MCFIR</A><BR>
<A HREF="#000000000C010C03">000000000C010C03 MCP.PBI01.SCOMFIR.MCFIRMASK</A><BR>
<A HREF="#000000000C010C04">000000000C010C04 MCP.PBI01.SCOMFIR.MCFIRMASK</A><BR>
<A HREF="#000000000C010C05">000000000C010C05 MCP.PBI01.SCOMFIR.MCFIRMASK</A><BR>
<A HREF="#000000000C010C06">000000000C010C06 MCP.PBI01.SCOMFIR.MCFIRACT0</A><BR>
<A HREF="#000000000C010C07">000000000C010C07 MCP.PBI01.SCOMFIR.MCFIRACT1</A><BR>
<A HREF="#000000000C010C08">000000000C010C08 MCP.PBI01.SCOMFIR.MCFIRWOF</A><BR>
<A HREF="#000000000C010C09">000000000C010C09 MCP.PBI01.SCOMFIR.MCFIRACT2</A><BR>
<A HREF="#000000000C010C0A">000000000C010C0A MCP.PBI01.SCOMFIR.MCFGP0</A><BR>
<A HREF="#000000000C010C0B">000000000C010C0B MCP.PBI01.SCOMFIR.MCFGP1</A><BR>
<A HREF="#000000000C010C0C">000000000C010C0C MCP.PBI01.SCOMFIR.MCFGPR0</A><BR>
<A HREF="#000000000C010C0D">000000000C010C0D MCP.PBI01.SCOMFIR.MCFGPR1</A><BR>
<A HREF="#000000000C010C0E">000000000C010C0E MCP.PBI01.SCOMFIR.MCFGP0A</A><BR>
<A HREF="#000000000C010C0F">000000000C010C0F MCP.PBI01.SCOMFIR.MCFGP1A</A><BR>
<A HREF="#000000000C010C10">000000000C010C10 MCP.PBI01.SCOMFIR.MCPERF1</A><BR>
<A HREF="#000000000C010C11">000000000C010C11 MCP.PBI01.SCOMFIR.MCMODE0</A><BR>
<A HREF="#000000000C010C12">000000000C010C12 MCP.PBI01.SCOMFIR.MCMODE1</A><BR>
<A HREF="#000000000C010C13">000000000C010C13 MCP.PBI01.SCOMFIR.MCMODE2</A><BR>
<A HREF="#000000000C010C14">000000000C010C14 MCP.PBI01.SCOMFIR.MCLFSR</A><BR>
<A HREF="#000000000C010C15">000000000C010C15 MCP.PBI01.SCOMFIR.MCSYNC</A><BR>
<A HREF="#000000000C010C16">000000000C010C16 MCP.PBI01.SCOMFIR.MCFGP0E</A><BR>
<A HREF="#000000000C010C17">000000000C010C17 MCP.PBI01.SCOMFIR.MCFGP1E</A><BR>
<A HREF="#000000000C010C18">000000000C010C18 MCP.PBI01.SCOMFIR.MCWATACT</A><BR>
<A HREF="#000000000C010C19">000000000C010C19 MCP.PBI01.SCOMFIR.MCWATCNTL2</A><BR>
<A HREF="#000000000C010C1A">000000000C010C1A MCP.PBI01.SCOMFIR.MCERPT2</A><BR>
<A HREF="#000000000C010C1B">000000000C010C1B MCP.PBI01.SCOMFIR.MCTO</A><BR>
<A HREF="#000000000C010C1C">000000000C010C1C MCP.PBI01.SCOMFIR.MCFGPM0E</A><BR>
<A HREF="#000000000C010C1D">000000000C010C1D MCP.PBI01.SCOMFIR.MCFGPM1E</A><BR>
<A HREF="#000000000C010C1E">000000000C010C1E MCP.PBI01.SCOMFIR.MCERPT0</A><BR>
<A HREF="#000000000C010C1F">000000000C010C1F MCP.PBI01.SCOMFIR.MCERPT1</A><BR>
<A HREF="#000000000C010C20">000000000C010C20 MCP.PBI01.SCOMFIR.MCFGPM0</A><BR>
<A HREF="#000000000C010C21">000000000C010C21 MCP.PBI01.SCOMFIR.MCFGPM0A</A><BR>
<A HREF="#000000000C010C22">000000000C010C22 MCP.CHAN0.ATCL.CL.CLSCOM.MCPERF4</A><BR>
<A HREF="#000000000C010C23">000000000C010C23 MCP.CHAN0.ATCL.CL.CLSCOM.MCPERF0</A><BR>
<A HREF="#000000000C010C24">000000000C010C24 MCP.CHAN0.ATCL.CL.CLSCOM.MCPERF2</A><BR>
<A HREF="#000000000C010C25">000000000C010C25 MCP.CHAN0.ATCL.CL.CLSCOM.MCAMOC</A><BR>
<A HREF="#000000000C010C26">000000000C010C26 MCP.CHAN0.ATCL.CL.CLSCOM.MCEPSQ</A><BR>
<A HREF="#000000000C010C27">000000000C010C27 MCP.CHAN0.ATCL.CL.CLSCOM.MCBUSYQ</A><BR>
<A HREF="#000000000C010C28">000000000C010C28 MCP.CHAN0.ATCL.CL.CLSCOM.MCERRINJ</A><BR>
<A HREF="#000000000C010C29">000000000C010C29 MCP.CHAN0.ATCL.CL.CLSCOM.MCEBUSCL</A><BR>
<A HREF="#000000000C010C2A">000000000C010C2A MCP.CHAN0.ATCL.CL.CLSCOM.MCWAT</A><BR>
<A HREF="#000000000C010C2B">000000000C010C2B MCP.CHAN0.ATCL.CL.CLSCOM.MCPERF3</A><BR>
<A HREF="#000000000C010C2C">000000000C010C2C MCP.PBI01.SCOMFIR.AACR</A><BR>
<A HREF="#000000000C010C2D">000000000C010C2D MCP.PBI01.SCOMFIR.AADR</A><BR>
<A HREF="#000000000C010C2E">000000000C010C2E MCP.PBI01.SCOMFIR.AAER</A><BR>
<A HREF="#000000000C010C2F">000000000C010C2F MCP.PBI01.SCOMFIR.MCMODE3</A><BR>
<A HREF="#000000000C010C30">000000000C010C30 MCP.PBI01.SCOMFIR.MCFGPM1</A><BR>
<A HREF="#000000000C010C31">000000000C010C31 MCP.PBI01.SCOMFIR.MCFGPM1A</A><BR>
<A HREF="#000000000C010C32">000000000C010C32 MCP.CHAN1.ATCL.CL.CLSCOM.MCPERF4</A><BR>
<A HREF="#000000000C010C33">000000000C010C33 MCP.CHAN1.ATCL.CL.CLSCOM.MCPERF0</A><BR>
<A HREF="#000000000C010C34">000000000C010C34 MCP.CHAN1.ATCL.CL.CLSCOM.MCPERF2</A><BR>
<A HREF="#000000000C010C35">000000000C010C35 MCP.CHAN1.ATCL.CL.CLSCOM.MCAMOC</A><BR>
<A HREF="#000000000C010C36">000000000C010C36 MCP.CHAN1.ATCL.CL.CLSCOM.MCEPSQ</A><BR>
<A HREF="#000000000C010C37">000000000C010C37 MCP.CHAN1.ATCL.CL.CLSCOM.MCBUSYQ</A><BR>
<A HREF="#000000000C010C38">000000000C010C38 MCP.CHAN1.ATCL.CL.CLSCOM.MCERRINJ</A><BR>
<A HREF="#000000000C010C39">000000000C010C39 MCP.CHAN1.ATCL.CL.CLSCOM.MCEBUSCL</A><BR>
<A HREF="#000000000C010C3A">000000000C010C3A MCP.CHAN1.ATCL.CL.CLSCOM.MCWAT</A><BR>
<A HREF="#000000000C010C3B">000000000C010C3B MCP.CHAN1.ATCL.CL.CLSCOM.MCPERF3</A><BR>
<A HREF="#000000000C010D00">000000000C010D00 MCP.CHAN0.DSTL.DSTLFIR</A><BR>
<A HREF="#000000000C010D01">000000000C010D01 MCP.CHAN0.DSTL.DSTLFIR</A><BR>
<A HREF="#000000000C010D02">000000000C010D02 MCP.CHAN0.DSTL.DSTLFIR</A><BR>
<A HREF="#000000000C010D03">000000000C010D03 MCP.CHAN0.DSTL.DSTLFIRMASK</A><BR>
<A HREF="#000000000C010D04">000000000C010D04 MCP.CHAN0.DSTL.DSTLFIRMASK</A><BR>
<A HREF="#000000000C010D05">000000000C010D05 MCP.CHAN0.DSTL.DSTLFIRMASK</A><BR>
<A HREF="#000000000C010D06">000000000C010D06 MCP.CHAN0.DSTL.DSTLFIRACT0</A><BR>
<A HREF="#000000000C010D07">000000000C010D07 MCP.CHAN0.DSTL.DSTLFIRACT1</A><BR>
<A HREF="#000000000C010D08">000000000C010D08 MCP.CHAN0.DSTL.DSTLFIRWOF</A><BR>
<A HREF="#000000000C010D09">000000000C010D09 MCP.CHAN0.DSTL.DSTLFIRACT2</A><BR>
<A HREF="#000000000C010D0A">000000000C010D0A MCP.CHAN0.DSTL.DSTLCREDIT</A><BR>
<A HREF="#000000000C010D0B">000000000C010D0B MCP.CHAN0.DSTL.DSTLCFG</A><BR>
<A HREF="#000000000C010D0C">000000000C010D0C MCP.CHAN0.DSTL.DSTLERRRPT</A><BR>
<A HREF="#000000000C010D0D">000000000C010D0D MCP.CHAN0.DSTL.DSTLINJ</A><BR>
<A HREF="#000000000C010D0E">000000000C010D0E MCP.CHAN0.DSTL.DSTLCFG2</A><BR>
<A HREF="#000000000C010D0F">000000000C010D0F MCP.CHAN0.DSTL.DSTLTRACK</A><BR>
<A HREF="#000000000C010D10">000000000C010D10 MCP.CHAN0.DSTL.DSTLSTATUS</A><BR>
<A HREF="#000000000C010D11">000000000C010D11 MCP.CHAN0.DSTL.DSLTWAT</A><BR>
<A HREF="#000000000C010D12">000000000C010D12 MCP.CHAN0.DSTL.DSTLPSAVE0</A><BR>
<A HREF="#000000000C010D13">000000000C010D13 MCP.CHAN0.DSTL.DSTLPSAVE1</A><BR>
<A HREF="#000000000C010D14">000000000C010D14 MCP.CHAN0.DSTL.DSTLPSAVE2</A><BR>
<A HREF="#000000000C010D15">000000000C010D15 MCP.CHAN0.DSTL.DSTLTRACK2</A><BR>
<A HREF="#000000000C010D40">000000000C010D40 MCP.CHAN1.DSTL.DSTLFIR</A><BR>
<A HREF="#000000000C010D41">000000000C010D41 MCP.CHAN1.DSTL.DSTLFIR</A><BR>
<A HREF="#000000000C010D42">000000000C010D42 MCP.CHAN1.DSTL.DSTLFIR</A><BR>
<A HREF="#000000000C010D43">000000000C010D43 MCP.CHAN1.DSTL.DSTLFIRMASK</A><BR>
<A HREF="#000000000C010D44">000000000C010D44 MCP.CHAN1.DSTL.DSTLFIRMASK</A><BR>
<A HREF="#000000000C010D45">000000000C010D45 MCP.CHAN1.DSTL.DSTLFIRMASK</A><BR>
<A HREF="#000000000C010D46">000000000C010D46 MCP.CHAN1.DSTL.DSTLFIRACT0</A><BR>
<A HREF="#000000000C010D47">000000000C010D47 MCP.CHAN1.DSTL.DSTLFIRACT1</A><BR>
<A HREF="#000000000C010D48">000000000C010D48 MCP.CHAN1.DSTL.DSTLFIRWOF</A><BR>
<A HREF="#000000000C010D49">000000000C010D49 MCP.CHAN1.DSTL.DSTLFIRACT2</A><BR>
<A HREF="#000000000C010D4A">000000000C010D4A MCP.CHAN1.DSTL.DSTLCREDIT</A><BR>
<A HREF="#000000000C010D4B">000000000C010D4B MCP.CHAN1.DSTL.DSTLCFG</A><BR>
<A HREF="#000000000C010D4C">000000000C010D4C MCP.CHAN1.DSTL.DSTLERRRPT</A><BR>
<A HREF="#000000000C010D4D">000000000C010D4D MCP.CHAN1.DSTL.DSTLINJ</A><BR>
<A HREF="#000000000C010D4E">000000000C010D4E MCP.CHAN1.DSTL.DSTLCFG2</A><BR>
<A HREF="#000000000C010D4F">000000000C010D4F MCP.CHAN1.DSTL.DSTLTRACK</A><BR>
<A HREF="#000000000C010D50">000000000C010D50 MCP.CHAN1.DSTL.DSTLSTATUS</A><BR>
<A HREF="#000000000C010D51">000000000C010D51 MCP.CHAN1.DSTL.DSLTWAT</A><BR>
<A HREF="#000000000C010D52">000000000C010D52 MCP.CHAN1.DSTL.DSTLPSAVE0</A><BR>
<A HREF="#000000000C010D53">000000000C010D53 MCP.CHAN1.DSTL.DSTLPSAVE1</A><BR>
<A HREF="#000000000C010D54">000000000C010D54 MCP.CHAN1.DSTL.DSTLPSAVE2</A><BR>
<A HREF="#000000000C010D55">000000000C010D55 MCP.CHAN1.DSTL.DSTLTRACK2</A><BR>
<A HREF="#000000000C010E00">000000000C010E00 MCP.CHAN0.USTL.USTLFIR</A><BR>
<A HREF="#000000000C010E01">000000000C010E01 MCP.CHAN0.USTL.USTLFIR</A><BR>
<A HREF="#000000000C010E02">000000000C010E02 MCP.CHAN0.USTL.USTLFIR</A><BR>
<A HREF="#000000000C010E03">000000000C010E03 MCP.CHAN0.USTL.USTLFIRMASK</A><BR>
<A HREF="#000000000C010E04">000000000C010E04 MCP.CHAN0.USTL.USTLFIRMASK</A><BR>
<A HREF="#000000000C010E05">000000000C010E05 MCP.CHAN0.USTL.USTLFIRMASK</A><BR>
<A HREF="#000000000C010E06">000000000C010E06 MCP.CHAN0.USTL.USTLFIRACT0</A><BR>
<A HREF="#000000000C010E07">000000000C010E07 MCP.CHAN0.USTL.USTLFIRACT1</A><BR>
<A HREF="#000000000C010E08">000000000C010E08 MCP.CHAN0.USTL.USTLFIRWOF</A><BR>
<A HREF="#000000000C010E09">000000000C010E09 MCP.CHAN0.USTL.USTLFIRACT2</A><BR>
<A HREF="#000000000C010E0A">000000000C010E0A MCP.CHAN0.USTL.USTLSTATUS</A><BR>
<A HREF="#000000000C010E0B">000000000C010E0B MCP.CHAN0.USTL.USTLCFG</A><BR>
<A HREF="#000000000C010E0C">000000000C010E0C MCP.CHAN0.USTL.USTLINJ</A><BR>
<A HREF="#000000000C010E0D">000000000C010E0D MCP.CHAN0.USTL.USTLDBG</A><BR>
<A HREF="#000000000C010E0E">000000000C010E0E MCP.CHAN0.USTL.USTLERRRPT</A><BR>
<A HREF="#000000000C010E0F">000000000C010E0F MCP.CHAN0.USTL.USTLMCHWFM</A><BR>
<A HREF="#000000000C010E10">000000000C010E10 MCP.CHAN0.USTL.USTLBADRESP</A><BR>
<A HREF="#000000000C010E11">000000000C010E11 MCP.CHAN0.USTL.USTLLOLDROP</A><BR>
<A HREF="#000000000C010E12">000000000C010E12 MCP.CHAN0.USTL.USTLLOLMASK</A><BR>
<A HREF="#000000000C010E13">000000000C010E13 MCP.CHAN0.USTL.USTLFAILMASK</A><BR>
<A HREF="#000000000C010E14">000000000C010E14 MCP.CHAN0.USTL.USTLOCAPIERROR</A><BR>
<A HREF="#000000000C010E15">000000000C010E15 MCP.CHAN0.USTL.USTLCFWOF</A><BR>
<A HREF="#000000000C010E16">000000000C010E16 MCP.CHAN0.USTL.USTLERRPT</A><BR>
<A HREF="#000000000C010E17">000000000C010E17 MCP.CHAN0.USTL.USTLCFG2</A><BR>
<A HREF="#000000000C010E40">000000000C010E40 MCP.CHAN1.USTL.USTLFIR</A><BR>
<A HREF="#000000000C010E41">000000000C010E41 MCP.CHAN1.USTL.USTLFIR</A><BR>
<A HREF="#000000000C010E42">000000000C010E42 MCP.CHAN1.USTL.USTLFIR</A><BR>
<A HREF="#000000000C010E43">000000000C010E43 MCP.CHAN1.USTL.USTLFIRMASK</A><BR>
<A HREF="#000000000C010E44">000000000C010E44 MCP.CHAN1.USTL.USTLFIRMASK</A><BR>
<A HREF="#000000000C010E45">000000000C010E45 MCP.CHAN1.USTL.USTLFIRMASK</A><BR>
<A HREF="#000000000C010E46">000000000C010E46 MCP.CHAN1.USTL.USTLFIRACT0</A><BR>
<A HREF="#000000000C010E47">000000000C010E47 MCP.CHAN1.USTL.USTLFIRACT1</A><BR>
<A HREF="#000000000C010E48">000000000C010E48 MCP.CHAN1.USTL.USTLFIRWOF</A><BR>
<A HREF="#000000000C010E49">000000000C010E49 MCP.CHAN1.USTL.USTLFIRACT2</A><BR>
<A HREF="#000000000C010E4A">000000000C010E4A MCP.CHAN1.USTL.USTLSTATUS</A><BR>
<A HREF="#000000000C010E4B">000000000C010E4B MCP.CHAN1.USTL.USTLCFG</A><BR>
<A HREF="#000000000C010E4C">000000000C010E4C MCP.CHAN1.USTL.USTLINJ</A><BR>
<A HREF="#000000000C010E4D">000000000C010E4D MCP.CHAN1.USTL.USTLDBG</A><BR>
<A HREF="#000000000C010E4E">000000000C010E4E MCP.CHAN1.USTL.USTLERRRPT</A><BR>
<A HREF="#000000000C010E4F">000000000C010E4F MCP.CHAN1.USTL.USTLMCHWFM</A><BR>
<A HREF="#000000000C010E50">000000000C010E50 MCP.CHAN1.USTL.USTLBADRESP</A><BR>
<A HREF="#000000000C010E51">000000000C010E51 MCP.CHAN1.USTL.USTLLOLDROP</A><BR>
<A HREF="#000000000C010E52">000000000C010E52 MCP.CHAN1.USTL.USTLLOLMASK</A><BR>
<A HREF="#000000000C010E53">000000000C010E53 MCP.CHAN1.USTL.USTLFAILMASK</A><BR>
<A HREF="#000000000C010E54">000000000C010E54 MCP.CHAN1.USTL.USTLOCAPIERROR</A><BR>
<A HREF="#000000000C010E55">000000000C010E55 MCP.CHAN1.USTL.USTLCFWOF</A><BR>
<A HREF="#000000000C010E56">000000000C010E56 MCP.CHAN1.USTL.USTLERRPT</A><BR>
<A HREF="#000000000C010E57">000000000C010E57 MCP.CHAN1.USTL.USTLCFG2</A><BR>
<A HREF="#000000000C010F00">000000000C010F00 MCP.MISC.MBA_SCOMFIR.MISCFIRQ</A><BR>
<A HREF="#000000000C010F01">000000000C010F01 MCP.MISC.MBA_SCOMFIR.MISCFIRQ</A><BR>
<A HREF="#000000000C010F02">000000000C010F02 MCP.MISC.MBA_SCOMFIR.MISCFIRQ</A><BR>
<A HREF="#000000000C010F03">000000000C010F03 MCP.MISC.MBA_SCOMFIR.MISCFIRMASK</A><BR>
<A HREF="#000000000C010F04">000000000C010F04 MCP.MISC.MBA_SCOMFIR.MISCFIRMASK</A><BR>
<A HREF="#000000000C010F05">000000000C010F05 MCP.MISC.MBA_SCOMFIR.MISCFIRMASK</A><BR>
<A HREF="#000000000C010F06">000000000C010F06 MCP.MISC.MBA_SCOMFIR.MISCFIRACT0</A><BR>
<A HREF="#000000000C010F07">000000000C010F07 MCP.MISC.MBA_SCOMFIR.MISCFIRACT1</A><BR>
<A HREF="#000000000C010F08">000000000C010F08 MCP.MISC.MBA_SCOMFIR.MISCFIRWOF</A><BR>
<A HREF="#000000000C010F09">000000000C010F09 MCP.MISC.MBA_SCOMFIR.MISCFIRACT2</A><BR>
<A HREF="#000000000C010F0F">000000000C010F0F MCP.MISC.MBA_SCOMFIR.SPARE</A><BR>
<A HREF="#000000000C010F29">000000000C010F29 MCP.MISC.MBA_SCOMFIR.AACR</A><BR>
<A HREF="#000000000C010F2A">000000000C010F2A MCP.MISC.MBA_SCOMFIR.AADR</A><BR>
<A HREF="#000000000C010F2B">000000000C010F2B MCP.MISC.MBA_SCOMFIR.AAER</A><BR>
<A HREF="#000000000C010F40">000000000C010F40 MCP.CHAN0.WDF.WDFCFG</A><BR>
<A HREF="#000000000C010F41">000000000C010F41 MCP.CHAN0.WDF.WDF_ECC</A><BR>
<A HREF="#000000000C010F42">000000000C010F42 MCP.CHAN0.WDF.HCA_ACCUM_REG</A><BR>
<A HREF="#000000000C010F43">000000000C010F43 MCP.CHAN0.WDF.WBMGR_TAG_INFO</A><BR>
<A HREF="#000000000C010F44">000000000C010F44 MCP.CHAN0.WDF.WDFDBG</A><BR>
<A HREF="#000000000C010F45">000000000C010F45 MCP.CHAN0.WDF.WDF_DSTL_ECC</A><BR>
<A HREF="#000000000C010F48">000000000C010F48 MCP.CHAN0.WRITE.WRTCFG</A><BR>
<A HREF="#000000000C010F49">000000000C010F49 MCP.CHAN0.WRITE.WRT_WDF_ECC</A><BR>
<A HREF="#000000000C010F4C">000000000C010F4C MCP.CHAN0.WRITE.WRT_DSTL_ECC</A><BR>
<A HREF="#000000000C010F4D">000000000C010F4D MCP.CHAN0.WRITE.READCFG</A><BR>
<A HREF="#000000000C010F50">000000000C010F50 MCP.CHAN0.CRYPTO.ENCRYPT.CRYPTOCFG</A><BR>
<A HREF="#000000000C010F52">000000000C010F52 MCP.CHAN0.CRYPTO.ENCRYPT.CRYPTOKEY1A</A><BR>
<A HREF="#000000000C010F53">000000000C010F53 MCP.CHAN0.CRYPTO.ENCRYPT.CRYPTOKEY1B</A><BR>
<A HREF="#000000000C010F54">000000000C010F54 MCP.CHAN0.CRYPTO.ENCRYPT.CRYPTOKEY2A</A><BR>
<A HREF="#000000000C010F55">000000000C010F55 MCP.CHAN0.CRYPTO.ENCRYPT.CRYPTOKEY2B</A><BR>
<A HREF="#000000000C010F56">000000000C010F56 MCP.CHAN0.CRYPTO.ENCRYPT.CRYPTONONCEA</A><BR>
<A HREF="#000000000C010F57">000000000C010F57 MCP.CHAN0.CRYPTO.ENCRYPT.CRYPTONONCEB</A><BR>
<A HREF="#000000000C010F58">000000000C010F58 MCP.CHAN0.CRYPTO.DECRYPT.CRYPTOCFG</A><BR>
<A HREF="#000000000C010F5A">000000000C010F5A MCP.CHAN0.CRYPTO.DECRYPT.CRYPTOKEY1A</A><BR>
<A HREF="#000000000C010F5B">000000000C010F5B MCP.CHAN0.CRYPTO.DECRYPT.CRYPTOKEY1B</A><BR>
<A HREF="#000000000C010F5C">000000000C010F5C MCP.CHAN0.CRYPTO.DECRYPT.CRYPTOKEY2A</A><BR>
<A HREF="#000000000C010F5D">000000000C010F5D MCP.CHAN0.CRYPTO.DECRYPT.CRYPTOKEY2B</A><BR>
<A HREF="#000000000C010F5E">000000000C010F5E MCP.CHAN0.CRYPTO.DECRYPT.CRYPTONONCEA</A><BR>
<A HREF="#000000000C010F5F">000000000C010F5F MCP.CHAN0.CRYPTO.DECRYPT.CRYPTONONCEB</A><BR>
<A HREF="#000000000C010F60">000000000C010F60 MCP.CHAN1.WDF.WDFCFG</A><BR>
<A HREF="#000000000C010F61">000000000C010F61 MCP.CHAN1.WDF.WDF_ECC</A><BR>
<A HREF="#000000000C010F62">000000000C010F62 MCP.CHAN1.WDF.HCA_ACCUM_REG</A><BR>
<A HREF="#000000000C010F63">000000000C010F63 MCP.CHAN1.WDF.WBMGR_TAG_INFO</A><BR>
<A HREF="#000000000C010F64">000000000C010F64 MCP.CHAN1.WDF.WDFDBG</A><BR>
<A HREF="#000000000C010F65">000000000C010F65 MCP.CHAN1.WDF.WDF_DSTL_ECC</A><BR>
<A HREF="#000000000C010F68">000000000C010F68 MCP.CHAN1.WRITE.WRTCFG</A><BR>
<A HREF="#000000000C010F69">000000000C010F69 MCP.CHAN1.WRITE.WRT_WDF_ECC</A><BR>
<A HREF="#000000000C010F6C">000000000C010F6C MCP.CHAN1.WRITE.WRT_DSTL_ECC</A><BR>
<A HREF="#000000000C010F6D">000000000C010F6D MCP.CHAN1.WRITE.READCFG</A><BR>
<A HREF="#000000000C010F70">000000000C010F70 MCP.CHAN1.CRYPTO.ENCRYPT.CRYPTOCFG</A><BR>
<A HREF="#000000000C010F72">000000000C010F72 MCP.CHAN1.CRYPTO.ENCRYPT.CRYPTOKEY1A</A><BR>
<A HREF="#000000000C010F73">000000000C010F73 MCP.CHAN1.CRYPTO.ENCRYPT.CRYPTOKEY1B</A><BR>
<A HREF="#000000000C010F74">000000000C010F74 MCP.CHAN1.CRYPTO.ENCRYPT.CRYPTOKEY2A</A><BR>
<A HREF="#000000000C010F75">000000000C010F75 MCP.CHAN1.CRYPTO.ENCRYPT.CRYPTOKEY2B</A><BR>
<A HREF="#000000000C010F76">000000000C010F76 MCP.CHAN1.CRYPTO.ENCRYPT.CRYPTONONCEA</A><BR>
<A HREF="#000000000C010F77">000000000C010F77 MCP.CHAN1.CRYPTO.ENCRYPT.CRYPTONONCEB</A><BR>
<A HREF="#000000000C010F78">000000000C010F78 MCP.CHAN1.CRYPTO.DECRYPT.CRYPTOCFG</A><BR>
<A HREF="#000000000C010F7A">000000000C010F7A MCP.CHAN1.CRYPTO.DECRYPT.CRYPTOKEY1A</A><BR>
<A HREF="#000000000C010F7B">000000000C010F7B MCP.CHAN1.CRYPTO.DECRYPT.CRYPTOKEY1B</A><BR>
<A HREF="#000000000C010F7C">000000000C010F7C MCP.CHAN1.CRYPTO.DECRYPT.CRYPTOKEY2A</A><BR>
<A HREF="#000000000C010F7D">000000000C010F7D MCP.CHAN1.CRYPTO.DECRYPT.CRYPTOKEY2B</A><BR>
<A HREF="#000000000C010F7E">000000000C010F7E MCP.CHAN1.CRYPTO.DECRYPT.CRYPTONONCEA</A><BR>
<A HREF="#000000000C010F7F">000000000C010F7F MCP.CHAN1.CRYPTO.DECRYPT.CRYPTONONCEB</A><BR>
<A HREF="#000000000C010F80">000000000C010F80 MCP.MISC.MBA_SCOMFIR.WATMSKA0</A><BR>
<A HREF="#000000000C010F81">000000000C010F81 MCP.MISC.MBA_SCOMFIR.WATMSKA1</A><BR>
<A HREF="#000000000C010F82">000000000C010F82 MCP.MISC.MBA_SCOMFIR.WATMSKB0</A><BR>
<A HREF="#000000000C010F83">000000000C010F83 MCP.MISC.MBA_SCOMFIR.WATMSKB1</A><BR>
<A HREF="#000000000C010F84">000000000C010F84 MCP.MISC.MBA_SCOMFIR.WATPATA0</A><BR>
<A HREF="#000000000C010F85">000000000C010F85 MCP.MISC.MBA_SCOMFIR.WATPATA1</A><BR>
<A HREF="#000000000C010F86">000000000C010F86 MCP.MISC.MBA_SCOMFIR.WATPATB0</A><BR>
<A HREF="#000000000C010F87">000000000C010F87 MCP.MISC.MBA_SCOMFIR.WATPATB1</A><BR>
<A HREF="#000000000C010F88">000000000C010F88 MCP.MISC.MBA_SCOMFIR.WATCFG0</A><BR>
<A HREF="#000000000C010F89">000000000C010F89 MCP.MISC.MBA_SCOMFIR.WATCFG1</A><BR>
<A HREF="#000000000C010F8A">000000000C010F8A MCP.MISC.MBA_SCOMFIR.WATCFG2</A><BR>
<A HREF="#000000000C010F8B">000000000C010F8B MCP.MISC.MBA_SCOMFIR.WATCFG3</A><BR>
<A HREF="#000000000C010F8C">000000000C010F8C MCP.MISC.MBA_SCOMFIR.WATFNA</A><BR>
<A HREF="#000000000C010F8D">000000000C010F8D MCP.MISC.MBA_SCOMFIR.WATFNB</A><BR>
<A HREF="#000000000C010F8E">000000000C010F8E MCP.MISC.MBA_SCOMFIR.WATFNC</A><BR>
<A HREF="#000000000C010F8F">000000000C010F8F MCP.MISC.MBA_SCOMFIR.WATFND</A><BR>
<A HREF="#000000000C010F90">000000000C010F90 MCP.MISC.MBA_SCOMFIR.WATFNSEL</A><BR>
<A HREF="#000000000C010F91">000000000C010F91 MCP.MISC.MBA_SCOMFIR.WATCTL</A><BR>
<A HREF="#000000000C010F94">000000000C010F94 MCP.MISC.MBA_SCOMFIR.DBG0_SCOM0Q</A><BR>
<A HREF="#000000000C010F95">000000000C010F95 MCP.MISC.MBA_SCOMFIR.DBG0_SCOM1Q</A><BR>
<A HREF="#000000000C010F96">000000000C010F96 MCP.MISC.MBA_SCOMFIR.DBG1_SCOM0Q</A><BR>
<A HREF="#000000000C010F97">000000000C010F97 MCP.MISC.MBA_SCOMFIR.DBG1_SCOM1Q</A><BR>
<A HREF="#000000000C010F98">000000000C010F98 MCP.MISC.MBA_SCOMFIR.MCDBG_SCOM_CFG</A><BR>
<A HREF="#000000000C010F99">000000000C010F99 MCP.MISC.MBA_SCOMFIR.MCWATCNTL</A><BR>
<A HREF="#000000000C010F9A">000000000C010F9A MCP.MISC.MBA_SCOMFIR.MCWATDATA0</A><BR>
<A HREF="#000000000C010FA4">000000000C010FA4 MCP.MISC.MBA_SCOMFIR.MCEBUSEN0</A><BR>
<A HREF="#000000000C010FA5">000000000C010FA5 MCP.MISC.MBA_SCOMFIR.MCEBUSEN1</A><BR>
<A HREF="#000000000C010FA6">000000000C010FA6 MCP.MISC.MBA_SCOMFIR.MCEBUSEN2</A><BR>
<A HREF="#000000000C010FA7">000000000C010FA7 MCP.MISC.MBA_SCOMFIR.MCEBUSEN3</A><BR>
<A HREF="#000000000C010FE7">000000000C010FE7 MCP.MISC.MBA_SCOMFIR.MBA_MCBERRPTQ</A><BR>
<A HREF="#000000000C010FEC">000000000C010FEC MCP.MISC.MBA_SCOMFIR.DBGSRC</A><BR>
<A HREF="#000000000C011400">000000000C011400 DLME.REG0.MC_OMI_FIR_REG</A><BR>
<A HREF="#000000000C011401">000000000C011401 DLME.REG0.MC_OMI_FIR_REG</A><BR>
<A HREF="#000000000C011402">000000000C011402 DLME.REG0.MC_OMI_FIR_REG</A><BR>
<A HREF="#000000000C011403">000000000C011403 DLME.REG0.MC_OMI_FIR_MASK_REG</A><BR>
<A HREF="#000000000C011404">000000000C011404 DLME.REG0.MC_OMI_FIR_MASK_REG</A><BR>
<A HREF="#000000000C011405">000000000C011405 DLME.REG0.MC_OMI_FIR_MASK_REG</A><BR>
<A HREF="#000000000C011406">000000000C011406 DLME.REG0.MC_OMI_FIR_ACTION0_REG</A><BR>
<A HREF="#000000000C011407">000000000C011407 DLME.REG0.MC_OMI_FIR_ACTION1_REG</A><BR>
<A HREF="#000000000C011408">000000000C011408 DLME.REG0.MC_OMI_FIR_WOF_REG</A><BR>
<A HREF="#000000000C01140D">000000000C01140D DLME.REG0.TX_SYNC</A><BR>
<A HREF="#000000000C01140E">000000000C01140E DLME.REG0.CMN_CONFIG</A><BR>
<A HREF="#000000000C01140F">000000000C01140F DLME.REG0.PMU_CNTR</A><BR>
<A HREF="#000000000C011410">000000000C011410 DLME.REG0.DL0_CONFIG0</A><BR>
<A HREF="#000000000C011411">000000000C011411 DLME.REG0.DL0_CONFIG1</A><BR>
<A HREF="#000000000C011412">000000000C011412 DLME.REG0.DL0_ERROR_MASK</A><BR>
<A HREF="#000000000C011413">000000000C011413 DLME.REG0.DL0_ERROR_HOLD</A><BR>
<A HREF="#000000000C011414">000000000C011414 DLME.REG0.DL0_ERROR_CAPTURE</A><BR>
<A HREF="#000000000C011415">000000000C011415 DLME.REG0.DL0_EDPL_MAX_COUNT</A><BR>
<A HREF="#000000000C011416">000000000C011416 DLME.REG0.DL0_STATUS</A><BR>
<A HREF="#000000000C011417">000000000C011417 DLME.REG0.DL0_TRAINING_STATUS</A><BR>
<A HREF="#000000000C011418">000000000C011418 DLME.REG0.DL0_DLX_CONFIG</A><BR>
<A HREF="#000000000C011419">000000000C011419 DLME.REG0.DL0_DLX_INFO</A><BR>
<A HREF="#000000000C01141D">000000000C01141D DLME.REG0.DL0_ERROR_ACTION</A><BR>
<A HREF="#000000000C01141E">000000000C01141E DLME.REG0.DL0_DEBUG_AID</A><BR>
<A HREF="#000000000C01141F">000000000C01141F DLME.REG0.DL0_CYA_BITS</A><BR>
<A HREF="#000000000C011420">000000000C011420 DLME.REG0.DL1_CONFIG0</A><BR>
<A HREF="#000000000C011421">000000000C011421 DLME.REG0.DL1_CONFIG1</A><BR>
<A HREF="#000000000C011422">000000000C011422 DLME.REG0.DL1_ERROR_MASK</A><BR>
<A HREF="#000000000C011423">000000000C011423 DLME.REG0.DL1_ERROR_HOLD</A><BR>
<A HREF="#000000000C011424">000000000C011424 DLME.REG0.DL1_ERROR_CAPTURE</A><BR>
<A HREF="#000000000C011425">000000000C011425 DLME.REG0.DL1_EDPL_MAX_COUNT</A><BR>
<A HREF="#000000000C011426">000000000C011426 DLME.REG0.DL1_STATUS</A><BR>
<A HREF="#000000000C011427">000000000C011427 DLME.REG0.DL1_TRAINING_STATUS</A><BR>
<A HREF="#000000000C011428">000000000C011428 DLME.REG0.DL1_DLX_CONFIG</A><BR>
<A HREF="#000000000C011429">000000000C011429 DLME.REG0.DL1_DLX_INFO</A><BR>
<A HREF="#000000000C01142D">000000000C01142D DLME.REG0.DL1_ERROR_ACTION</A><BR>
<A HREF="#000000000C01142E">000000000C01142E DLME.REG0.DL1_DEBUG_AID</A><BR>
<A HREF="#000000000C01142F">000000000C01142F DLME.REG0.DL1_CYA_BITS</A><BR>
<A HREF="#000000000C011430">000000000C011430 DLME.REG0.DL0_PM_REGS.DLR_APCR</A><BR>
<A HREF="#000000000C011431">000000000C011431 DLME.REG0.DL0_PM_REGS.DLR_APSR</A><BR>
<A HREF="#000000000C011432">000000000C011432 DLME.REG0.DL0_PM_REGS.DLR_APOR</A><BR>
<A HREF="#000000000C011433">000000000C011433 DLME.REG0.DL0_PM_REGS.DLR_APST</A><BR>
<A HREF="#000000000C011438">000000000C011438 DLME.REG0.DL1_PM_REGS.DLR_APCR</A><BR>
<A HREF="#000000000C011439">000000000C011439 DLME.REG0.DL1_PM_REGS.DLR_APSR</A><BR>
<A HREF="#000000000C01143A">000000000C01143A DLME.REG0.DL1_PM_REGS.DLR_APOR</A><BR>
<A HREF="#000000000C01143B">000000000C01143B DLME.REG0.DL1_PM_REGS.DLR_APST</A><BR>
<A HREF="#000000000C011800">000000000C011800 DLMO.REG0.MC_OMI_FIR_REG</A><BR>
<A HREF="#000000000C011801">000000000C011801 DLMO.REG0.MC_OMI_FIR_REG</A><BR>
<A HREF="#000000000C011802">000000000C011802 DLMO.REG0.MC_OMI_FIR_REG</A><BR>
<A HREF="#000000000C011803">000000000C011803 DLMO.REG0.MC_OMI_FIR_MASK_REG</A><BR>
<A HREF="#000000000C011804">000000000C011804 DLMO.REG0.MC_OMI_FIR_MASK_REG</A><BR>
<A HREF="#000000000C011805">000000000C011805 DLMO.REG0.MC_OMI_FIR_MASK_REG</A><BR>
<A HREF="#000000000C011806">000000000C011806 DLMO.REG0.MC_OMI_FIR_ACTION0_REG</A><BR>
<A HREF="#000000000C011807">000000000C011807 DLMO.REG0.MC_OMI_FIR_ACTION1_REG</A><BR>
<A HREF="#000000000C011808">000000000C011808 DLMO.REG0.MC_OMI_FIR_WOF_REG</A><BR>
<A HREF="#000000000C01180D">000000000C01180D DLMO.REG0.TX_SYNC</A><BR>
<A HREF="#000000000C01180E">000000000C01180E DLMO.REG0.CMN_CONFIG</A><BR>
<A HREF="#000000000C01180F">000000000C01180F DLMO.REG0.PMU_CNTR</A><BR>
<A HREF="#000000000C011810">000000000C011810 DLMO.REG0.DL0_CONFIG0</A><BR>
<A HREF="#000000000C011811">000000000C011811 DLMO.REG0.DL0_CONFIG1</A><BR>
<A HREF="#000000000C011812">000000000C011812 DLMO.REG0.DL0_ERROR_MASK</A><BR>
<A HREF="#000000000C011813">000000000C011813 DLMO.REG0.DL0_ERROR_HOLD</A><BR>
<A HREF="#000000000C011814">000000000C011814 DLMO.REG0.DL0_ERROR_CAPTURE</A><BR>
<A HREF="#000000000C011815">000000000C011815 DLMO.REG0.DL0_EDPL_MAX_COUNT</A><BR>
<A HREF="#000000000C011816">000000000C011816 DLMO.REG0.DL0_STATUS</A><BR>
<A HREF="#000000000C011817">000000000C011817 DLMO.REG0.DL0_TRAINING_STATUS</A><BR>
<A HREF="#000000000C011818">000000000C011818 DLMO.REG0.DL0_DLX_CONFIG</A><BR>
<A HREF="#000000000C011819">000000000C011819 DLMO.REG0.DL0_DLX_INFO</A><BR>
<A HREF="#000000000C01181D">000000000C01181D DLMO.REG0.DL0_ERROR_ACTION</A><BR>
<A HREF="#000000000C01181E">000000000C01181E DLMO.REG0.DL0_DEBUG_AID</A><BR>
<A HREF="#000000000C01181F">000000000C01181F DLMO.REG0.DL0_CYA_BITS</A><BR>
<A HREF="#000000000C011820">000000000C011820 DLMO.REG0.DL1_CONFIG0</A><BR>
<A HREF="#000000000C011821">000000000C011821 DLMO.REG0.DL1_CONFIG1</A><BR>
<A HREF="#000000000C011822">000000000C011822 DLMO.REG0.DL1_ERROR_MASK</A><BR>
<A HREF="#000000000C011823">000000000C011823 DLMO.REG0.DL1_ERROR_HOLD</A><BR>
<A HREF="#000000000C011824">000000000C011824 DLMO.REG0.DL1_ERROR_CAPTURE</A><BR>
<A HREF="#000000000C011825">000000000C011825 DLMO.REG0.DL1_EDPL_MAX_COUNT</A><BR>
<A HREF="#000000000C011826">000000000C011826 DLMO.REG0.DL1_STATUS</A><BR>
<A HREF="#000000000C011827">000000000C011827 DLMO.REG0.DL1_TRAINING_STATUS</A><BR>
<A HREF="#000000000C011828">000000000C011828 DLMO.REG0.DL1_DLX_CONFIG</A><BR>
<A HREF="#000000000C011829">000000000C011829 DLMO.REG0.DL1_DLX_INFO</A><BR>
<A HREF="#000000000C01182D">000000000C01182D DLMO.REG0.DL1_ERROR_ACTION</A><BR>
<A HREF="#000000000C01182E">000000000C01182E DLMO.REG0.DL1_DEBUG_AID</A><BR>
<A HREF="#000000000C01182F">000000000C01182F DLMO.REG0.DL1_CYA_BITS</A><BR>
<A HREF="#000000000C011830">000000000C011830 DLMO.REG0.DL0_PM_REGS.DLR_APCR</A><BR>
<A HREF="#000000000C011831">000000000C011831 DLMO.REG0.DL0_PM_REGS.DLR_APSR</A><BR>
<A HREF="#000000000C011832">000000000C011832 DLMO.REG0.DL0_PM_REGS.DLR_APOR</A><BR>
<A HREF="#000000000C011833">000000000C011833 DLMO.REG0.DL0_PM_REGS.DLR_APST</A><BR>
<A HREF="#000000000C011838">000000000C011838 DLMO.REG0.DL1_PM_REGS.DLR_APCR</A><BR>
<A HREF="#000000000C011839">000000000C011839 DLMO.REG0.DL1_PM_REGS.DLR_APSR</A><BR>
<A HREF="#000000000C01183A">000000000C01183A DLMO.REG0.DL1_PM_REGS.DLR_APOR</A><BR>
<A HREF="#000000000C01183B">000000000C01183B DLMO.REG0.DL1_PM_REGS.DLR_APST</A><BR>
<A HREF="#000000000C030000">000000000C030000 TPMCP.SYNC_CONFIG</A><BR>
<A HREF="#000000000C030001">000000000C030001 TPMCP.OPCG_ALIGN</A><BR>
<A HREF="#000000000C030002">000000000C030002 TPMCP.OPCG_REG0</A><BR>
<A HREF="#000000000C030003">000000000C030003 TPMCP.OPCG_REG1</A><BR>
<A HREF="#000000000C030004">000000000C030004 TPMCP.OPCG_REG2</A><BR>
<A HREF="#000000000C030005">000000000C030005 TPMCP.SCAN_REGION_TYPE</A><BR>
<A HREF="#000000000C030006">000000000C030006 TPMCP.CLK_REGION</A><BR>
<A HREF="#000000000C030008">000000000C030008 TPMCP.CLOCK_STAT_SL</A><BR>
<A HREF="#000000000C030009">000000000C030009 TPMCP.CLOCK_STAT_NSL</A><BR>
<A HREF="#000000000C03000A">000000000C03000A TPMCP.CLOCK_STAT_ARY</A><BR>
<A HREF="#000000000C03000B">000000000C03000B TPMCP.BIST</A><BR>
<A HREF="#000000000C03000C">000000000C03000C TPMCP.XSTOP1</A><BR>
<A HREF="#000000000C03000D">000000000C03000D TPMCP.XSTOP2</A><BR>
<A HREF="#000000000C03000E">000000000C03000E TPMCP.XSTOP3</A><BR>
<A HREF="#000000000C03000F">000000000C03000F TPMCP.ERROR_STATUS</A><BR>
<A HREF="#000000000C030010">000000000C030010 TPMCP.OPCG_CAPT1</A><BR>
<A HREF="#000000000C030011">000000000C030011 TPMCP.OPCG_CAPT2</A><BR>
<A HREF="#000000000C030012">000000000C030012 TPMCP.OPCG_CAPT3</A><BR>
<A HREF="#000000000C030013">000000000C030013 TPMCP.DBG_CBS_CC</A><BR>
<A HREF="#000000000C030014">000000000C030014 TPMCP.XSTOP4</A><BR>
<A HREF="#000000000C030015">000000000C030015 TPMCP.XSTOP5</A><BR>
<A HREF="#000000000C030016">000000000C030016 TPMCP.REGION_CCFLUSH_STATUS</A><BR>
<A HREF="#000000000C030020">000000000C030020 TPMCP.PCB_OPCG_GO</A><BR>
<A HREF="#000000000C030028">000000000C030028 TPMCP.PHASE_COUNTER_RESET</A><BR>
<A HREF="#000000000C030030">000000000C030030 TPMCP.PCB_OPCG_STOP</A><BR>
<A HREF="#000000000C0303FE">000000000C0303FE TPMCP.CC_PROTECT_MODE_REG</A><BR>
<A HREF="#000000000C0303FF">000000000C0303FF TPMCP.CC_ATOMIC_LOCK_REG</A><BR>
<A HREF="#000000000C038000">000000000C038000 TPMCP.SCAN32</A><BR>
<A HREF="#000000000C039000">000000000C039000 TPMCP.SCAN_LONG_ROTATE</A><BR>
<A HREF="#000000000C03A000">000000000C03A000 TPMCP.SCAN_UPDATEDR</A><BR>
<A HREF="#000000000C03B000">000000000C03B000 TPMCP.SCAN_UPDATEDR_LONG</A><BR>
<A HREF="#000000000C03C000">000000000C03C000 TPMCP.SCAN_CAPTUREDR</A><BR>
<A HREF="#000000000C03D000">000000000C03D000 TPMCP.SCAN_CAPTUREDR_LONG</A><BR>
<A HREF="#000000000C03E000">000000000C03E000 TPMCP.SCAN64</A><BR>
<A HREF="#000000000C03F000">000000000C03F000 TPMCP.SCAN64CONTSCAN</A><BR>
<A HREF="#000000000C040000">000000000C040000 TPMCP.XSTOP</A><BR>
<A HREF="#000000000C040001">000000000C040001 TPMCP.RECOV</A><BR>
<A HREF="#000000000C040002">000000000C040002 TPMCP.SPATTN</A><BR>
<A HREF="#000000000C040003">000000000C040003 TPMCP.LOCAL_XSTOP</A><BR>
<A HREF="#000000000C040004">000000000C040004 TPMCP.HOSTATTN</A><BR>
<A HREF="#000000000C040010">000000000C040010 TPMCP.XSTOP_UNMASKED</A><BR>
<A HREF="#000000000C040011">000000000C040011 TPMCP.RECOV_UNMASKED</A><BR>
<A HREF="#000000000C040012">000000000C040012 TPMCP.SPATTN_UNMASKED</A><BR>
<A HREF="#000000000C040013">000000000C040013 TPMCP.LOCAL_XSTOP_UNMASKED</A><BR>
<A HREF="#000000000C040014">000000000C040014 TPMCP.HOSTATTN_UNMASKED</A><BR>
<A HREF="#000000000C040021">000000000C040021 TPMCP.WOF</A><BR>
<A HREF="#000000000C040040">000000000C040040 TPMCP.XSTOP_MASK</A><BR>
<A HREF="#000000000C040050">000000000C040050 TPMCP.XSTOP_MASK</A><BR>
<A HREF="#000000000C040060">000000000C040060 TPMCP.XSTOP_MASK</A><BR>
<A HREF="#000000000C040041">000000000C040041 TPMCP.RECOV_MASK</A><BR>
<A HREF="#000000000C040051">000000000C040051 TPMCP.RECOV_MASK</A><BR>
<A HREF="#000000000C040061">000000000C040061 TPMCP.RECOV_MASK</A><BR>
<A HREF="#000000000C040042">000000000C040042 TPMCP.SPATTN_MASK</A><BR>
<A HREF="#000000000C040052">000000000C040052 TPMCP.SPATTN_MASK</A><BR>
<A HREF="#000000000C040062">000000000C040062 TPMCP.SPATTN_MASK</A><BR>
<A HREF="#000000000C040043">000000000C040043 TPMCP.LOCAL_XSTOP_MASK</A><BR>
<A HREF="#000000000C040053">000000000C040053 TPMCP.LOCAL_XSTOP_MASK</A><BR>
<A HREF="#000000000C040063">000000000C040063 TPMCP.LOCAL_XSTOP_MASK</A><BR>
<A HREF="#000000000C040044">000000000C040044 TPMCP.HOSTATTN_MASK</A><BR>
<A HREF="#000000000C040054">000000000C040054 TPMCP.HOSTATTN_MASK</A><BR>
<A HREF="#000000000C040064">000000000C040064 TPMCP.HOSTATTN_MASK</A><BR>
<A HREF="#000000000C040080">000000000C040080 TPMCP.EPS.FIR.ANY_LOCAL_ERR_MASK</A><BR>
<A HREF="#000000000C040081">000000000C040081 TPMCP.EPS.FIR.CLKSTOP_ON_XSTOP_MASK1</A><BR>
<A HREF="#000000000C040082">000000000C040082 TPMCP.EPS.FIR.CLKSTOP_ON_XSTOP_MASK2</A><BR>
<A HREF="#000000000C040083">000000000C040083 TPMCP.EPS.FIR.CLKSTOP_ON_XSTOP_MASK3</A><BR>
<A HREF="#000000000C040084">000000000C040084 TPMCP.EPS.FIR.CLKSTOP_ON_XSTOP_MASK4</A><BR>
<A HREF="#000000000C040085">000000000C040085 TPMCP.EPS.FIR.CLKSTOP_ON_XSTOP_MASK5</A><BR>
<A HREF="#000000000C040088">000000000C040088 TPMCP.EPS.FIR.MODE_REG</A><BR>
<A HREF="#000000000C040100">000000000C040100 TPMCP.LOCAL_FIR</A><BR>
<A HREF="#000000000C040101">000000000C040101 TPMCP.LOCAL_FIR</A><BR>
<A HREF="#000000000C040102">000000000C040102 TPMCP.LOCAL_FIR</A><BR>
<A HREF="#000000000C040103">000000000C040103 TPMCP.EPS.FIR.LOCAL_FIR_MASK</A><BR>
<A HREF="#000000000C040104">000000000C040104 TPMCP.EPS.FIR.LOCAL_FIR_MASK</A><BR>
<A HREF="#000000000C040105">000000000C040105 TPMCP.EPS.FIR.LOCAL_FIR_MASK</A><BR>
<A HREF="#000000000C040106">000000000C040106 TPMCP.EPS.FIR.LOCAL_FIR_ACTION0</A><BR>
<A HREF="#000000000C040107">000000000C040107 TPMCP.EPS.FIR.LOCAL_FIR_ACTION1</A><BR>
<A HREF="#000000000C040108">000000000C040108 TPMCP.EPS.FIR.LOCAL_FIR_WOF</A><BR>
<A HREF="#000000000C040109">000000000C040109 TPMCP.EPS.FIR.LOCAL_FIR_ACTION2</A><BR>
<A HREF="#000000000C050000">000000000C050000 TPMCP.EPS.THERM.WSUB.DTS_RESULT0</A><BR>
<A HREF="#000000000C050001">000000000C050001 TPMCP.EPS.THERM.WSUB.DTS_RESULT1</A><BR>
<A HREF="#000000000C050002">000000000C050002 TPMCP.EPS.THERM.WSUB.DTS_RESULT2</A><BR>
<A HREF="#000000000C050003">000000000C050003 TPMCP.EPS.THERM.WSUB.DTS_TRC_RESULT</A><BR>
<A HREF="#000000000C05000F">000000000C05000F TPMCP.EPS.THERM.WSUB.THERM_MODE_REG</A><BR>
<A HREF="#000000000C050010">000000000C050010 TPMCP.EPS.THERM.WSUB.SKITTER_MODE_REG</A><BR>
<A HREF="#000000000C050011">000000000C050011 TPMCP.EPS.THERM.WSUB.INJECT_REG</A><BR>
<A HREF="#000000000C050012">000000000C050012 TPMCP.EPS.THERM.WSUB.CONTROL_REG</A><BR>
<A HREF="#000000000C050013">000000000C050013 TPMCP.EPS.THERM.WSUB.ERR_STATUS_REG</A><BR>
<A HREF="#000000000C050014">000000000C050014 TPMCP.EPS.THERM.WSUB.SKITTER_FORCE_REG</A><BR>
<A HREF="#000000000C050016">000000000C050016 TPMCP.EPS.THERM.WSUB.SKITTER_CLKSRC_REG</A><BR>
<A HREF="#000000000C050019">000000000C050019 TPMCP.EPS.THERM.WSUB.SKITTER_DATA0</A><BR>
<A HREF="#000000000C05001A">000000000C05001A TPMCP.EPS.THERM.WSUB.SKITTER_DATA1</A><BR>
<A HREF="#000000000C05001B">000000000C05001B TPMCP.EPS.THERM.WSUB.SKITTER_DATA2</A><BR>
<A HREF="#000000000C05001C">000000000C05001C TPMCP.EPS.THERM.WSUB.TIMESTAMP_COUNTER_READ</A><BR>
Back to <A HREF="#top">top</A><BR>
</BODY>
</HTML>
