|div_by_5
ch_a => i~52.DATAB
ch_a => TMPAA.DATAA
divisor[3] => i~52.DATAC
divisor[3] => i~55.DATAC
divisor[3] => LessThan_29~14.DATAA
divisor[3] => LessThan_29~12.DATAA
divisor[3] => add_32~20.DATAD
divisor[1] => LessThan_100~22.DATAA
divisor[1] => LessThan_29~10.DATAC
divisor[1] => add_32~11.DATAA
divisor[1] => reduce_nor_38~91.DATAC
divisor[1] => add_32~15.DATAB
divisor[1] => add_32~20.DATAA
divisor[1] => LessThan_29~46.DATAA
divisor[1] => LessThan_29~47.DATAA
divisor[2] => LessThan_100~22.DATAB
divisor[2] => LessThan_29~10.DATAA
divisor[2] => LessThan_29~14.DATAC
divisor[2] => LessThan_29~12.DATAB
divisor[2] => add_32~15.DATAD
divisor[2] => add_32~20.DATAB
ch_b => i~55.DATAB
ch_b => TMPBB.DATAA
clk => A.CLK
clk => B.CLK
clk => UP_DN_INTERNAL.CLK
clk => DIVIDED_X4.CLK
clk => TMPBB.CLK
clk => TMPAA.CLK
clk => BBB.CLK
clk => AAA.CLK
clk => PREV_UD.CLK
clk => X4_INTERNAL.CLK
clk => DIVCNT[2].CLK
clk => DIVCNT[3].CLK
clk => DIVCNT[0].CLK
clk => DIVCNT[1].CLK
clk => OK_FOR_X4_PULSE.CLK
clk => REQUEST_FOR_X4_PULSE.CLK
rst => A.ACLR
rst => B.ACLR
rst => UP_DN_INTERNAL.ACLR
rst => DIVIDED_X4.ENA
rst => TMPBB.ACLR
rst => TMPAA.ACLR
rst => BBB.ACLR
rst => AAA.ACLR
rst => PREV_UD.ACLR
rst => X4_INTERNAL.ACLR
rst => DIVCNT[2].ACLR
rst => DIVCNT[3].ACLR
rst => DIVCNT[0].ACLR
rst => DIVCNT[1].ACLR
rst => OK_FOR_X4_PULSE.ACLR
rst => REQUEST_FOR_X4_PULSE.ACLR
divisor[0] => LessThan_29~10.DATAD
divisor[0] => add_32~11.DATAB
divisor[0] => reduce_nor_38~91.DATAB
divisor[0] => add_32~15.DATAC
divisor[0] => add_32~20.DATAC
divisor[0] => LessThan_29~46.DATAB
divisor[0] => LessThan_29~47.DATAC
ch_a_out <= i~52
ch_b_out <= i~55

