Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Nov 14 18:59:52 2023
| Host         : LAPTOP-K6G3ST0S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file WasherTop_timing_summary_routed.rpt -pb WasherTop_timing_summary_routed.pb -rpx WasherTop_timing_summary_routed.rpx -warn_on_violation
| Design       : WasherTop
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    32          
SYNTH-9    Warning           Small multiplier               3           
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (42)
5. checking no_input_delay (16)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 15 register/latch pins with no clock driven by root clock pin: CLK0/CLK_DIV_reg[10]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: PWM0/TCR0/E_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (42)
-------------------------------------------------
 There are 42 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.944        0.000                      0                   11        0.252        0.000                      0                   11        4.500        0.000                       0                    12  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.944        0.000                      0                   11        0.252        0.000                      0                   11        4.500        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.944ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.944ns  (required time - arrival time)
  Source:                 CLK0/CLK_DIV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK0/CLK_DIV_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.637     5.158    CLK0/clk
    SLICE_X61Y45         FDRE                                         r  CLK0/CLK_DIV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  CLK0/CLK_DIV_reg[1]/Q
                         net (fo=1, routed)           0.480     6.095    CLK0/CLK_DIV_reg_n_0_[1]
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.769 r  CLK0/CLK_DIV_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.769    CLK0/CLK_DIV_reg[0]_i_1_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.883 r  CLK0/CLK_DIV_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.883    CLK0/CLK_DIV_reg[4]_i_1_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.217 r  CLK0/CLK_DIV_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.217    CLK0/CLK_DIV_reg[8]_i_1_n_6
    SLICE_X61Y47         FDRE                                         r  CLK0/CLK_DIV_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.519    14.860    CLK0/clk
    SLICE_X61Y47         FDRE                                         r  CLK0/CLK_DIV_reg[9]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X61Y47         FDRE (Setup_fdre_C_D)        0.062    15.161    CLK0/CLK_DIV_reg[9]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -7.217    
  -------------------------------------------------------------------
                         slack                                  7.944    

Slack (MET) :             8.039ns  (required time - arrival time)
  Source:                 CLK0/CLK_DIV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK0/CLK_DIV_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 1.483ns (75.529%)  route 0.480ns (24.471%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.637     5.158    CLK0/clk
    SLICE_X61Y45         FDRE                                         r  CLK0/CLK_DIV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  CLK0/CLK_DIV_reg[1]/Q
                         net (fo=1, routed)           0.480     6.095    CLK0/CLK_DIV_reg_n_0_[1]
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.769 r  CLK0/CLK_DIV_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.769    CLK0/CLK_DIV_reg[0]_i_1_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.883 r  CLK0/CLK_DIV_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.883    CLK0/CLK_DIV_reg[4]_i_1_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.122 r  CLK0/CLK_DIV_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.122    CLK0/CLK_DIV_reg[8]_i_1_n_5
    SLICE_X61Y47         FDRE                                         r  CLK0/CLK_DIV_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.519    14.860    CLK0/clk
    SLICE_X61Y47         FDRE                                         r  CLK0/CLK_DIV_reg[10]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X61Y47         FDRE (Setup_fdre_C_D)        0.062    15.161    CLK0/CLK_DIV_reg[10]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -7.122    
  -------------------------------------------------------------------
                         slack                                  8.039    

Slack (MET) :             8.055ns  (required time - arrival time)
  Source:                 CLK0/CLK_DIV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK0/CLK_DIV_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 1.467ns (75.328%)  route 0.480ns (24.672%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.637     5.158    CLK0/clk
    SLICE_X61Y45         FDRE                                         r  CLK0/CLK_DIV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  CLK0/CLK_DIV_reg[1]/Q
                         net (fo=1, routed)           0.480     6.095    CLK0/CLK_DIV_reg_n_0_[1]
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.769 r  CLK0/CLK_DIV_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.769    CLK0/CLK_DIV_reg[0]_i_1_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.883 r  CLK0/CLK_DIV_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.883    CLK0/CLK_DIV_reg[4]_i_1_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.106 r  CLK0/CLK_DIV_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.106    CLK0/CLK_DIV_reg[8]_i_1_n_7
    SLICE_X61Y47         FDRE                                         r  CLK0/CLK_DIV_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.519    14.860    CLK0/clk
    SLICE_X61Y47         FDRE                                         r  CLK0/CLK_DIV_reg[8]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X61Y47         FDRE (Setup_fdre_C_D)        0.062    15.161    CLK0/CLK_DIV_reg[8]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -7.106    
  -------------------------------------------------------------------
                         slack                                  8.055    

Slack (MET) :             8.057ns  (required time - arrival time)
  Source:                 CLK0/CLK_DIV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK0/CLK_DIV_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 1.464ns (75.290%)  route 0.480ns (24.710%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.637     5.158    CLK0/clk
    SLICE_X61Y45         FDRE                                         r  CLK0/CLK_DIV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  CLK0/CLK_DIV_reg[1]/Q
                         net (fo=1, routed)           0.480     6.095    CLK0/CLK_DIV_reg_n_0_[1]
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.769 r  CLK0/CLK_DIV_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.769    CLK0/CLK_DIV_reg[0]_i_1_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.103 r  CLK0/CLK_DIV_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.103    CLK0/CLK_DIV_reg[4]_i_1_n_6
    SLICE_X61Y46         FDRE                                         r  CLK0/CLK_DIV_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.518    14.859    CLK0/clk
    SLICE_X61Y46         FDRE                                         r  CLK0/CLK_DIV_reg[5]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X61Y46         FDRE (Setup_fdre_C_D)        0.062    15.160    CLK0/CLK_DIV_reg[5]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -7.103    
  -------------------------------------------------------------------
                         slack                                  8.057    

Slack (MET) :             8.078ns  (required time - arrival time)
  Source:                 CLK0/CLK_DIV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK0/CLK_DIV_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 1.443ns (75.020%)  route 0.480ns (24.980%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.637     5.158    CLK0/clk
    SLICE_X61Y45         FDRE                                         r  CLK0/CLK_DIV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  CLK0/CLK_DIV_reg[1]/Q
                         net (fo=1, routed)           0.480     6.095    CLK0/CLK_DIV_reg_n_0_[1]
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.769 r  CLK0/CLK_DIV_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.769    CLK0/CLK_DIV_reg[0]_i_1_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.082 r  CLK0/CLK_DIV_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.082    CLK0/CLK_DIV_reg[4]_i_1_n_4
    SLICE_X61Y46         FDRE                                         r  CLK0/CLK_DIV_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.518    14.859    CLK0/clk
    SLICE_X61Y46         FDRE                                         r  CLK0/CLK_DIV_reg[7]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X61Y46         FDRE (Setup_fdre_C_D)        0.062    15.160    CLK0/CLK_DIV_reg[7]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -7.082    
  -------------------------------------------------------------------
                         slack                                  8.078    

Slack (MET) :             8.152ns  (required time - arrival time)
  Source:                 CLK0/CLK_DIV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK0/CLK_DIV_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 1.369ns (74.021%)  route 0.480ns (25.979%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.637     5.158    CLK0/clk
    SLICE_X61Y45         FDRE                                         r  CLK0/CLK_DIV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  CLK0/CLK_DIV_reg[1]/Q
                         net (fo=1, routed)           0.480     6.095    CLK0/CLK_DIV_reg_n_0_[1]
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.769 r  CLK0/CLK_DIV_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.769    CLK0/CLK_DIV_reg[0]_i_1_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.008 r  CLK0/CLK_DIV_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.008    CLK0/CLK_DIV_reg[4]_i_1_n_5
    SLICE_X61Y46         FDRE                                         r  CLK0/CLK_DIV_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.518    14.859    CLK0/clk
    SLICE_X61Y46         FDRE                                         r  CLK0/CLK_DIV_reg[6]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X61Y46         FDRE (Setup_fdre_C_D)        0.062    15.160    CLK0/CLK_DIV_reg[6]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -7.008    
  -------------------------------------------------------------------
                         slack                                  8.152    

Slack (MET) :             8.168ns  (required time - arrival time)
  Source:                 CLK0/CLK_DIV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK0/CLK_DIV_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 1.353ns (73.794%)  route 0.480ns (26.206%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.637     5.158    CLK0/clk
    SLICE_X61Y45         FDRE                                         r  CLK0/CLK_DIV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  CLK0/CLK_DIV_reg[1]/Q
                         net (fo=1, routed)           0.480     6.095    CLK0/CLK_DIV_reg_n_0_[1]
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.769 r  CLK0/CLK_DIV_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.769    CLK0/CLK_DIV_reg[0]_i_1_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.992 r  CLK0/CLK_DIV_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.992    CLK0/CLK_DIV_reg[4]_i_1_n_7
    SLICE_X61Y46         FDRE                                         r  CLK0/CLK_DIV_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.518    14.859    CLK0/clk
    SLICE_X61Y46         FDRE                                         r  CLK0/CLK_DIV_reg[4]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X61Y46         FDRE (Setup_fdre_C_D)        0.062    15.160    CLK0/CLK_DIV_reg[4]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -6.992    
  -------------------------------------------------------------------
                         slack                                  8.168    

Slack (MET) :             8.326ns  (required time - arrival time)
  Source:                 CLK0/CLK_DIV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK0/CLK_DIV_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 1.220ns (71.744%)  route 0.480ns (28.256%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.637     5.158    CLK0/clk
    SLICE_X61Y45         FDRE                                         r  CLK0/CLK_DIV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  CLK0/CLK_DIV_reg[1]/Q
                         net (fo=1, routed)           0.480     6.095    CLK0/CLK_DIV_reg_n_0_[1]
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     6.859 r  CLK0/CLK_DIV_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.859    CLK0/CLK_DIV_reg[0]_i_1_n_4
    SLICE_X61Y45         FDRE                                         r  CLK0/CLK_DIV_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.518    14.859    CLK0/clk
    SLICE_X61Y45         FDRE                                         r  CLK0/CLK_DIV_reg[3]/C
                         clock pessimism              0.299    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X61Y45         FDRE (Setup_fdre_C_D)        0.062    15.185    CLK0/CLK_DIV_reg[3]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                          -6.859    
  -------------------------------------------------------------------
                         slack                                  8.326    

Slack (MET) :             8.386ns  (required time - arrival time)
  Source:                 CLK0/CLK_DIV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK0/CLK_DIV_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 1.160ns (70.711%)  route 0.480ns (29.289%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.637     5.158    CLK0/clk
    SLICE_X61Y45         FDRE                                         r  CLK0/CLK_DIV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  CLK0/CLK_DIV_reg[1]/Q
                         net (fo=1, routed)           0.480     6.095    CLK0/CLK_DIV_reg_n_0_[1]
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     6.799 r  CLK0/CLK_DIV_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.799    CLK0/CLK_DIV_reg[0]_i_1_n_5
    SLICE_X61Y45         FDRE                                         r  CLK0/CLK_DIV_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.518    14.859    CLK0/clk
    SLICE_X61Y45         FDRE                                         r  CLK0/CLK_DIV_reg[2]/C
                         clock pessimism              0.299    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X61Y45         FDRE (Setup_fdre_C_D)        0.062    15.185    CLK0/CLK_DIV_reg[2]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                          -6.799    
  -------------------------------------------------------------------
                         slack                                  8.386    

Slack (MET) :             8.530ns  (required time - arrival time)
  Source:                 CLK0/CLK_DIV_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK0/CLK_DIV_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 1.004ns (67.063%)  route 0.493ns (32.937%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.637     5.158    CLK0/clk
    SLICE_X61Y45         FDRE                                         r  CLK0/CLK_DIV_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.456     5.614 f  CLK0/CLK_DIV_reg[0]/Q
                         net (fo=1, routed)           0.493     6.107    CLK0/CLK_DIV_reg_n_0_[0]
    SLICE_X61Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.231 r  CLK0/CLK_DIV[0]_i_2/O
                         net (fo=1, routed)           0.000     6.231    CLK0/CLK_DIV[0]_i_2_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.655 r  CLK0/CLK_DIV_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.655    CLK0/CLK_DIV_reg[0]_i_1_n_6
    SLICE_X61Y45         FDRE                                         r  CLK0/CLK_DIV_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.518    14.859    CLK0/clk
    SLICE_X61Y45         FDRE                                         r  CLK0/CLK_DIV_reg[1]/C
                         clock pessimism              0.299    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X61Y45         FDRE (Setup_fdre_C_D)        0.062    15.185    CLK0/CLK_DIV_reg[1]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                          -6.655    
  -------------------------------------------------------------------
                         slack                                  8.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CLK0/CLK_DIV_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK0/CLK_DIV_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.594     1.477    CLK0/clk
    SLICE_X61Y45         FDRE                                         r  CLK0/CLK_DIV_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  CLK0/CLK_DIV_reg[3]/Q
                         net (fo=1, routed)           0.108     1.726    CLK0/CLK_DIV_reg_n_0_[3]
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  CLK0/CLK_DIV_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    CLK0/CLK_DIV_reg[0]_i_1_n_4
    SLICE_X61Y45         FDRE                                         r  CLK0/CLK_DIV_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.864     1.991    CLK0/clk
    SLICE_X61Y45         FDRE                                         r  CLK0/CLK_DIV_reg[3]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X61Y45         FDRE (Hold_fdre_C_D)         0.105     1.582    CLK0/CLK_DIV_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CLK0/CLK_DIV_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK0/CLK_DIV_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.594     1.477    CLK0/clk
    SLICE_X61Y46         FDRE                                         r  CLK0/CLK_DIV_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  CLK0/CLK_DIV_reg[7]/Q
                         net (fo=1, routed)           0.108     1.726    CLK0/CLK_DIV_reg_n_0_[7]
    SLICE_X61Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  CLK0/CLK_DIV_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    CLK0/CLK_DIV_reg[4]_i_1_n_4
    SLICE_X61Y46         FDRE                                         r  CLK0/CLK_DIV_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.864     1.991    CLK0/clk
    SLICE_X61Y46         FDRE                                         r  CLK0/CLK_DIV_reg[7]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X61Y46         FDRE (Hold_fdre_C_D)         0.105     1.582    CLK0/CLK_DIV_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 CLK0/CLK_DIV_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK0/CLK_DIV_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.594     1.477    CLK0/clk
    SLICE_X61Y46         FDRE                                         r  CLK0/CLK_DIV_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  CLK0/CLK_DIV_reg[4]/Q
                         net (fo=1, routed)           0.105     1.723    CLK0/CLK_DIV_reg_n_0_[4]
    SLICE_X61Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.838 r  CLK0/CLK_DIV_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.838    CLK0/CLK_DIV_reg[4]_i_1_n_7
    SLICE_X61Y46         FDRE                                         r  CLK0/CLK_DIV_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.864     1.991    CLK0/clk
    SLICE_X61Y46         FDRE                                         r  CLK0/CLK_DIV_reg[4]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X61Y46         FDRE (Hold_fdre_C_D)         0.105     1.582    CLK0/CLK_DIV_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 CLK0/CLK_DIV_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK0/CLK_DIV_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.595     1.478    CLK0/clk
    SLICE_X61Y47         FDRE                                         r  CLK0/CLK_DIV_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  CLK0/CLK_DIV_reg[8]/Q
                         net (fo=1, routed)           0.105     1.724    CLK0/CLK_DIV_reg_n_0_[8]
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.839 r  CLK0/CLK_DIV_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.839    CLK0/CLK_DIV_reg[8]_i_1_n_7
    SLICE_X61Y47         FDRE                                         r  CLK0/CLK_DIV_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.865     1.992    CLK0/clk
    SLICE_X61Y47         FDRE                                         r  CLK0/CLK_DIV_reg[8]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X61Y47         FDRE (Hold_fdre_C_D)         0.105     1.583    CLK0/CLK_DIV_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 CLK0/CLK_DIV_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK0/CLK_DIV_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.594     1.477    CLK0/clk
    SLICE_X61Y45         FDRE                                         r  CLK0/CLK_DIV_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  CLK0/CLK_DIV_reg[2]/Q
                         net (fo=1, routed)           0.109     1.728    CLK0/CLK_DIV_reg_n_0_[2]
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.839 r  CLK0/CLK_DIV_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.839    CLK0/CLK_DIV_reg[0]_i_1_n_5
    SLICE_X61Y45         FDRE                                         r  CLK0/CLK_DIV_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.864     1.991    CLK0/clk
    SLICE_X61Y45         FDRE                                         r  CLK0/CLK_DIV_reg[2]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X61Y45         FDRE (Hold_fdre_C_D)         0.105     1.582    CLK0/CLK_DIV_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 CLK0/CLK_DIV_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK0/CLK_DIV_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.594     1.477    CLK0/clk
    SLICE_X61Y46         FDRE                                         r  CLK0/CLK_DIV_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  CLK0/CLK_DIV_reg[6]/Q
                         net (fo=1, routed)           0.109     1.728    CLK0/CLK_DIV_reg_n_0_[6]
    SLICE_X61Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.839 r  CLK0/CLK_DIV_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.839    CLK0/CLK_DIV_reg[4]_i_1_n_5
    SLICE_X61Y46         FDRE                                         r  CLK0/CLK_DIV_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.864     1.991    CLK0/clk
    SLICE_X61Y46         FDRE                                         r  CLK0/CLK_DIV_reg[6]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X61Y46         FDRE (Hold_fdre_C_D)         0.105     1.582    CLK0/CLK_DIV_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 CLK0/CLK_DIV_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK0/CLK_DIV_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.252ns (64.597%)  route 0.138ns (35.403%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.595     1.478    CLK0/clk
    SLICE_X61Y47         FDRE                                         r  CLK0/CLK_DIV_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  CLK0/CLK_DIV_reg[10]/Q
                         net (fo=17, routed)          0.138     1.757    CLK0/out[0]
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.868 r  CLK0/CLK_DIV_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.868    CLK0/CLK_DIV_reg[8]_i_1_n_5
    SLICE_X61Y47         FDRE                                         r  CLK0/CLK_DIV_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.865     1.992    CLK0/clk
    SLICE_X61Y47         FDRE                                         r  CLK0/CLK_DIV_reg[10]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X61Y47         FDRE (Hold_fdre_C_D)         0.105     1.583    CLK0/CLK_DIV_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 CLK0/CLK_DIV_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK0/CLK_DIV_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.292ns (73.520%)  route 0.105ns (26.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.594     1.477    CLK0/clk
    SLICE_X61Y46         FDRE                                         r  CLK0/CLK_DIV_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  CLK0/CLK_DIV_reg[4]/Q
                         net (fo=1, routed)           0.105     1.723    CLK0/CLK_DIV_reg_n_0_[4]
    SLICE_X61Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.874 r  CLK0/CLK_DIV_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.874    CLK0/CLK_DIV_reg[4]_i_1_n_6
    SLICE_X61Y46         FDRE                                         r  CLK0/CLK_DIV_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.864     1.991    CLK0/clk
    SLICE_X61Y46         FDRE                                         r  CLK0/CLK_DIV_reg[5]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X61Y46         FDRE (Hold_fdre_C_D)         0.105     1.582    CLK0/CLK_DIV_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 CLK0/CLK_DIV_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK0/CLK_DIV_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.292ns (73.520%)  route 0.105ns (26.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.595     1.478    CLK0/clk
    SLICE_X61Y47         FDRE                                         r  CLK0/CLK_DIV_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  CLK0/CLK_DIV_reg[8]/Q
                         net (fo=1, routed)           0.105     1.724    CLK0/CLK_DIV_reg_n_0_[8]
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.875 r  CLK0/CLK_DIV_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.875    CLK0/CLK_DIV_reg[8]_i_1_n_6
    SLICE_X61Y47         FDRE                                         r  CLK0/CLK_DIV_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.865     1.992    CLK0/clk
    SLICE_X61Y47         FDRE                                         r  CLK0/CLK_DIV_reg[9]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X61Y47         FDRE (Hold_fdre_C_D)         0.105     1.583    CLK0/CLK_DIV_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 CLK0/CLK_DIV_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK0/CLK_DIV_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.594     1.477    CLK0/clk
    SLICE_X61Y45         FDRE                                         r  CLK0/CLK_DIV_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 f  CLK0/CLK_DIV_reg[0]/Q
                         net (fo=1, routed)           0.156     1.774    CLK0/CLK_DIV_reg_n_0_[0]
    SLICE_X61Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  CLK0/CLK_DIV[0]_i_2/O
                         net (fo=1, routed)           0.000     1.819    CLK0/CLK_DIV[0]_i_2_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.889 r  CLK0/CLK_DIV_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.889    CLK0/CLK_DIV_reg[0]_i_1_n_7
    SLICE_X61Y45         FDRE                                         r  CLK0/CLK_DIV_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.864     1.991    CLK0/clk
    SLICE_X61Y45         FDRE                                         r  CLK0/CLK_DIV_reg[0]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X61Y45         FDRE (Hold_fdre_C_D)         0.105     1.582    CLK0/CLK_DIV_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.307    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y45   CLK0/CLK_DIV_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y47   CLK0/CLK_DIV_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y45   CLK0/CLK_DIV_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y45   CLK0/CLK_DIV_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y45   CLK0/CLK_DIV_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y46   CLK0/CLK_DIV_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y46   CLK0/CLK_DIV_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y46   CLK0/CLK_DIV_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y46   CLK0/CLK_DIV_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   CLK0/CLK_DIV_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   CLK0/CLK_DIV_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y47   CLK0/CLK_DIV_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y47   CLK0/CLK_DIV_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   CLK0/CLK_DIV_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   CLK0/CLK_DIV_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   CLK0/CLK_DIV_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   CLK0/CLK_DIV_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   CLK0/CLK_DIV_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   CLK0/CLK_DIV_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   CLK0/CLK_DIV_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   CLK0/CLK_DIV_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y47   CLK0/CLK_DIV_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y47   CLK0/CLK_DIV_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   CLK0/CLK_DIV_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   CLK0/CLK_DIV_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   CLK0/CLK_DIV_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   CLK0/CLK_DIV_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   CLK0/CLK_DIV_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   CLK0/CLK_DIV_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.263ns  (logic 4.959ns (48.314%)  route 5.305ns (51.686%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=5, routed)           5.305     6.759    LED_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    10.263 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.263    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.093ns  (logic 4.987ns (61.617%)  route 3.106ns (38.383%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=18, routed)          3.106     4.575    LED_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     8.093 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.093    LED[12]
    P3                                                                r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.040ns  (logic 4.978ns (61.909%)  route 3.063ns (38.091%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=19, routed)          3.063     4.519    LED_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.040 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.040    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.944ns  (logic 4.991ns (62.825%)  route 2.953ns (37.175%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=4, routed)           2.953     4.415    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.944 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.944    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.846ns  (logic 4.960ns (63.218%)  route 2.886ns (36.782%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[13]_inst/O
                         net (fo=8, routed)           2.886     4.339    LED_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507     7.846 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.846    LED[13]
    N3                                                                r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.367ns  (logic 4.971ns (67.472%)  route 2.396ns (32.528%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=18, routed)          2.396     3.852    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515     7.367 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.367    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.324ns  (logic 4.968ns (67.823%)  route 2.357ns (32.177%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=18, routed)          2.357     3.821    LED_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504     7.324 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.324    LED[11]
    U3                                                                r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.186ns  (logic 4.983ns (69.348%)  route 2.203ns (30.652%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=18, routed)          2.203     3.661    LED_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525     7.186 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.186    LED[10]
    W3                                                                r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.159ns  (logic 4.965ns (69.345%)  route 2.195ns (30.655%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=4, routed)           2.195     3.659    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     7.159 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.159    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.159ns  (logic 4.959ns (69.275%)  route 2.200ns (30.725%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=4, routed)           2.200     3.650    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     7.159 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.159    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PWM0/TCR0/TCR_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM0/TCR0/TCR_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.249ns (71.163%)  route 0.101ns (28.837%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDRE                         0.000     0.000 r  PWM0/TCR0/TCR_reg[4]/C
    SLICE_X60Y37         FDRE (Prop_fdre_C_Q)         0.151     0.151 r  PWM0/TCR0/TCR_reg[4]/Q
                         net (fo=13, routed)          0.101     0.252    PWM0/TCR0/Q[4]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.098     0.350 r  PWM0/TCR0/TCR[5]_i_1/O
                         net (fo=1, routed)           0.000     0.350    PWM0/TCR0/p_1_in[5]
    SLICE_X60Y37         FDRE                                         r  PWM0/TCR0/TCR_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM0/ServoMotorOUT/out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM0/ServoMotorOUT/out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.191ns (52.840%)  route 0.170ns (47.160%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDRE                         0.000     0.000 r  PWM0/ServoMotorOUT/out_reg/C
    SLICE_X63Y40         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  PWM0/ServoMotorOUT/out_reg/Q
                         net (fo=2, routed)           0.170     0.316    PWM0/ServoMotorOUT/JA1_OBUF
    SLICE_X63Y40         LUT3 (Prop_lut3_I1_O)        0.045     0.361 r  PWM0/ServoMotorOUT/out0/O
                         net (fo=1, routed)           0.000     0.361    PWM0/ServoMotorOUT/out0_n_0
    SLICE_X63Y40         FDRE                                         r  PWM0/ServoMotorOUT/out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM0/TCR0/TCR_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM0/TCR0/TCR_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.231ns (63.413%)  route 0.133ns (36.587%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE                         0.000     0.000 r  PWM0/TCR0/TCR_reg[7]/C
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  PWM0/TCR0/TCR_reg[7]/Q
                         net (fo=8, routed)           0.133     0.266    PWM0/TCR0/Q[7]
    SLICE_X61Y39         LUT6 (Prop_lut6_I2_O)        0.098     0.364 r  PWM0/TCR0/TCR[8]_i_1/O
                         net (fo=1, routed)           0.000     0.364    PWM0/TCR0/p_1_in[8]
    SLICE_X61Y39         FDRE                                         r  PWM0/TCR0/TCR_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM0/ElectromagnetOUT/out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM0/ElectromagnetOUT/out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.191ns (50.534%)  route 0.187ns (49.466%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDRE                         0.000     0.000 r  PWM0/ElectromagnetOUT/out_reg/C
    SLICE_X62Y38         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  PWM0/ElectromagnetOUT/out_reg/Q
                         net (fo=2, routed)           0.187     0.333    PWM0/ElectromagnetOUT/JA0_OBUF
    SLICE_X62Y38         LUT3 (Prop_lut3_I1_O)        0.045     0.378 r  PWM0/ElectromagnetOUT/out0/O
                         net (fo=1, routed)           0.000     0.378    PWM0/ElectromagnetOUT/out0_n_0
    SLICE_X62Y38         FDRE                                         r  PWM0/ElectromagnetOUT/out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM0/TCR0/TCR_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM0/TCR0/E_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.191ns (48.718%)  route 0.201ns (51.282%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE                         0.000     0.000 r  PWM0/TCR0/TCR_reg[0]/C
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  PWM0/TCR0/TCR_reg[0]/Q
                         net (fo=13, routed)          0.201     0.347    PWM0/TCR0/Q[0]
    SLICE_X60Y38         LUT6 (Prop_lut6_I1_O)        0.045     0.392 r  PWM0/TCR0/E_i_1/O
                         net (fo=1, routed)           0.000     0.392    PWM0/TCR0/E_i_1_n_0
    SLICE_X60Y38         FDRE                                         r  PWM0/TCR0/E_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM0/TCR0/TCR_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM0/TCR0/TCR_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.210ns (49.920%)  route 0.211ns (50.080%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDRE                         0.000     0.000 r  PWM0/TCR0/TCR_reg[3]/C
    SLICE_X60Y37         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  PWM0/TCR0/TCR_reg[3]/Q
                         net (fo=10, routed)          0.211     0.378    PWM0/TCR0/Q[3]
    SLICE_X60Y37         LUT5 (Prop_lut5_I0_O)        0.043     0.421 r  PWM0/TCR0/TCR[4]_i_1/O
                         net (fo=1, routed)           0.000     0.421    PWM0/TCR0/TCR[4]_i_1_n_0
    SLICE_X60Y37         FDRE                                         r  PWM0/TCR0/TCR_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM0/TCR0/TCR_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM0/TCR0/TCR_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.191ns (45.380%)  route 0.230ns (54.620%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE                         0.000     0.000 r  PWM0/TCR0/TCR_reg[0]/C
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  PWM0/TCR0/TCR_reg[0]/Q
                         net (fo=13, routed)          0.230     0.376    PWM0/TCR0/Q[0]
    SLICE_X61Y39         LUT1 (Prop_lut1_I0_O)        0.045     0.421 r  PWM0/TCR0/TCR[0]_i_1/O
                         net (fo=1, routed)           0.000     0.421    PWM0/TCR0/p_1_in[0]
    SLICE_X61Y39         FDRE                                         r  PWM0/TCR0/TCR_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM0/TCR0/TCR_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM0/TCR0/TCR_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.192ns (45.510%)  route 0.230ns (54.490%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE                         0.000     0.000 r  PWM0/TCR0/TCR_reg[0]/C
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  PWM0/TCR0/TCR_reg[0]/Q
                         net (fo=13, routed)          0.230     0.376    PWM0/TCR0/Q[0]
    SLICE_X61Y39         LUT2 (Prop_lut2_I0_O)        0.046     0.422 r  PWM0/TCR0/TCR[1]_i_1/O
                         net (fo=1, routed)           0.000     0.422    PWM0/TCR0/p_1_in[1]
    SLICE_X61Y39         FDRE                                         r  PWM0/TCR0/TCR_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM0/TCR0/TCR_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM0/TCR0/TCR_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.212ns (50.157%)  route 0.211ns (49.843%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDRE                         0.000     0.000 r  PWM0/TCR0/TCR_reg[3]/C
    SLICE_X60Y37         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  PWM0/TCR0/TCR_reg[3]/Q
                         net (fo=10, routed)          0.211     0.378    PWM0/TCR0/Q[3]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.045     0.423 r  PWM0/TCR0/TCR[3]_i_1/O
                         net (fo=1, routed)           0.000     0.423    PWM0/TCR0/TCR[3]_i_1_n_0
    SLICE_X60Y37         FDRE                                         r  PWM0/TCR0/TCR_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM0/TCR0/TCR_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM0/TCR0/TCR_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.189ns (42.519%)  route 0.256ns (57.481%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE                         0.000     0.000 r  PWM0/TCR0/TCR_reg[6]/C
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  PWM0/TCR0/TCR_reg[6]/Q
                         net (fo=9, routed)           0.256     0.402    PWM0/TCR0/Q[6]
    SLICE_X61Y39         LUT5 (Prop_lut5_I1_O)        0.043     0.445 r  PWM0/TCR0/TCR[7]_i_1/O
                         net (fo=1, routed)           0.000     0.445    PWM0/TCR0/p_1_in[7]
    SLICE_X61Y39         FDRE                                         r  PWM0/TCR0/TCR_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK0/CLK_DIV_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.535ns  (logic 3.964ns (52.608%)  route 3.571ns (47.392%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.638     5.159    CLK0/clk
    SLICE_X61Y47         FDRE                                         r  CLK0/CLK_DIV_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  CLK0/CLK_DIV_reg[10]/Q
                         net (fo=17, routed)          3.571     9.186    JA2_OBUF
    J2                   OBUF (Prop_obuf_I_O)         3.508    12.694 r  JA2_OBUF_inst/O
                         net (fo=0)                   0.000    12.694    JA2
    J2                                                                r  JA2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK0/CLK_DIV_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.520ns  (logic 1.350ns (53.575%)  route 1.170ns (46.425%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.595     1.478    CLK0/clk
    SLICE_X61Y47         FDRE                                         r  CLK0/CLK_DIV_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  CLK0/CLK_DIV_reg[10]/Q
                         net (fo=17, routed)          1.170     2.789    JA2_OBUF
    J2                   OBUF (Prop_obuf_I_O)         1.209     3.998 r  JA2_OBUF_inst/O
                         net (fo=0)                   0.000     3.998    JA2
    J2                                                                r  JA2 (OUT)
  -------------------------------------------------------------------    -------------------





