addi t1 x0 12
la t2 test_input
-
beq t0 t1 main_exit
slli t3 t0 2
add t4 t2 t3
lw a0 0 t4
addi sp sp -20
sw t0 0 sp
sw t1 4 sp
sw t2 8 sp
sw t3 12 sp
sw t4 16 sp
jal ra factorial
lw t0 0 sp
lw t1 4 sp
lw t2 8 sp
lw t3 12 sp
lw t4 16 sp
addi sp sp 20
addi a1 a0 0
addi a0 x0 1
ecall
addi a1 x0 10
addi a0 x0 11
ecall
addi t0 t0 1
jal x0 main_loop
addi a0 x0 10
ecall
add t0 x0 a0
addi a1 x0 1
beq t0 x0 return
addi sp sp -8
sw t0 4 sp
sw x1 0 sp
add a0 x0 t0
add a1 x0 a1
jal ra multiply
lw t0 4 sp
lw x1 0 sp
addi t0 t0 -1
addi sp sp 8
jal x0 f_loop
add a0 x0 a1
jalr x0 x1 0
addi t0 x0 1
add t1 x0 x0
add t2 x0 x0
addi t5 x0 32
bgeu t2 t5 mul_return
and t3 a0 t0
beq t3 x0 mul_not_add
sll t4 a1 t2
add t1 t1 t4
slli t0 t0 1
addi t2 t2 1
jal x0 mul_loop
add a1 x0 t1
jr ra
