{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694053977741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694053977745 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 07 10:32:57 2023 " "Processing started: Thu Sep 07 10:32:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694053977745 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694053977745 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seg_led_dynamic -c seg_led_dynamic " "Command: quartus_map --read_settings_files=on --write_settings_files=off seg_led_dynamic -c seg_led_dynamic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694053977745 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694053978014 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694053978014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/fpgacode/seg_led_dynamic/tb/top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/fpgacode/seg_led_dynamic/tb/top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Found entity 1: top_tb" {  } { { "../tb/top_tb.v" "" { Text "E:/code/FPGACode/seg_led_dynamic/tb/top_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694053985722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694053985722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/fpgacode/seg_led_dynamic/rtl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/fpgacode/seg_led_dynamic/rtl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../rtl/top.v" "" { Text "E:/code/FPGACode/seg_led_dynamic/rtl/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694053985724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694053985724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/fpgacode/seg_led_dynamic/rtl/time_count.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/fpgacode/seg_led_dynamic/rtl/time_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_count " "Found entity 1: time_count" {  } { { "../rtl/time_count.v" "" { Text "E:/code/FPGACode/seg_led_dynamic/rtl/time_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694053985725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694053985725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/fpgacode/seg_led_dynamic/rtl/seg_led_dynamic.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/fpgacode/seg_led_dynamic/rtl/seg_led_dynamic.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_led_dynamic " "Found entity 1: seg_led_dynamic" {  } { { "../rtl/seg_led_dynamic.v" "" { Text "E:/code/FPGACode/seg_led_dynamic/rtl/seg_led_dynamic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694053985727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694053985727 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "seg_led_dynamic seg_led_dynamic.v(19) " "Verilog HDL Parameter Declaration warning at seg_led_dynamic.v(19): Parameter Declaration in module \"seg_led_dynamic\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/seg_led_dynamic.v" "" { Text "E:/code/FPGACode/seg_led_dynamic/rtl/seg_led_dynamic.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1694053985728 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694053985746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_led_dynamic seg_led_dynamic:u_seg_led_dynamic " "Elaborating entity \"seg_led_dynamic\" for hierarchy \"seg_led_dynamic:u_seg_led_dynamic\"" {  } { { "../rtl/top.v" "u_seg_led_dynamic" { Text "E:/code/FPGACode/seg_led_dynamic/rtl/top.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694053985774 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_led_dynamic.v(35) " "Verilog HDL assignment warning at seg_led_dynamic.v(35): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_led_dynamic.v" "" { Text "E:/code/FPGACode/seg_led_dynamic/rtl/seg_led_dynamic.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694053985775 "|top|seg_led_dynamic:u_seg_led_dynamic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 seg_led_dynamic.v(36) " "Verilog HDL assignment warning at seg_led_dynamic.v(36): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/seg_led_dynamic.v" "" { Text "E:/code/FPGACode/seg_led_dynamic/rtl/seg_led_dynamic.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694053985775 "|top|seg_led_dynamic:u_seg_led_dynamic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_led_dynamic.v(37) " "Verilog HDL assignment warning at seg_led_dynamic.v(37): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_led_dynamic.v" "" { Text "E:/code/FPGACode/seg_led_dynamic/rtl/seg_led_dynamic.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694053985775 "|top|seg_led_dynamic:u_seg_led_dynamic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 seg_led_dynamic.v(38) " "Verilog HDL assignment warning at seg_led_dynamic.v(38): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/seg_led_dynamic.v" "" { Text "E:/code/FPGACode/seg_led_dynamic/rtl/seg_led_dynamic.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694053985775 "|top|seg_led_dynamic:u_seg_led_dynamic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_led_dynamic.v(39) " "Verilog HDL assignment warning at seg_led_dynamic.v(39): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_led_dynamic.v" "" { Text "E:/code/FPGACode/seg_led_dynamic/rtl/seg_led_dynamic.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694053985775 "|top|seg_led_dynamic:u_seg_led_dynamic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 seg_led_dynamic.v(40) " "Verilog HDL assignment warning at seg_led_dynamic.v(40): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/seg_led_dynamic.v" "" { Text "E:/code/FPGACode/seg_led_dynamic/rtl/seg_led_dynamic.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694053985775 "|top|seg_led_dynamic:u_seg_led_dynamic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_count time_count:u_time_count " "Elaborating entity \"time_count\" for hierarchy \"time_count:u_time_count\"" {  } { { "../rtl/top.v" "u_time_count" { Text "E:/code/FPGACode/seg_led_dynamic/rtl/top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694053985776 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/seg_led_dynamic.v" "" { Text "E:/code/FPGACode/seg_led_dynamic/rtl/seg_led_dynamic.v" 67 -1 0 } } { "../rtl/seg_led_dynamic.v" "" { Text "E:/code/FPGACode/seg_led_dynamic/rtl/seg_led_dynamic.v" 129 -1 0 } } { "../rtl/seg_led_dynamic.v" "" { Text "E:/code/FPGACode/seg_led_dynamic/rtl/seg_led_dynamic.v" 82 -1 0 } } { "../rtl/seg_led_dynamic.v" "" { Text "E:/code/FPGACode/seg_led_dynamic/rtl/seg_led_dynamic.v" 26 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1694053986040 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1694053986040 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[6\] VCC " "Pin \"dig\[6\]\" is stuck at VCC" {  } { { "../rtl/top.v" "" { Text "E:/code/FPGACode/seg_led_dynamic/rtl/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694053986047 "|top|dig[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1694053986047 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1694053986094 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1694053986456 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694053986456 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694053986479 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694053986479 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1694053986479 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1694053986479 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694053986489 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 07 10:33:06 2023 " "Processing ended: Thu Sep 07 10:33:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694053986489 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694053986489 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694053986489 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694053986489 ""}
