$comment
	File created using the following command:
		vcd file Parte_A.msim.vcd -direction
$end
$date
	Mon Oct 20 16:44:20 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module FullAdder_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # Cin $end
$var wire 1 $ Cout $end
$var wire 1 % S $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - S~output_o $end
$var wire 1 . Cout~output_o $end
$var wire 1 / A~input_o $end
$var wire 1 0 B~input_o $end
$var wire 1 1 Cin~input_o $end
$var wire 1 2 S~0_combout $end
$var wire 1 3 Cout~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
x"
x#
x$
x%
x&
0'
1(
x)
1*
1+
1,
x-
x.
x/
x0
x1
x2
x3
$end
#50000
0!
0"
0#
0/
00
01
0&
03
02
0.
0-
0$
0%
#100000
1!
1/
1&
12
1-
1%
#150000
1"
0!
10
0/
0&
#200000
1!
1/
1&
13
02
1.
0-
1$
0%
#250000
1#
0"
0!
11
00
0/
0&
03
12
0.
1-
0$
1%
#300000
1!
1/
1&
13
02
1.
0-
1$
0%
#350000
1"
0!
10
0/
0&
#400000
1!
1/
1&
12
1-
1%
#450000
0#
0"
0!
01
00
0/
0&
03
02
0.
0-
0$
0%
#570000
1#
1"
1!
11
10
1/
1&
13
12
1.
1-
1$
1%
#590000
0#
0"
0!
01
00
0/
0&
03
02
0.
0-
0$
0%
#600000
1#
1"
11
10
1&
13
1.
1$
#625000
1!
0"
1/
00
0&
#650000
0#
01
1&
03
12
0.
1-
0$
1%
#675000
1"
1#
10
11
0&
13
1.
1$
#700000
0!
0"
0#
0/
00
01
1&
03
02
0.
0-
0$
0%
#750000
1!
1/
0&
12
1-
1%
#775000
1"
0!
10
0/
1&
#800000
1#
11
0&
13
02
1.
0-
1$
0%
#825000
1!
0#
1/
01
1&
#850000
1#
11
0&
12
1-
1%
#875000
0!
0/
1&
02
0-
0%
#925000
0#
01
0&
03
12
0.
1-
0$
1%
#950000
0"
1!
1#
00
1/
11
1&
13
02
1.
0-
1$
0%
#975000
0!
0/
0&
03
12
0.
1-
0$
1%
#1000000
