<div id="pf87" class="pf w0 h0" data-page-no="87"><div class="pc pc87 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg87.png"/><div class="t m0 x9 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">The MCU uses the FTFA_FOPT register bits to configure the device at reset as shown in</div><div class="t m0 x9 hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">the following table.</div><div class="t m0 xa1 h9 ya87 ff1 fs2 fc0 sc0 ls0 ws0">Table 6-2.<span class="_ _1a"> </span>Flash Option Register (FTFA_FOPT) Bit Definitions</div><div class="t m0 xc7 h10 ya88 ff1 fs4 fc0 sc0 ls0">Bit</div><div class="t m0 xf6 h10 ya89 ff1 fs4 fc0 sc0 ls0">Num</div><div class="t m0 xad h10 ya88 ff1 fs4 fc0 sc0 ls0 ws20f">Field Value<span class="_ _140"> </span>Definition</div><div class="t m0 x2c h7 ya8a ff2 fs4 fc0 sc0 ls0 ws0">7-6<span class="_ _38"> </span>Reserved<span class="_ _97"> </span>Reserved for future expansion.</div><div class="t m0 x2c h7 ya8b ff2 fs4 fc0 sc0 ls0 ws0">5<span class="_ _99"> </span>FAST_INIT<span class="_ _62"> </span>Select initialization speed on POR, VLLSx, and any system reset .</div><div class="t m0 x24 h7 ya8c ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _99"> </span>Slower initialization. The Flash initialization will be slower with the benefit of</div><div class="t m0 x1d h7 ya8d ff2 fs4 fc0 sc0 ls0 ws0">reduced average current during this time. The duration of the recovery will be</div><div class="t m0 x1d h7 ya8e ff2 fs4 fc0 sc0 ls0 ws0">controlled by the clock divider selection determined by the LPBOOT setting.</div><div class="t m0 x24 h7 ya8f ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _99"> </span>Fast Initialization.The Flash has faster recoveries at the expense of higher current</div><div class="t m0 x1d h7 ya90 ff2 fs4 fc0 sc0 ls0 ws0">during these times.</div><div class="t m0 x2c h7 ya91 ff2 fs4 fc0 sc0 ls0 ws0">3<span class="_ _99"> </span>RESET_PIN_CFG<span class="_ _53"> </span>Enable/disable control for the RESET pin.</div><div class="t m0 x24 h7 ya92 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _99"> </span>RESET pin is disabled following a POR and cannot be enabled as RESET</div><div class="t m0 x1d h7 ya93 ff2 fs4 fc0 sc0 ls0 ws0">function. When this option is selected, there could be a short period of contention</div><div class="t m0 x1d h7 ya94 ff2 fs4 fc0 sc0 ls0 ws0">during a POR ramp where the device drives the pin out low prior to establishing the</div><div class="t m0 x1d h7 ya95 ff2 fs4 fc0 sc0 ls0 ws0">setting of this option and releasing the RESET function on the pin.</div><div class="t m0 x1d h7 ya96 ff2 fs4 fc0 sc0 ls0 ws0">This bit is preserved through system resets and low power modes. When RESET</div><div class="t m0 x1d h7 ya97 ff2 fs4 fc0 sc0 ls0 ws0">pin function is disabled it cannot be used as a source for low power mode wakeup.</div><div class="t m0 x24 h7 ya98 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _99"> </span>RESET pin is dedicated. The port is configured with pullup enabled, open drain,</div><div class="t m0 x1d h7 ya99 ff2 fs4 fc0 sc0 ls0 ws0">passive filter enabled.</div><div class="t m0 x2c h7 ya9a ff2 fs4 fc0 sc0 ls0 ws0">2<span class="_ _99"> </span>NMI_DIS<span class="_ _7d"> </span>Enable/disable control for the NMI function.</div><div class="t m0 x24 h7 ya9b ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _99"> </span>NMI interrupts are always blocked. The associated pin continues to default to NMI</div><div class="t m0 x1d h7 ya9c ff2 fs4 fc0 sc0 ls0 ws0">pin controls with internal pullup enabled. When NMI pin function is disabled it</div><div class="t m0 x1d h7 ya9d ff2 fs4 fc0 sc0 ls0 ws0">cannot be used as a source for low power mode wakeup.</div><div class="t m0 x24 h7 ya9e ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _99"> </span>NMI pin/interrupts reset default to enabled.</div><div class="t m0 x2c h7 ya9f ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _99"> </span>Reserved<span class="_ _97"> </span>Reserved for future expansion.</div><div class="t m0 x2c h7 yaa0 ff2 fs4 fc0 sc0 ls0 ws0">4,0<span class="_ _141"> </span>LPBOOT<span class="_ _7d"> </span>Control the reset value of OUTDIV1 value in SIM_CLKDIV1 register. Larger divide value</div><div class="t m0 x24 h7 yaa1 ff2 fs4 fc0 sc0 ls0 ws0">selections produce lower average power consumption during POR, VLLSx recoveries and</div><div class="t m0 x24 h7 yaa2 ff2 fs4 fc0 sc0 ls0 ws0">reset sequencing and after reset exit. The recovery times are also extended if the</div><div class="t m0 x24 h7 yaa3 ff2 fs4 fc0 sc0 ls0 ws0">FAST_INIT option is not selected.</div><div class="t m0 x24 h7 yaa4 ff2 fs4 fc0 sc0 ls0 ws0">00<span class="_ _142"> </span>Core and system clock divider (OUTDIV1) is 0x7 (divide by 8)</div><div class="t m0 x24 h7 yaa5 ff2 fs4 fc0 sc0 ls0 ws0">01<span class="_ _142"> </span>Core and system clock divider (OUTDIV1) is 0x3 (divide by 4)</div><div class="t m0 x24 h7 yaa6 ff2 fs4 fc0 sc0 ls0 ws0">10<span class="_ _142"> </span>Core and system clock divider (OUTDIV1) is 0x1 (divide by 2)</div><div class="t m0 x24 h7 yaa7 ff2 fs4 fc0 sc0 ls0 ws0">11<span class="_ _142"> </span>Core and system clock divider (OUTDIV1) is 0x0 (divide by 1)</div><div class="t m0 x9 he yaa8 ff1 fs1 fc0 sc0 ls0 ws0">6.3.3<span class="_ _b"> </span>Boot sequence</div><div class="t m0 x9 hf yaa9 ff3 fs5 fc0 sc0 ls0 ws0">At power up, the on-chip regulator holds the system in a POR state until the input supply</div><div class="t m0 x9 hf yaaa ff3 fs5 fc0 sc0 ls0 ws0">is above the POR threshold. The system continues to be held in this static state until the</div><div class="t m0 x9 hf yaab ff3 fs5 fc0 sc0 ls0 ws0">internally regulated supplies have reached a safe operating voltage as determined by the</div><div class="t m0 x9 hf yaac ff3 fs5 fc0 sc0 ls0 ws0">LVD. The Reset Controller logic then controls a sequence to exit reset.</div><div class="t m0 x103 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 6 Reset and Boot</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>135</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
