Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 24c336e0aa344238a0476a5afe8976c0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mux_4x1_4bit_t_behav xil_defaultlib.Mux_4x1_4bit_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux_2x1_4bit
Compiling module xil_defaultlib.Mux_4x1_4bit
Compiling module xil_defaultlib.Mux_4x1_4bit_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot Mux_4x1_4bit_t_behav
