<stg><name>MAT_Multiply</name>


<trans_list>

<trans id="3004" from="1" to="2">
<condition id="6207">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3005" from="1" to="414">
<condition id="6209">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="16677" from="2" to="4">
<condition id="19886">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="16678" from="2" to="3">
<condition id="19888">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="16676" from="3" to="2">
<condition id="19887">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3012" from="4" to="5">
<condition id="6219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17085" from="5" to="411">
<condition id="19889">
<or_exp><and_exp><literal name="exitcond_flatten1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="17086" from="5" to="6">
<condition id="20295">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="16680" from="6" to="7">
<condition id="19890">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16681" from="7" to="8">
<condition id="19891">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16682" from="8" to="9">
<condition id="19892">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16683" from="9" to="10">
<condition id="19893">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16684" from="10" to="11">
<condition id="19894">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16685" from="11" to="12">
<condition id="19895">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16686" from="12" to="13">
<condition id="19896">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16687" from="13" to="14">
<condition id="19897">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16688" from="14" to="15">
<condition id="19898">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16689" from="15" to="16">
<condition id="19899">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16690" from="16" to="17">
<condition id="19900">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16691" from="17" to="18">
<condition id="19901">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16692" from="18" to="19">
<condition id="19902">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16693" from="19" to="20">
<condition id="19903">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16694" from="20" to="21">
<condition id="19904">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16695" from="21" to="22">
<condition id="19905">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16696" from="22" to="23">
<condition id="19906">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16697" from="23" to="24">
<condition id="19907">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16698" from="24" to="25">
<condition id="19908">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16699" from="25" to="26">
<condition id="19909">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16700" from="26" to="27">
<condition id="19910">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16701" from="27" to="28">
<condition id="19911">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16702" from="28" to="29">
<condition id="19912">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16703" from="29" to="30">
<condition id="19913">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16704" from="30" to="31">
<condition id="19914">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16705" from="31" to="32">
<condition id="19915">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16706" from="32" to="33">
<condition id="19916">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16707" from="33" to="34">
<condition id="19917">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16708" from="34" to="35">
<condition id="19918">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16709" from="35" to="36">
<condition id="19919">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16710" from="36" to="37">
<condition id="19920">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16711" from="37" to="38">
<condition id="19921">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16712" from="38" to="39">
<condition id="19922">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16713" from="39" to="40">
<condition id="19923">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16714" from="40" to="41">
<condition id="19924">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16715" from="41" to="42">
<condition id="19925">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16716" from="42" to="43">
<condition id="19926">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16717" from="43" to="44">
<condition id="19927">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16718" from="44" to="45">
<condition id="19928">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16719" from="45" to="46">
<condition id="19929">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16720" from="46" to="47">
<condition id="19930">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16721" from="47" to="48">
<condition id="19931">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16722" from="48" to="49">
<condition id="19932">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16723" from="49" to="50">
<condition id="19933">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16724" from="50" to="51">
<condition id="19934">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16725" from="51" to="52">
<condition id="19935">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16726" from="52" to="53">
<condition id="19936">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16727" from="53" to="54">
<condition id="19937">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16728" from="54" to="55">
<condition id="19938">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16729" from="55" to="56">
<condition id="19939">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16730" from="56" to="57">
<condition id="19940">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16731" from="57" to="58">
<condition id="19941">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16732" from="58" to="59">
<condition id="19942">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16733" from="59" to="60">
<condition id="19943">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16734" from="60" to="61">
<condition id="19944">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16735" from="61" to="62">
<condition id="19945">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16736" from="62" to="63">
<condition id="19946">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16737" from="63" to="64">
<condition id="19947">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16738" from="64" to="65">
<condition id="19948">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16739" from="65" to="66">
<condition id="19949">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16740" from="66" to="67">
<condition id="19950">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16741" from="67" to="68">
<condition id="19951">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16742" from="68" to="69">
<condition id="19952">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16743" from="69" to="70">
<condition id="19953">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16744" from="70" to="71">
<condition id="19954">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16745" from="71" to="72">
<condition id="19955">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16746" from="72" to="73">
<condition id="19956">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16747" from="73" to="74">
<condition id="19957">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16748" from="74" to="75">
<condition id="19958">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16749" from="75" to="76">
<condition id="19959">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16750" from="76" to="77">
<condition id="19960">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16751" from="77" to="78">
<condition id="19961">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16752" from="78" to="79">
<condition id="19962">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16753" from="79" to="80">
<condition id="19963">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16754" from="80" to="81">
<condition id="19964">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16755" from="81" to="82">
<condition id="19965">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16756" from="82" to="83">
<condition id="19966">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16757" from="83" to="84">
<condition id="19967">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16758" from="84" to="85">
<condition id="19968">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16759" from="85" to="86">
<condition id="19969">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16760" from="86" to="87">
<condition id="19970">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16761" from="87" to="88">
<condition id="19971">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16762" from="88" to="89">
<condition id="19972">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16763" from="89" to="90">
<condition id="19973">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16764" from="90" to="91">
<condition id="19974">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16765" from="91" to="92">
<condition id="19975">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16766" from="92" to="93">
<condition id="19976">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16767" from="93" to="94">
<condition id="19977">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16768" from="94" to="95">
<condition id="19978">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16769" from="95" to="96">
<condition id="19979">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16770" from="96" to="97">
<condition id="19980">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16771" from="97" to="98">
<condition id="19981">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16772" from="98" to="99">
<condition id="19982">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16773" from="99" to="100">
<condition id="19983">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16774" from="100" to="101">
<condition id="19984">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16775" from="101" to="102">
<condition id="19985">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16776" from="102" to="103">
<condition id="19986">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16777" from="103" to="104">
<condition id="19987">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16778" from="104" to="105">
<condition id="19988">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16779" from="105" to="106">
<condition id="19989">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16780" from="106" to="107">
<condition id="19990">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16781" from="107" to="108">
<condition id="19991">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16782" from="108" to="109">
<condition id="19992">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16783" from="109" to="110">
<condition id="19993">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16784" from="110" to="111">
<condition id="19994">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16785" from="111" to="112">
<condition id="19995">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16786" from="112" to="113">
<condition id="19996">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16787" from="113" to="114">
<condition id="19997">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16788" from="114" to="115">
<condition id="19998">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16789" from="115" to="116">
<condition id="19999">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16790" from="116" to="117">
<condition id="20000">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16791" from="117" to="118">
<condition id="20001">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16792" from="118" to="119">
<condition id="20002">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16793" from="119" to="120">
<condition id="20003">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16794" from="120" to="121">
<condition id="20004">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16795" from="121" to="122">
<condition id="20005">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16796" from="122" to="123">
<condition id="20006">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16797" from="123" to="124">
<condition id="20007">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16798" from="124" to="125">
<condition id="20008">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16799" from="125" to="126">
<condition id="20009">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16800" from="126" to="127">
<condition id="20010">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16801" from="127" to="128">
<condition id="20011">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16802" from="128" to="129">
<condition id="20012">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16803" from="129" to="130">
<condition id="20013">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16804" from="130" to="131">
<condition id="20014">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16805" from="131" to="132">
<condition id="20015">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16806" from="132" to="133">
<condition id="20016">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16807" from="133" to="134">
<condition id="20017">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16808" from="134" to="135">
<condition id="20018">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16809" from="135" to="136">
<condition id="20019">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16810" from="136" to="137">
<condition id="20020">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16811" from="137" to="138">
<condition id="20021">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16812" from="138" to="139">
<condition id="20022">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16813" from="139" to="140">
<condition id="20023">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16814" from="140" to="141">
<condition id="20024">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16815" from="141" to="142">
<condition id="20025">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16816" from="142" to="143">
<condition id="20026">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16817" from="143" to="144">
<condition id="20027">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16818" from="144" to="145">
<condition id="20028">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16819" from="145" to="146">
<condition id="20029">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16820" from="146" to="147">
<condition id="20030">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16821" from="147" to="148">
<condition id="20031">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16822" from="148" to="149">
<condition id="20032">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16823" from="149" to="150">
<condition id="20033">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16824" from="150" to="151">
<condition id="20034">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16825" from="151" to="152">
<condition id="20035">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16826" from="152" to="153">
<condition id="20036">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16827" from="153" to="154">
<condition id="20037">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16828" from="154" to="155">
<condition id="20038">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16829" from="155" to="156">
<condition id="20039">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16830" from="156" to="157">
<condition id="20040">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16831" from="157" to="158">
<condition id="20041">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16832" from="158" to="159">
<condition id="20042">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16833" from="159" to="160">
<condition id="20043">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16834" from="160" to="161">
<condition id="20044">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16835" from="161" to="162">
<condition id="20045">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16836" from="162" to="163">
<condition id="20046">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16837" from="163" to="164">
<condition id="20047">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16838" from="164" to="165">
<condition id="20048">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16839" from="165" to="166">
<condition id="20049">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16840" from="166" to="167">
<condition id="20050">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16841" from="167" to="168">
<condition id="20051">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16842" from="168" to="169">
<condition id="20052">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16843" from="169" to="170">
<condition id="20053">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16844" from="170" to="171">
<condition id="20054">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16845" from="171" to="172">
<condition id="20055">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16846" from="172" to="173">
<condition id="20056">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16847" from="173" to="174">
<condition id="20057">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16848" from="174" to="175">
<condition id="20058">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16849" from="175" to="176">
<condition id="20059">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16850" from="176" to="177">
<condition id="20060">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16851" from="177" to="178">
<condition id="20061">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16852" from="178" to="179">
<condition id="20062">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16853" from="179" to="180">
<condition id="20063">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16854" from="180" to="181">
<condition id="20064">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16855" from="181" to="182">
<condition id="20065">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16856" from="182" to="183">
<condition id="20066">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16857" from="183" to="184">
<condition id="20067">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16858" from="184" to="185">
<condition id="20068">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16859" from="185" to="186">
<condition id="20069">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16860" from="186" to="187">
<condition id="20070">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16861" from="187" to="188">
<condition id="20071">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16862" from="188" to="189">
<condition id="20072">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16863" from="189" to="190">
<condition id="20073">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16864" from="190" to="191">
<condition id="20074">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16865" from="191" to="192">
<condition id="20075">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16866" from="192" to="193">
<condition id="20076">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16867" from="193" to="194">
<condition id="20077">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16868" from="194" to="195">
<condition id="20078">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16869" from="195" to="196">
<condition id="20079">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16870" from="196" to="197">
<condition id="20080">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16871" from="197" to="198">
<condition id="20081">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16872" from="198" to="199">
<condition id="20082">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16873" from="199" to="200">
<condition id="20083">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16874" from="200" to="201">
<condition id="20084">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16875" from="201" to="202">
<condition id="20085">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16876" from="202" to="203">
<condition id="20086">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16877" from="203" to="204">
<condition id="20087">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16878" from="204" to="205">
<condition id="20088">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16879" from="205" to="206">
<condition id="20089">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16880" from="206" to="207">
<condition id="20090">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16881" from="207" to="208">
<condition id="20091">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16882" from="208" to="209">
<condition id="20092">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16883" from="209" to="210">
<condition id="20093">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16884" from="210" to="211">
<condition id="20094">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16885" from="211" to="212">
<condition id="20095">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16886" from="212" to="213">
<condition id="20096">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16887" from="213" to="214">
<condition id="20097">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16888" from="214" to="215">
<condition id="20098">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16889" from="215" to="216">
<condition id="20099">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16890" from="216" to="217">
<condition id="20100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16891" from="217" to="218">
<condition id="20101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16892" from="218" to="219">
<condition id="20102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16893" from="219" to="220">
<condition id="20103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16894" from="220" to="221">
<condition id="20104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16895" from="221" to="222">
<condition id="20105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16896" from="222" to="223">
<condition id="20106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16897" from="223" to="224">
<condition id="20107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16898" from="224" to="225">
<condition id="20108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16899" from="225" to="226">
<condition id="20109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16900" from="226" to="227">
<condition id="20110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16901" from="227" to="228">
<condition id="20111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16902" from="228" to="229">
<condition id="20112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16903" from="229" to="230">
<condition id="20113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16904" from="230" to="231">
<condition id="20114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16905" from="231" to="232">
<condition id="20115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16906" from="232" to="233">
<condition id="20116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16907" from="233" to="234">
<condition id="20117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16908" from="234" to="235">
<condition id="20118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16909" from="235" to="236">
<condition id="20119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16910" from="236" to="237">
<condition id="20120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16911" from="237" to="238">
<condition id="20121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16912" from="238" to="239">
<condition id="20122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16913" from="239" to="240">
<condition id="20123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16914" from="240" to="241">
<condition id="20124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16915" from="241" to="242">
<condition id="20125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16916" from="242" to="243">
<condition id="20126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16917" from="243" to="244">
<condition id="20127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16918" from="244" to="245">
<condition id="20128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16919" from="245" to="246">
<condition id="20129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16920" from="246" to="247">
<condition id="20130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16921" from="247" to="248">
<condition id="20131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16922" from="248" to="249">
<condition id="20132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16923" from="249" to="250">
<condition id="20133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16924" from="250" to="251">
<condition id="20134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16925" from="251" to="252">
<condition id="20135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16926" from="252" to="253">
<condition id="20136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16927" from="253" to="254">
<condition id="20137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16928" from="254" to="255">
<condition id="20138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16929" from="255" to="256">
<condition id="20139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16930" from="256" to="257">
<condition id="20140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16931" from="257" to="258">
<condition id="20141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16932" from="258" to="259">
<condition id="20142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16933" from="259" to="260">
<condition id="20143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16934" from="260" to="261">
<condition id="20144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16935" from="261" to="262">
<condition id="20145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16936" from="262" to="263">
<condition id="20146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16937" from="263" to="264">
<condition id="20147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16938" from="264" to="265">
<condition id="20148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16939" from="265" to="266">
<condition id="20149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16940" from="266" to="267">
<condition id="20150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16941" from="267" to="268">
<condition id="20151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16942" from="268" to="269">
<condition id="20152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16943" from="269" to="270">
<condition id="20153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16944" from="270" to="271">
<condition id="20154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16945" from="271" to="272">
<condition id="20155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16946" from="272" to="273">
<condition id="20156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16947" from="273" to="274">
<condition id="20157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16948" from="274" to="275">
<condition id="20158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16949" from="275" to="276">
<condition id="20159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16950" from="276" to="277">
<condition id="20160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16951" from="277" to="278">
<condition id="20161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16952" from="278" to="279">
<condition id="20162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16953" from="279" to="280">
<condition id="20163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16954" from="280" to="281">
<condition id="20164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16955" from="281" to="282">
<condition id="20165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16956" from="282" to="283">
<condition id="20166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16957" from="283" to="284">
<condition id="20167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16958" from="284" to="285">
<condition id="20168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16959" from="285" to="286">
<condition id="20169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16960" from="286" to="287">
<condition id="20170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16961" from="287" to="288">
<condition id="20171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16962" from="288" to="289">
<condition id="20172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16963" from="289" to="290">
<condition id="20173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16964" from="290" to="291">
<condition id="20174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16965" from="291" to="292">
<condition id="20175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16966" from="292" to="293">
<condition id="20176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16967" from="293" to="294">
<condition id="20177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16968" from="294" to="295">
<condition id="20178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16969" from="295" to="296">
<condition id="20179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16970" from="296" to="297">
<condition id="20180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16971" from="297" to="298">
<condition id="20181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16972" from="298" to="299">
<condition id="20182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16973" from="299" to="300">
<condition id="20183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16974" from="300" to="301">
<condition id="20184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16975" from="301" to="302">
<condition id="20185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16976" from="302" to="303">
<condition id="20186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16977" from="303" to="304">
<condition id="20187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16978" from="304" to="305">
<condition id="20188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16979" from="305" to="306">
<condition id="20189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16980" from="306" to="307">
<condition id="20190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16981" from="307" to="308">
<condition id="20191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16982" from="308" to="309">
<condition id="20192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16983" from="309" to="310">
<condition id="20193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16984" from="310" to="311">
<condition id="20194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16985" from="311" to="312">
<condition id="20195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16986" from="312" to="313">
<condition id="20196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16987" from="313" to="314">
<condition id="20197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16988" from="314" to="315">
<condition id="20198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16989" from="315" to="316">
<condition id="20199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16990" from="316" to="317">
<condition id="20200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16991" from="317" to="318">
<condition id="20201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16992" from="318" to="319">
<condition id="20202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16993" from="319" to="320">
<condition id="20203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16994" from="320" to="321">
<condition id="20204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16995" from="321" to="322">
<condition id="20205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16996" from="322" to="323">
<condition id="20206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16997" from="323" to="324">
<condition id="20207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16998" from="324" to="325">
<condition id="20208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16999" from="325" to="326">
<condition id="20209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17000" from="326" to="327">
<condition id="20210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17001" from="327" to="328">
<condition id="20211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17002" from="328" to="329">
<condition id="20212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17003" from="329" to="330">
<condition id="20213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17004" from="330" to="331">
<condition id="20214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17005" from="331" to="332">
<condition id="20215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17006" from="332" to="333">
<condition id="20216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17007" from="333" to="334">
<condition id="20217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17008" from="334" to="335">
<condition id="20218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17009" from="335" to="336">
<condition id="20219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17010" from="336" to="337">
<condition id="20220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17011" from="337" to="338">
<condition id="20221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17012" from="338" to="339">
<condition id="20222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17013" from="339" to="340">
<condition id="20223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17014" from="340" to="341">
<condition id="20224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17015" from="341" to="342">
<condition id="20225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17016" from="342" to="343">
<condition id="20226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17017" from="343" to="344">
<condition id="20227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17018" from="344" to="345">
<condition id="20228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17019" from="345" to="346">
<condition id="20229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17020" from="346" to="347">
<condition id="20230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17021" from="347" to="348">
<condition id="20231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17022" from="348" to="349">
<condition id="20232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17023" from="349" to="350">
<condition id="20233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17024" from="350" to="351">
<condition id="20234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17025" from="351" to="352">
<condition id="20235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17026" from="352" to="353">
<condition id="20236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17027" from="353" to="354">
<condition id="20237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17028" from="354" to="355">
<condition id="20238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17029" from="355" to="356">
<condition id="20239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17030" from="356" to="357">
<condition id="20240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17031" from="357" to="358">
<condition id="20241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17032" from="358" to="359">
<condition id="20242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17033" from="359" to="360">
<condition id="20243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17034" from="360" to="361">
<condition id="20244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17035" from="361" to="362">
<condition id="20245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17036" from="362" to="363">
<condition id="20246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17037" from="363" to="364">
<condition id="20247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17038" from="364" to="365">
<condition id="20248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17039" from="365" to="366">
<condition id="20249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17040" from="366" to="367">
<condition id="20250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17041" from="367" to="368">
<condition id="20251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17042" from="368" to="369">
<condition id="20252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17043" from="369" to="370">
<condition id="20253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17044" from="370" to="371">
<condition id="20254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17045" from="371" to="372">
<condition id="20255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17046" from="372" to="373">
<condition id="20256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17047" from="373" to="374">
<condition id="20257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17048" from="374" to="375">
<condition id="20258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17049" from="375" to="376">
<condition id="20259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17050" from="376" to="377">
<condition id="20260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17051" from="377" to="378">
<condition id="20261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17052" from="378" to="379">
<condition id="20262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17053" from="379" to="380">
<condition id="20263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17054" from="380" to="381">
<condition id="20264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17055" from="381" to="382">
<condition id="20265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17056" from="382" to="383">
<condition id="20266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17057" from="383" to="384">
<condition id="20267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17058" from="384" to="385">
<condition id="20268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17059" from="385" to="386">
<condition id="20269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17060" from="386" to="387">
<condition id="20270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17061" from="387" to="388">
<condition id="20271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17062" from="388" to="389">
<condition id="20272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17063" from="389" to="390">
<condition id="20273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17064" from="390" to="391">
<condition id="20274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17065" from="391" to="392">
<condition id="20275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17066" from="392" to="393">
<condition id="20276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17067" from="393" to="394">
<condition id="20277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17068" from="394" to="395">
<condition id="20278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17069" from="395" to="396">
<condition id="20279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17070" from="396" to="397">
<condition id="20280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17071" from="397" to="398">
<condition id="20281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17072" from="398" to="399">
<condition id="20282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17073" from="399" to="400">
<condition id="20283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17074" from="400" to="401">
<condition id="20284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17075" from="401" to="402">
<condition id="20285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17076" from="402" to="403">
<condition id="20286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17077" from="403" to="404">
<condition id="20287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17078" from="404" to="405">
<condition id="20288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17079" from="405" to="406">
<condition id="20289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17080" from="406" to="407">
<condition id="20290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17081" from="407" to="408">
<condition id="20291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17082" from="408" to="409">
<condition id="20292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17083" from="409" to="410">
<condition id="20293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17084" from="410" to="5">
<condition id="20294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17090" from="411" to="414">
<condition id="20296">
<or_exp><and_exp><literal name="exitcond_flatten2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="17091" from="411" to="412">
<condition id="20299">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="17088" from="412" to="413">
<condition id="20297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17089" from="413" to="411">
<condition id="20298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %A) nounwind, !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %B) nounwind, !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i64* %C) nounwind, !map !10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %mA) nounwind, !map !14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nA) nounwind, !map !20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %mB) nounwind, !map !24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nB) nounwind, !map !28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 %mC) nounwind, !map !32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nC) nounwind, !map !36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %nC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nC) nounwind

]]></node>
<StgValue><ssdm name="nC_read"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %mC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mC) nounwind

]]></node>
<StgValue><ssdm name="mC_read"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %nB_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nB) nounwind

]]></node>
<StgValue><ssdm name="nB_read"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %mB_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mB) nounwind

]]></node>
<StgValue><ssdm name="mB_read"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %nA_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nA) nounwind

]]></node>
<StgValue><ssdm name="nA_read"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %mA_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mA) nounwind

]]></node>
<StgValue><ssdm name="mA_read"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="64">
<![CDATA[
:16  %arrayA = alloca [10000 x i32], align 4

]]></node>
<StgValue><ssdm name="arrayA"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="64">
<![CDATA[
:17  %arrayB = alloca [10000 x i32], align 4

]]></node>
<StgValue><ssdm name="arrayB"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64">
<![CDATA[
:18  %arrayC = alloca [10000 x i64], align 8

]]></node>
<StgValue><ssdm name="arrayC"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecInterface(i32* %A, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecInterface(i32* %B, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecInterface(i64* %C, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp = icmp eq i32 %nA_read, %mB_read

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_1 = icmp eq i32 %mA_read, %mC_read

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_3 = icmp eq i32 %nB_read, %nC_read

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:25  %tmp1 = and i1 %tmp_1, %tmp_3

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:26  %tmp_4 = and i1 %tmp1, %tmp

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:27  br i1 %tmp_4, label %.preheader11.preheader, label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="443" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader11.preheader:0  %indvar_flatten = phi i14 [ %indvar_flatten_next, %._crit_edge13 ], [ 0, %0 ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="444" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader11.preheader:1  %i = phi i7 [ %i_mid2, %._crit_edge13 ], [ 0, %0 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="445" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader11.preheader:2  %j = phi i7 [ %j_3, %._crit_edge13 ], [ 0, %0 ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="446" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader11.preheader:3  %exitcond_flatten = icmp eq i14 %indvar_flatten, -6384

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="447" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader11.preheader:4  %indvar_flatten_next = add i14 %indvar_flatten, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="448" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11.preheader:5  br i1 %exitcond_flatten, label %.preheader10.preheader, label %.preheader11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="449" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5262">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader11:2  %exitcond = icmp eq i7 %j, -28

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="450" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5262">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader11:3  %j_mid2 = select i1 %exitcond, i7 0, i7 %j

]]></node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="451" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5262">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader11:4  %i_s = add i7 %i, 1

]]></node>
<StgValue><ssdm name="i_s"/></StgValue>
</operation>

<operation id="452" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5262">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader11:5  %i_mid2 = select i1 %exitcond, i7 %i_s, i7 %i

]]></node>
<StgValue><ssdm name="i_mid2"/></StgValue>
</operation>

<operation id="453" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5262">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:6  %i_cast1 = zext i7 %i_mid2 to i32

]]></node>
<StgValue><ssdm name="i_cast1"/></StgValue>
</operation>

<operation id="454" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5262">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:7  %tmp_5 = icmp ult i32 %i_cast1, %mC_read

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="455" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5262">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:8  %tmp_8 = icmp ult i32 %i_cast1, %mB_read

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="456" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5262">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:9  %j_cast8 = zext i7 %j_mid2 to i32

]]></node>
<StgValue><ssdm name="j_cast8"/></StgValue>
</operation>

<operation id="457" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5262">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader11:12  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="458" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5262">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:14  %tmp_7 = icmp ult i32 %j_cast8, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="459" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5262">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:15  %or_cond = and i1 %tmp_5, %tmp_7

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="460" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5262">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:16  br i1 %or_cond, label %1, label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="461" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5645">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:0  %tmp_13 = icmp ult i32 %j_cast8, %nC_read

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="462" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5645">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:1  %or_cond7 = and i1 %tmp_8, %tmp_13

]]></node>
<StgValue><ssdm name="or_cond7"/></StgValue>
</operation>

<operation id="463" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5645">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:2  br i1 %or_cond7, label %2, label %._crit_edge12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="464" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5646">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge12:0  %or_cond8 = and i1 %tmp_5, %tmp_13

]]></node>
<StgValue><ssdm name="or_cond8"/></StgValue>
</operation>

<operation id="465" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5646">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge12:1  br i1 %or_cond8, label %3, label %._crit_edge13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5647">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge13:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_2) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="467" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5647">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge13:1  %j_3 = add i7 %j_mid2, 1

]]></node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="468" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5647">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge13:2  br label %.preheader11.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="469" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5262">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader11:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5262">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader11:1  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10000, i64 10000, i64 10000) nounwind

]]></node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="471" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5262">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="14" op_0_bw="7">
<![CDATA[
.preheader11:10  %j_cast8_cast = zext i7 %j_mid2 to i14

]]></node>
<StgValue><ssdm name="j_cast8_cast"/></StgValue>
</operation>

<operation id="472" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5262">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader11:11  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="473" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5262">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.preheader11:13  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5648">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %A_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %A) nounwind

]]></node>
<StgValue><ssdm name="A_read"/></StgValue>
</operation>

<operation id="475" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5648">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_28 = zext i7 %i_mid2 to i14

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="476" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5648">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp_29 = mul i14 %tmp_28, 100

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="477" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5648">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3  %p_addr1 = add i14 %j_cast8_cast, %tmp_29

]]></node>
<StgValue><ssdm name="p_addr1"/></StgValue>
</operation>

<operation id="478" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5648">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="64" op_0_bw="14">
<![CDATA[
:4  %tmp_12 = zext i14 %p_addr1 to i64

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="479" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5648">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %arrayA_addr = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="arrayA_addr"/></StgValue>
</operation>

<operation id="480" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5648">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:6  store i32 %A_read, i32* %arrayA_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="481" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5648">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5651">
<or_exp><and_exp><literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %B_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %B) nounwind

]]></node>
<StgValue><ssdm name="B_read"/></StgValue>
</operation>

<operation id="483" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5651">
<or_exp><and_exp><literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="14" op_0_bw="7">
<![CDATA[
:1  %tmp_233 = zext i7 %i_mid2 to i14

]]></node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="484" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5651">
<or_exp><and_exp><literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp_234 = mul i14 %tmp_233, 100

]]></node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="485" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5651">
<or_exp><and_exp><literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3  %p_addr101 = add i14 %j_cast8_cast, %tmp_234

]]></node>
<StgValue><ssdm name="p_addr101"/></StgValue>
</operation>

<operation id="486" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5651">
<or_exp><and_exp><literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="14">
<![CDATA[
:4  %tmp_128 = zext i14 %p_addr101 to i64

]]></node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="487" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5651">
<or_exp><and_exp><literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %arrayB_addr = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_128

]]></node>
<StgValue><ssdm name="arrayB_addr"/></StgValue>
</operation>

<operation id="488" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5651">
<or_exp><and_exp><literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:6  store i32 %B_read, i32* %arrayB_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="489" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5651">
<or_exp><and_exp><literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5654">
<or_exp><and_exp><literal name="or_cond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_235 = zext i7 %i_mid2 to i14

]]></node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="491" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5654">
<or_exp><and_exp><literal name="or_cond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %tmp_236 = mul i14 %tmp_235, 100

]]></node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="492" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5654">
<or_exp><and_exp><literal name="or_cond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %p_addr103 = add i14 %j_cast8_cast, %tmp_236

]]></node>
<StgValue><ssdm name="p_addr103"/></StgValue>
</operation>

<operation id="493" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5654">
<or_exp><and_exp><literal name="or_cond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_130 = zext i14 %p_addr103 to i64

]]></node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="494" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5654">
<or_exp><and_exp><literal name="or_cond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %arrayC_addr_1 = getelementptr [10000 x i64]* %arrayC, i64 0, i64 %tmp_130

]]></node>
<StgValue><ssdm name="arrayC_addr_1"/></StgValue>
</operation>

<operation id="495" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5654">
<or_exp><and_exp><literal name="or_cond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:5  store i64 0, i64* %arrayC_addr_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="496" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5654">
<or_exp><and_exp><literal name="or_cond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="497" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:0  %tmp_s = icmp eq i32 %mB_read, 0

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="498" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader10.preheader:1  %tmp_6 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %mB_read, i32 1, i32 31)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="499" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader10.preheader:2  %icmp = icmp eq i31 %tmp_6, 0

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="500" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:3  %tmp_30_2 = icmp ugt i32 %mB_read, 2

]]></node>
<StgValue><ssdm name="tmp_30_2"/></StgValue>
</operation>

<operation id="501" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader10.preheader:4  %tmp_10 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %mB_read, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="502" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader10.preheader:5  %icmp1 = icmp eq i30 %tmp_10, 0

]]></node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="503" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:6  %tmp_30_4 = icmp ugt i32 %mB_read, 4

]]></node>
<StgValue><ssdm name="tmp_30_4"/></StgValue>
</operation>

<operation id="504" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:7  %tmp_30_5 = icmp ugt i32 %mB_read, 5

]]></node>
<StgValue><ssdm name="tmp_30_5"/></StgValue>
</operation>

<operation id="505" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:8  %tmp_30_6 = icmp ugt i32 %mB_read, 6

]]></node>
<StgValue><ssdm name="tmp_30_6"/></StgValue>
</operation>

<operation id="506" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader10.preheader:9  %tmp_11 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %mB_read, i32 3, i32 31)

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="507" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader10.preheader:10  %icmp2 = icmp eq i29 %tmp_11, 0

]]></node>
<StgValue><ssdm name="icmp2"/></StgValue>
</operation>

<operation id="508" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:11  %tmp_30_8 = icmp ugt i32 %mB_read, 8

]]></node>
<StgValue><ssdm name="tmp_30_8"/></StgValue>
</operation>

<operation id="509" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:12  %tmp_30_9 = icmp ugt i32 %mB_read, 9

]]></node>
<StgValue><ssdm name="tmp_30_9"/></StgValue>
</operation>

<operation id="510" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:13  %tmp_30_s = icmp ugt i32 %mB_read, 10

]]></node>
<StgValue><ssdm name="tmp_30_s"/></StgValue>
</operation>

<operation id="511" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:14  %tmp_30_1 = icmp ugt i32 %mB_read, 11

]]></node>
<StgValue><ssdm name="tmp_30_1"/></StgValue>
</operation>

<operation id="512" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:15  %tmp_30_3 = icmp ugt i32 %mB_read, 12

]]></node>
<StgValue><ssdm name="tmp_30_3"/></StgValue>
</operation>

<operation id="513" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:16  %tmp_30_7 = icmp ugt i32 %mB_read, 13

]]></node>
<StgValue><ssdm name="tmp_30_7"/></StgValue>
</operation>

<operation id="514" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:17  %tmp_30_10 = icmp ugt i32 %mB_read, 14

]]></node>
<StgValue><ssdm name="tmp_30_10"/></StgValue>
</operation>

<operation id="515" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader10.preheader:18  %tmp_17 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %mB_read, i32 4, i32 31)

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="516" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader10.preheader:19  %icmp3 = icmp eq i28 %tmp_17, 0

]]></node>
<StgValue><ssdm name="icmp3"/></StgValue>
</operation>

<operation id="517" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:20  %tmp_30_11 = icmp ugt i32 %mB_read, 16

]]></node>
<StgValue><ssdm name="tmp_30_11"/></StgValue>
</operation>

<operation id="518" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:21  %tmp_30_12 = icmp ugt i32 %mB_read, 17

]]></node>
<StgValue><ssdm name="tmp_30_12"/></StgValue>
</operation>

<operation id="519" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:22  %tmp_30_13 = icmp ugt i32 %mB_read, 18

]]></node>
<StgValue><ssdm name="tmp_30_13"/></StgValue>
</operation>

<operation id="520" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:23  %tmp_30_14 = icmp ugt i32 %mB_read, 19

]]></node>
<StgValue><ssdm name="tmp_30_14"/></StgValue>
</operation>

<operation id="521" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:24  %tmp_30_15 = icmp ugt i32 %mB_read, 20

]]></node>
<StgValue><ssdm name="tmp_30_15"/></StgValue>
</operation>

<operation id="522" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:25  %tmp_30_16 = icmp ugt i32 %mB_read, 21

]]></node>
<StgValue><ssdm name="tmp_30_16"/></StgValue>
</operation>

<operation id="523" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:26  %tmp_30_17 = icmp ugt i32 %mB_read, 22

]]></node>
<StgValue><ssdm name="tmp_30_17"/></StgValue>
</operation>

<operation id="524" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:27  %tmp_30_18 = icmp ugt i32 %mB_read, 23

]]></node>
<StgValue><ssdm name="tmp_30_18"/></StgValue>
</operation>

<operation id="525" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:28  %tmp_30_19 = icmp ugt i32 %mB_read, 24

]]></node>
<StgValue><ssdm name="tmp_30_19"/></StgValue>
</operation>

<operation id="526" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:29  %tmp_30_20 = icmp ugt i32 %mB_read, 25

]]></node>
<StgValue><ssdm name="tmp_30_20"/></StgValue>
</operation>

<operation id="527" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:30  %tmp_30_21 = icmp ugt i32 %mB_read, 26

]]></node>
<StgValue><ssdm name="tmp_30_21"/></StgValue>
</operation>

<operation id="528" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:31  %tmp_30_22 = icmp ugt i32 %mB_read, 27

]]></node>
<StgValue><ssdm name="tmp_30_22"/></StgValue>
</operation>

<operation id="529" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:32  %tmp_30_23 = icmp ugt i32 %mB_read, 28

]]></node>
<StgValue><ssdm name="tmp_30_23"/></StgValue>
</operation>

<operation id="530" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:33  %tmp_30_24 = icmp ugt i32 %mB_read, 29

]]></node>
<StgValue><ssdm name="tmp_30_24"/></StgValue>
</operation>

<operation id="531" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:34  %tmp_30_25 = icmp ugt i32 %mB_read, 30

]]></node>
<StgValue><ssdm name="tmp_30_25"/></StgValue>
</operation>

<operation id="532" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader10.preheader:35  %tmp_20 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %mB_read, i32 5, i32 31)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="533" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader10.preheader:36  %icmp4 = icmp eq i27 %tmp_20, 0

]]></node>
<StgValue><ssdm name="icmp4"/></StgValue>
</operation>

<operation id="534" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:37  %tmp_30_26 = icmp ugt i32 %mB_read, 32

]]></node>
<StgValue><ssdm name="tmp_30_26"/></StgValue>
</operation>

<operation id="535" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:38  %tmp_30_27 = icmp ugt i32 %mB_read, 33

]]></node>
<StgValue><ssdm name="tmp_30_27"/></StgValue>
</operation>

<operation id="536" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:39  %tmp_30_28 = icmp ugt i32 %mB_read, 34

]]></node>
<StgValue><ssdm name="tmp_30_28"/></StgValue>
</operation>

<operation id="537" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:40  %tmp_30_29 = icmp ugt i32 %mB_read, 35

]]></node>
<StgValue><ssdm name="tmp_30_29"/></StgValue>
</operation>

<operation id="538" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:41  %tmp_30_30 = icmp ugt i32 %mB_read, 36

]]></node>
<StgValue><ssdm name="tmp_30_30"/></StgValue>
</operation>

<operation id="539" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:42  %tmp_30_31 = icmp ugt i32 %mB_read, 37

]]></node>
<StgValue><ssdm name="tmp_30_31"/></StgValue>
</operation>

<operation id="540" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:43  %tmp_30_32 = icmp ugt i32 %mB_read, 38

]]></node>
<StgValue><ssdm name="tmp_30_32"/></StgValue>
</operation>

<operation id="541" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:44  %tmp_30_33 = icmp ugt i32 %mB_read, 39

]]></node>
<StgValue><ssdm name="tmp_30_33"/></StgValue>
</operation>

<operation id="542" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:45  %tmp_30_34 = icmp ugt i32 %mB_read, 40

]]></node>
<StgValue><ssdm name="tmp_30_34"/></StgValue>
</operation>

<operation id="543" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:46  %tmp_30_35 = icmp ugt i32 %mB_read, 41

]]></node>
<StgValue><ssdm name="tmp_30_35"/></StgValue>
</operation>

<operation id="544" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:47  %tmp_30_36 = icmp ugt i32 %mB_read, 42

]]></node>
<StgValue><ssdm name="tmp_30_36"/></StgValue>
</operation>

<operation id="545" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:48  %tmp_30_37 = icmp ugt i32 %mB_read, 43

]]></node>
<StgValue><ssdm name="tmp_30_37"/></StgValue>
</operation>

<operation id="546" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:49  %tmp_30_38 = icmp ugt i32 %mB_read, 44

]]></node>
<StgValue><ssdm name="tmp_30_38"/></StgValue>
</operation>

<operation id="547" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:50  %tmp_30_39 = icmp ugt i32 %mB_read, 45

]]></node>
<StgValue><ssdm name="tmp_30_39"/></StgValue>
</operation>

<operation id="548" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:51  %tmp_30_40 = icmp ugt i32 %mB_read, 46

]]></node>
<StgValue><ssdm name="tmp_30_40"/></StgValue>
</operation>

<operation id="549" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:52  %tmp_30_41 = icmp ugt i32 %mB_read, 47

]]></node>
<StgValue><ssdm name="tmp_30_41"/></StgValue>
</operation>

<operation id="550" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:53  %tmp_30_42 = icmp ugt i32 %mB_read, 48

]]></node>
<StgValue><ssdm name="tmp_30_42"/></StgValue>
</operation>

<operation id="551" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:54  %tmp_30_43 = icmp ugt i32 %mB_read, 49

]]></node>
<StgValue><ssdm name="tmp_30_43"/></StgValue>
</operation>

<operation id="552" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:55  %tmp_30_44 = icmp ugt i32 %mB_read, 50

]]></node>
<StgValue><ssdm name="tmp_30_44"/></StgValue>
</operation>

<operation id="553" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:56  %tmp_30_45 = icmp ugt i32 %mB_read, 51

]]></node>
<StgValue><ssdm name="tmp_30_45"/></StgValue>
</operation>

<operation id="554" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:57  %tmp_30_46 = icmp ugt i32 %mB_read, 52

]]></node>
<StgValue><ssdm name="tmp_30_46"/></StgValue>
</operation>

<operation id="555" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:58  %tmp_30_47 = icmp ugt i32 %mB_read, 53

]]></node>
<StgValue><ssdm name="tmp_30_47"/></StgValue>
</operation>

<operation id="556" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:59  %tmp_30_48 = icmp ugt i32 %mB_read, 54

]]></node>
<StgValue><ssdm name="tmp_30_48"/></StgValue>
</operation>

<operation id="557" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:60  %tmp_30_49 = icmp ugt i32 %mB_read, 55

]]></node>
<StgValue><ssdm name="tmp_30_49"/></StgValue>
</operation>

<operation id="558" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:61  %tmp_30_50 = icmp ugt i32 %mB_read, 56

]]></node>
<StgValue><ssdm name="tmp_30_50"/></StgValue>
</operation>

<operation id="559" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:62  %tmp_30_51 = icmp ugt i32 %mB_read, 57

]]></node>
<StgValue><ssdm name="tmp_30_51"/></StgValue>
</operation>

<operation id="560" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:63  %tmp_30_52 = icmp ugt i32 %mB_read, 58

]]></node>
<StgValue><ssdm name="tmp_30_52"/></StgValue>
</operation>

<operation id="561" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:64  %tmp_30_53 = icmp ugt i32 %mB_read, 59

]]></node>
<StgValue><ssdm name="tmp_30_53"/></StgValue>
</operation>

<operation id="562" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:65  %tmp_30_54 = icmp ugt i32 %mB_read, 60

]]></node>
<StgValue><ssdm name="tmp_30_54"/></StgValue>
</operation>

<operation id="563" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:66  %tmp_30_55 = icmp ugt i32 %mB_read, 61

]]></node>
<StgValue><ssdm name="tmp_30_55"/></StgValue>
</operation>

<operation id="564" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:67  %tmp_30_56 = icmp ugt i32 %mB_read, 62

]]></node>
<StgValue><ssdm name="tmp_30_56"/></StgValue>
</operation>

<operation id="565" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader10.preheader:68  %tmp_21 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %mB_read, i32 6, i32 31)

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="566" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader10.preheader:69  %icmp5 = icmp eq i26 %tmp_21, 0

]]></node>
<StgValue><ssdm name="icmp5"/></StgValue>
</operation>

<operation id="567" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:70  %tmp_30_57 = icmp ugt i32 %mB_read, 64

]]></node>
<StgValue><ssdm name="tmp_30_57"/></StgValue>
</operation>

<operation id="568" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:71  %tmp_30_58 = icmp ugt i32 %mB_read, 65

]]></node>
<StgValue><ssdm name="tmp_30_58"/></StgValue>
</operation>

<operation id="569" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:72  %tmp_30_59 = icmp ugt i32 %mB_read, 66

]]></node>
<StgValue><ssdm name="tmp_30_59"/></StgValue>
</operation>

<operation id="570" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:73  %tmp_30_60 = icmp ugt i32 %mB_read, 67

]]></node>
<StgValue><ssdm name="tmp_30_60"/></StgValue>
</operation>

<operation id="571" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:74  %tmp_30_61 = icmp ugt i32 %mB_read, 68

]]></node>
<StgValue><ssdm name="tmp_30_61"/></StgValue>
</operation>

<operation id="572" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:75  %tmp_30_62 = icmp ugt i32 %mB_read, 69

]]></node>
<StgValue><ssdm name="tmp_30_62"/></StgValue>
</operation>

<operation id="573" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:76  %tmp_30_63 = icmp ugt i32 %mB_read, 70

]]></node>
<StgValue><ssdm name="tmp_30_63"/></StgValue>
</operation>

<operation id="574" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:77  %tmp_30_64 = icmp ugt i32 %mB_read, 71

]]></node>
<StgValue><ssdm name="tmp_30_64"/></StgValue>
</operation>

<operation id="575" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:78  %tmp_30_65 = icmp ugt i32 %mB_read, 72

]]></node>
<StgValue><ssdm name="tmp_30_65"/></StgValue>
</operation>

<operation id="576" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:79  %tmp_30_66 = icmp ugt i32 %mB_read, 73

]]></node>
<StgValue><ssdm name="tmp_30_66"/></StgValue>
</operation>

<operation id="577" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:80  %tmp_30_67 = icmp ugt i32 %mB_read, 74

]]></node>
<StgValue><ssdm name="tmp_30_67"/></StgValue>
</operation>

<operation id="578" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:81  %tmp_30_68 = icmp ugt i32 %mB_read, 75

]]></node>
<StgValue><ssdm name="tmp_30_68"/></StgValue>
</operation>

<operation id="579" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:82  %tmp_30_69 = icmp ugt i32 %mB_read, 76

]]></node>
<StgValue><ssdm name="tmp_30_69"/></StgValue>
</operation>

<operation id="580" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:83  %tmp_30_70 = icmp ugt i32 %mB_read, 77

]]></node>
<StgValue><ssdm name="tmp_30_70"/></StgValue>
</operation>

<operation id="581" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:84  %tmp_30_71 = icmp ugt i32 %mB_read, 78

]]></node>
<StgValue><ssdm name="tmp_30_71"/></StgValue>
</operation>

<operation id="582" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:85  %tmp_30_72 = icmp ugt i32 %mB_read, 79

]]></node>
<StgValue><ssdm name="tmp_30_72"/></StgValue>
</operation>

<operation id="583" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:86  %tmp_30_73 = icmp ugt i32 %mB_read, 80

]]></node>
<StgValue><ssdm name="tmp_30_73"/></StgValue>
</operation>

<operation id="584" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:87  %tmp_30_74 = icmp ugt i32 %mB_read, 81

]]></node>
<StgValue><ssdm name="tmp_30_74"/></StgValue>
</operation>

<operation id="585" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:88  %tmp_30_75 = icmp ugt i32 %mB_read, 82

]]></node>
<StgValue><ssdm name="tmp_30_75"/></StgValue>
</operation>

<operation id="586" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:89  %tmp_30_76 = icmp ugt i32 %mB_read, 83

]]></node>
<StgValue><ssdm name="tmp_30_76"/></StgValue>
</operation>

<operation id="587" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:90  %tmp_30_77 = icmp ugt i32 %mB_read, 84

]]></node>
<StgValue><ssdm name="tmp_30_77"/></StgValue>
</operation>

<operation id="588" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:91  %tmp_30_78 = icmp ugt i32 %mB_read, 85

]]></node>
<StgValue><ssdm name="tmp_30_78"/></StgValue>
</operation>

<operation id="589" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:92  %tmp_30_79 = icmp ugt i32 %mB_read, 86

]]></node>
<StgValue><ssdm name="tmp_30_79"/></StgValue>
</operation>

<operation id="590" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:93  %tmp_30_80 = icmp ugt i32 %mB_read, 87

]]></node>
<StgValue><ssdm name="tmp_30_80"/></StgValue>
</operation>

<operation id="591" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:94  %tmp_30_81 = icmp ugt i32 %mB_read, 88

]]></node>
<StgValue><ssdm name="tmp_30_81"/></StgValue>
</operation>

<operation id="592" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:95  %tmp_30_82 = icmp ugt i32 %mB_read, 89

]]></node>
<StgValue><ssdm name="tmp_30_82"/></StgValue>
</operation>

<operation id="593" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:96  %tmp_30_83 = icmp ugt i32 %mB_read, 90

]]></node>
<StgValue><ssdm name="tmp_30_83"/></StgValue>
</operation>

<operation id="594" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:97  %tmp_30_84 = icmp ugt i32 %mB_read, 91

]]></node>
<StgValue><ssdm name="tmp_30_84"/></StgValue>
</operation>

<operation id="595" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:98  %tmp_30_85 = icmp ugt i32 %mB_read, 92

]]></node>
<StgValue><ssdm name="tmp_30_85"/></StgValue>
</operation>

<operation id="596" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:99  %tmp_30_86 = icmp ugt i32 %mB_read, 93

]]></node>
<StgValue><ssdm name="tmp_30_86"/></StgValue>
</operation>

<operation id="597" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:100  %tmp_30_87 = icmp ugt i32 %mB_read, 94

]]></node>
<StgValue><ssdm name="tmp_30_87"/></StgValue>
</operation>

<operation id="598" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:101  %tmp_30_88 = icmp ugt i32 %mB_read, 95

]]></node>
<StgValue><ssdm name="tmp_30_88"/></StgValue>
</operation>

<operation id="599" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:102  %tmp_30_89 = icmp ugt i32 %mB_read, 96

]]></node>
<StgValue><ssdm name="tmp_30_89"/></StgValue>
</operation>

<operation id="600" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:103  %tmp_30_90 = icmp ugt i32 %mB_read, 97

]]></node>
<StgValue><ssdm name="tmp_30_90"/></StgValue>
</operation>

<operation id="601" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:104  %tmp_30_91 = icmp ugt i32 %mB_read, 98

]]></node>
<StgValue><ssdm name="tmp_30_91"/></StgValue>
</operation>

<operation id="602" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:105  %tmp_30_92 = icmp ugt i32 %mB_read, 99

]]></node>
<StgValue><ssdm name="tmp_30_92"/></StgValue>
</operation>

<operation id="603" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader:106  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="604" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten1 = phi i14 [ 0, %.preheader10.preheader ], [ %indvar_flatten_next2, %.loopexit9 ]

]]></node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="605" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:1  %i_1 = phi i7 [ 0, %.preheader10.preheader ], [ %i_1_mid2, %.loopexit9 ]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="606" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:2  %j_1 = phi i7 [ 0, %.preheader10.preheader ], [ %j_5, %.loopexit9 ]

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="607" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3  %exitcond_flatten1 = icmp eq i14 %indvar_flatten1, -6384

]]></node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="608" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %indvar_flatten_next2 = add i14 %indvar_flatten1, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next2"/></StgValue>
</operation>

<operation id="609" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_flatten1, label %.preheader.preheader, label %.preheader10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="610" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader10:2  %exitcond1 = icmp eq i7 %j_1, -28

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="611" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader10:3  %j_1_mid2 = select i1 %exitcond1, i7 0, i7 %j_1

]]></node>
<StgValue><ssdm name="j_1_mid2"/></StgValue>
</operation>

<operation id="612" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader10:4  %i_3 = add i7 1, %i_1

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="613" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader10:5  %i_1_mid2 = select i1 %exitcond1, i7 %i_3, i7 %i_1

]]></node>
<StgValue><ssdm name="i_1_mid2"/></StgValue>
</operation>

<operation id="614" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="7">
<![CDATA[
.preheader10:6  %i_1_cast7 = zext i7 %i_1_mid2 to i32

]]></node>
<StgValue><ssdm name="i_1_cast7"/></StgValue>
</operation>

<operation id="615" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:8  %tmp_9 = icmp ult i32 %i_1_cast7, %mC_read

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="616" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="626" bw="32" op_0_bw="7">
<![CDATA[
.preheader10:410  %j_1_cast6 = zext i7 %j_1_mid2 to i32

]]></node>
<StgValue><ssdm name="j_1_cast6"/></StgValue>
</operation>

<operation id="617" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="632" bw="8" op_0_bw="7">
<![CDATA[
.preheader10:416  %j_1_cast6_cast2 = zext i7 %j_1_mid2 to i8

]]></node>
<StgValue><ssdm name="j_1_cast6_cast2"/></StgValue>
</operation>

<operation id="618" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="635" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader10:419  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="619" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="637" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:421  %tmp_18 = icmp ult i32 %j_1_cast6, %nC_read

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="620" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:422  %tmp_19 = and i1 %tmp_9, %tmp_18

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="621" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="639" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:423  br i1 %tmp_19, label %5, label %.loopexit9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="622" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5658">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="647" bw="64" op_0_bw="7">
<![CDATA[
:0  %tmp_131 = zext i7 %j_1_mid2 to i64

]]></node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="623" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5658">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="648" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arrayB_addr_1 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_131

]]></node>
<StgValue><ssdm name="arrayB_addr_1"/></StgValue>
</operation>

<operation id="624" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5658">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="649" bw="32" op_0_bw="14">
<![CDATA[
:2  %arrayB_load = load i32* %arrayB_addr_1, align 4

]]></node>
<StgValue><ssdm name="arrayB_load"/></StgValue>
</operation>

<operation id="625" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5659">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="655" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.0:0  br i1 %icmp, label %._crit_edge14.1, label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="626" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5660">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="657" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %p_addr106 = add i8 %j_1_cast6_cast2, 100

]]></node>
<StgValue><ssdm name="p_addr106"/></StgValue>
</operation>

<operation id="627" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5660">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="658" bw="64" op_0_bw="8">
<![CDATA[
:1  %tmp_133 = zext i8 %p_addr106 to i64

]]></node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="628" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5660">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="659" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_2 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_133

]]></node>
<StgValue><ssdm name="arrayB_addr_2"/></StgValue>
</operation>

<operation id="629" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5660">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="660" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_1 = load i32* %arrayB_addr_2, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_1"/></StgValue>
</operation>

<operation id="630" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5661">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="668" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.1:0  br i1 %tmp_30_2, label %8, label %._crit_edge14.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="631" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5662">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="681" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.2:0  br i1 %icmp1, label %._crit_edge14.3, label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="632" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5663">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="694" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.3:0  br i1 %tmp_30_4, label %10, label %._crit_edge14.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="633" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5664">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="707" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.4:0  br i1 %tmp_30_5, label %11, label %._crit_edge14.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="634" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5665">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="720" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.5:0  br i1 %tmp_30_6, label %12, label %._crit_edge14.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="635" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5666">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="733" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.6:0  br i1 %icmp2, label %._crit_edge14.7, label %13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="636" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5667">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="746" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.7:0  br i1 %tmp_30_8, label %14, label %._crit_edge14.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="637" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5668">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="760" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.8:0  br i1 %tmp_30_9, label %15, label %._crit_edge14.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="638" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5669">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="773" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.9:0  br i1 %tmp_30_s, label %16, label %._crit_edge14.10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="639" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5670">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="786" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.10:0  br i1 %tmp_30_1, label %17, label %._crit_edge14.11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="640" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5671">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="799" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.11:0  br i1 %tmp_30_3, label %18, label %._crit_edge14.12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="641" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5672">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="812" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.12:0  br i1 %tmp_30_7, label %19, label %._crit_edge14.13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="642" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5673">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="825" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.13:0  br i1 %tmp_30_10, label %20, label %._crit_edge14.14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="643" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5674">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="838" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.14:0  br i1 %icmp3, label %._crit_edge14.15, label %21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="644" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5675">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="851" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.15:0  br i1 %tmp_30_11, label %22, label %._crit_edge14.16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="645" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5676">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="865" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.16:0  br i1 %tmp_30_12, label %23, label %._crit_edge14.17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="646" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5677">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="879" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.17:0  br i1 %tmp_30_13, label %24, label %._crit_edge14.18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="647" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5678">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="893" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.18:0  br i1 %tmp_30_14, label %25, label %._crit_edge14.19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="648" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5679">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="907" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.19:0  br i1 %tmp_30_15, label %26, label %._crit_edge14.20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="649" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5680">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="920" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.20:0  br i1 %tmp_30_16, label %27, label %._crit_edge14.21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="650" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5681">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="933" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.21:0  br i1 %tmp_30_17, label %28, label %._crit_edge14.22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="651" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5682">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="946" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.22:0  br i1 %tmp_30_18, label %29, label %._crit_edge14.23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="652" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5683">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="959" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.23:0  br i1 %tmp_30_19, label %30, label %._crit_edge14.24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="653" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5684">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="972" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.24:0  br i1 %tmp_30_20, label %31, label %._crit_edge14.25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="654" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5685">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="985" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.25:0  br i1 %tmp_30_21, label %32, label %._crit_edge14.26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="655" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5686">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="998" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.26:0  br i1 %tmp_30_22, label %33, label %._crit_edge14.27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="656" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5687">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1011" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.27:0  br i1 %tmp_30_23, label %34, label %._crit_edge14.28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="657" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5688">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1024" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.28:0  br i1 %tmp_30_24, label %35, label %._crit_edge14.29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="658" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5689">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1037" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.29:0  br i1 %tmp_30_25, label %36, label %._crit_edge14.30

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="659" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5690">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1050" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.30:0  br i1 %icmp4, label %._crit_edge14.31, label %37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="660" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5691">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1064" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.31:0  br i1 %tmp_30_26, label %38, label %._crit_edge14.32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="661" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5692">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1077" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.32:0  br i1 %tmp_30_27, label %39, label %._crit_edge14.33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="662" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5693">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1091" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.33:0  br i1 %tmp_30_28, label %40, label %._crit_edge14.34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="663" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5694">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.34:0  br i1 %tmp_30_29, label %41, label %._crit_edge14.35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="664" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5695">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.35:0  br i1 %tmp_30_30, label %42, label %._crit_edge14.36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="665" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5696">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.36:0  br i1 %tmp_30_31, label %43, label %._crit_edge14.37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="666" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5697">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.37:0  br i1 %tmp_30_32, label %44, label %._crit_edge14.38

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="667" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5698">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.38:0  br i1 %tmp_30_33, label %45, label %._crit_edge14.39

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="668" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5699">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.39:0  br i1 %tmp_30_34, label %46, label %._crit_edge14.40

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="669" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5700">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.40:0  br i1 %tmp_30_35, label %47, label %._crit_edge14.41

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="670" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5701">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1201" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.41:0  br i1 %tmp_30_36, label %48, label %._crit_edge14.42

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="671" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5702">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.42:0  br i1 %tmp_30_37, label %49, label %._crit_edge14.43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="672" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5703">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1227" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.43:0  br i1 %tmp_30_38, label %50, label %._crit_edge14.44

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="673" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5704">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1240" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.44:0  br i1 %tmp_30_39, label %51, label %._crit_edge14.45

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="674" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5705">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.45:0  br i1 %tmp_30_40, label %52, label %._crit_edge14.46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="675" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5706">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1266" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.46:0  br i1 %tmp_30_41, label %53, label %._crit_edge14.47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="676" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5707">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1279" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.47:0  br i1 %tmp_30_42, label %54, label %._crit_edge14.48

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="677" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5708">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1292" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.48:0  br i1 %tmp_30_43, label %55, label %._crit_edge14.49

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="678" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5709">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1305" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.49:0  br i1 %tmp_30_44, label %56, label %._crit_edge14.50

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="679" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5710">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1318" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.50:0  br i1 %tmp_30_45, label %57, label %._crit_edge14.51

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="680" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5711">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1331" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.51:0  br i1 %tmp_30_46, label %58, label %._crit_edge14.52

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="681" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5712">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1344" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.52:0  br i1 %tmp_30_47, label %59, label %._crit_edge14.53

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="682" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5713">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1357" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.53:0  br i1 %tmp_30_48, label %60, label %._crit_edge14.54

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="683" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5714">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1370" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.54:0  br i1 %tmp_30_49, label %61, label %._crit_edge14.55

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="684" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5715">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1383" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.55:0  br i1 %tmp_30_50, label %62, label %._crit_edge14.56

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="685" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5716">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1396" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.56:0  br i1 %tmp_30_51, label %63, label %._crit_edge14.57

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="686" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5717">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1409" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.57:0  br i1 %tmp_30_52, label %64, label %._crit_edge14.58

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="687" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5718">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1422" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.58:0  br i1 %tmp_30_53, label %65, label %._crit_edge14.59

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="688" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5719">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1435" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.59:0  br i1 %tmp_30_54, label %66, label %._crit_edge14.60

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="689" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5720">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1448" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.60:0  br i1 %tmp_30_55, label %67, label %._crit_edge14.61

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="690" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5721">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1461" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.61:0  br i1 %tmp_30_56, label %68, label %._crit_edge14.62

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="691" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5722">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1475" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.62:0  br i1 %icmp5, label %._crit_edge14.63, label %69

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="692" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5723">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1489" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.63:0  br i1 %tmp_30_57, label %70, label %._crit_edge14.64

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="693" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5724">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1502" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.64:0  br i1 %tmp_30_58, label %71, label %._crit_edge14.65

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="694" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5725">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1516" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.65:0  br i1 %tmp_30_59, label %72, label %._crit_edge14.66

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="695" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5726">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1530" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.66:0  br i1 %tmp_30_60, label %73, label %._crit_edge14.67

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="696" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5727">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1544" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.67:0  br i1 %tmp_30_61, label %74, label %._crit_edge14.68

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="697" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5728">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1558" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.68:0  br i1 %tmp_30_62, label %75, label %._crit_edge14.69

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="698" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5729">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1572" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.69:0  br i1 %tmp_30_63, label %76, label %._crit_edge14.70

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="699" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5730">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1586" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.70:0  br i1 %tmp_30_64, label %77, label %._crit_edge14.71

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="700" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5731">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1600" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.71:0  br i1 %tmp_30_65, label %78, label %._crit_edge14.72

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="701" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5732">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1614" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.72:0  br i1 %tmp_30_66, label %79, label %._crit_edge14.73

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="702" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5733">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1628" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.73:0  br i1 %tmp_30_67, label %80, label %._crit_edge14.74

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="703" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5734">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1642" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.74:0  br i1 %tmp_30_68, label %81, label %._crit_edge14.75

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="704" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5735">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1656" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.75:0  br i1 %tmp_30_69, label %82, label %._crit_edge14.76

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="705" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5736">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1670" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.76:0  br i1 %tmp_30_70, label %83, label %._crit_edge14.77

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="706" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5737">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1684" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.77:0  br i1 %tmp_30_71, label %84, label %._crit_edge14.78

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="707" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5738">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1698" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.78:0  br i1 %tmp_30_72, label %85, label %._crit_edge14.79

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="708" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5739">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1712" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.79:0  br i1 %tmp_30_73, label %86, label %._crit_edge14.80

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="709" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5740">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1726" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.80:0  br i1 %tmp_30_74, label %87, label %._crit_edge14.81

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="710" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5741">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1739" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.81:0  br i1 %tmp_30_75, label %88, label %._crit_edge14.82

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="711" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5742">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1752" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.82:0  br i1 %tmp_30_76, label %89, label %._crit_edge14.83

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="712" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5743">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1765" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.83:0  br i1 %tmp_30_77, label %90, label %._crit_edge14.84

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="713" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5744">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1778" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.84:0  br i1 %tmp_30_78, label %91, label %._crit_edge14.85

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="714" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5745">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1791" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.85:0  br i1 %tmp_30_79, label %92, label %._crit_edge14.86

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="715" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5746">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1804" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.86:0  br i1 %tmp_30_80, label %93, label %._crit_edge14.87

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="716" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5747">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1817" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.87:0  br i1 %tmp_30_81, label %94, label %._crit_edge14.88

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="717" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5748">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1830" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.88:0  br i1 %tmp_30_82, label %95, label %._crit_edge14.89

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="718" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5749">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1843" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.89:0  br i1 %tmp_30_83, label %96, label %._crit_edge14.90

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="719" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5750">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1856" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.90:0  br i1 %tmp_30_84, label %97, label %._crit_edge14.91

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="720" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5751">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1869" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.91:0  br i1 %tmp_30_85, label %98, label %._crit_edge14.92

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="721" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5752">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1882" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.92:0  br i1 %tmp_30_86, label %99, label %._crit_edge14.93

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="722" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5753">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1895" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.93:0  br i1 %tmp_30_87, label %100, label %._crit_edge14.94

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="723" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5754">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1908" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.94:0  br i1 %tmp_30_88, label %101, label %._crit_edge14.95

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="724" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5755">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1921" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.95:0  br i1 %tmp_30_89, label %102, label %._crit_edge14.96

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="725" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5756">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1934" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.96:0  br i1 %tmp_30_90, label %103, label %._crit_edge14.97

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="726" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5757">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1947" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.97:0  br i1 %tmp_30_91, label %104, label %._crit_edge14.98

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="727" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5758">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1960" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.98:0  br i1 %tmp_30_92, label %105, label %._crit_edge14.99

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="728" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5759">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1973" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge14.99:0  br label %.loopexit9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="729" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5760">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1975" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.loopexit9:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str5, i32 %tmp_33) nounwind

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="730" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5760">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1976" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit9:1  %j_5 = add i7 %j_1_mid2, 1

]]></node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="731" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5760">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1977" bw="0" op_0_bw="0">
<![CDATA[
.loopexit9:2  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="732" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="15" op_0_bw="7">
<![CDATA[
.preheader10:7  %i_1_cast7_cast = zext i7 %i_1_mid2 to i15

]]></node>
<StgValue><ssdm name="i_1_cast7_cast"/></StgValue>
</operation>

<operation id="733" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader10:9  %p_addr2 = mul i15 100, %i_1_cast7_cast

]]></node>
<StgValue><ssdm name="p_addr2"/></StgValue>
</operation>

<operation id="734" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="14" op_0_bw="15">
<![CDATA[
.preheader10:10  %tmp_232 = trunc i15 %p_addr2 to i14

]]></node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="735" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="628" bw="9" op_0_bw="7">
<![CDATA[
.preheader10:412  %j_1_cast6_cast1059_cast1 = zext i7 %j_1_mid2 to i9

]]></node>
<StgValue><ssdm name="j_1_cast6_cast1059_cast1"/></StgValue>
</operation>

<operation id="736" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5658">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="649" bw="32" op_0_bw="14">
<![CDATA[
:2  %arrayB_load = load i32* %arrayB_addr_1, align 4

]]></node>
<StgValue><ssdm name="arrayB_load"/></StgValue>
</operation>

<operation id="737" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5660">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="660" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_1 = load i32* %arrayB_addr_2, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_1"/></StgValue>
</operation>

<operation id="738" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5761">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="670" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %p_addr107 = add i9 %j_1_cast6_cast1059_cast1, 200

]]></node>
<StgValue><ssdm name="p_addr107"/></StgValue>
</operation>

<operation id="739" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5761">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="671" bw="64" op_0_bw="9">
<![CDATA[
:1  %tmp_134 = zext i9 %p_addr107 to i64

]]></node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="740" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5761">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="672" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_3 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_134

]]></node>
<StgValue><ssdm name="arrayB_addr_3"/></StgValue>
</operation>

<operation id="741" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5761">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="673" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_2 = load i32* %arrayB_addr_3, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_2"/></StgValue>
</operation>

<operation id="742" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5762">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="683" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %p_addr108 = add i9 %j_1_cast6_cast1059_cast1, -212

]]></node>
<StgValue><ssdm name="p_addr108"/></StgValue>
</operation>

<operation id="743" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5762">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="684" bw="64" op_0_bw="9">
<![CDATA[
:1  %tmp_135 = zext i9 %p_addr108 to i64

]]></node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="744" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5762">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="685" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_4 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_135

]]></node>
<StgValue><ssdm name="arrayB_addr_4"/></StgValue>
</operation>

<operation id="745" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5762">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="686" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_3 = load i32* %arrayB_addr_4, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="746" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:11  %p_addr3 = or i14 %tmp_232, 1

]]></node>
<StgValue><ssdm name="p_addr3"/></StgValue>
</operation>

<operation id="747" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:12  %tmp_14 = zext i14 %p_addr3 to i64

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="748" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:13  %arrayA_addr_1 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_14

]]></node>
<StgValue><ssdm name="arrayA_addr_1"/></StgValue>
</operation>

<operation id="749" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:14  %arrayA_load_1 = load i32* %arrayA_addr_1, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_1"/></StgValue>
</operation>

<operation id="750" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="623" bw="64" op_0_bw="15">
<![CDATA[
.preheader10:407  %tmp_127 = zext i15 %p_addr2 to i64

]]></node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="751" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="624" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:408  %arrayA_addr_100 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_127

]]></node>
<StgValue><ssdm name="arrayA_addr_100"/></StgValue>
</operation>

<operation id="752" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="625" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:409  %arrayA_load = load i32* %arrayA_addr_100, align 16

]]></node>
<StgValue><ssdm name="arrayA_load"/></StgValue>
</operation>

<operation id="753" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="629" bw="10" op_0_bw="7">
<![CDATA[
.preheader10:413  %j_1_cast6_cast1059_cast2 = zext i7 %j_1_mid2 to i10

]]></node>
<StgValue><ssdm name="j_1_cast6_cast1059_cast2"/></StgValue>
</operation>

<operation id="754" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="633" bw="14" op_0_bw="7">
<![CDATA[
.preheader10:417  %j_1_cast6_cast = zext i7 %j_1_mid2 to i14

]]></node>
<StgValue><ssdm name="j_1_cast6_cast"/></StgValue>
</operation>

<operation id="755" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5763">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="641" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr102 = add i14 %j_1_cast6_cast, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr102"/></StgValue>
</operation>

<operation id="756" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5763">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="642" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_129 = zext i14 %p_addr102 to i64

]]></node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="757" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5763">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="643" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayC_addr = getelementptr [10000 x i64]* %arrayC, i64 0, i64 %tmp_129

]]></node>
<StgValue><ssdm name="arrayC_addr"/></StgValue>
</operation>

<operation id="758" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5763">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="644" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:3  store i64 0, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="759" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5763">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="645" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_s, label %._crit_edge14.0, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="760" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5761">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="673" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_2 = load i32* %arrayB_addr_3, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_2"/></StgValue>
</operation>

<operation id="761" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5762">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="686" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_3 = load i32* %arrayB_addr_4, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_3"/></StgValue>
</operation>

<operation id="762" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5764">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="696" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %p_addr109 = add i10 %j_1_cast6_cast1059_cast2, 400

]]></node>
<StgValue><ssdm name="p_addr109"/></StgValue>
</operation>

<operation id="763" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5764">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="697" bw="64" op_0_bw="10">
<![CDATA[
:1  %tmp_136 = zext i10 %p_addr109 to i64

]]></node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="764" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5764">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="698" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_5 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_136

]]></node>
<StgValue><ssdm name="arrayB_addr_5"/></StgValue>
</operation>

<operation id="765" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5764">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="699" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_4 = load i32* %arrayB_addr_5, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_4"/></StgValue>
</operation>

<operation id="766" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5765">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="709" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %p_addr110 = add i10 %j_1_cast6_cast1059_cast2, 500

]]></node>
<StgValue><ssdm name="p_addr110"/></StgValue>
</operation>

<operation id="767" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5765">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="710" bw="64" op_0_bw="10">
<![CDATA[
:1  %tmp_137 = zext i10 %p_addr110 to i64

]]></node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="768" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5765">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="711" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_6 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_137

]]></node>
<StgValue><ssdm name="arrayB_addr_6"/></StgValue>
</operation>

<operation id="769" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5765">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="712" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_5 = load i32* %arrayB_addr_6, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_5"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="770" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:14  %arrayA_load_1 = load i32* %arrayA_addr_1, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_1"/></StgValue>
</operation>

<operation id="771" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:15  %p_addr4 = or i14 %tmp_232, 2

]]></node>
<StgValue><ssdm name="p_addr4"/></StgValue>
</operation>

<operation id="772" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:16  %tmp_16 = zext i14 %p_addr4 to i64

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="773" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:17  %arrayA_addr_2 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_16

]]></node>
<StgValue><ssdm name="arrayA_addr_2"/></StgValue>
</operation>

<operation id="774" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:18  %arrayA_load_2 = load i32* %arrayA_addr_2, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_2"/></StgValue>
</operation>

<operation id="775" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:19  %p_addr5 = or i14 %tmp_232, 3

]]></node>
<StgValue><ssdm name="p_addr5"/></StgValue>
</operation>

<operation id="776" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:20  %tmp_22 = zext i14 %p_addr5 to i64

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="777" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:21  %arrayA_addr_3 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_22

]]></node>
<StgValue><ssdm name="arrayA_addr_3"/></StgValue>
</operation>

<operation id="778" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:22  %arrayA_load_3 = load i32* %arrayA_addr_3, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_3"/></StgValue>
</operation>

<operation id="779" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="625" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:409  %arrayA_load = load i32* %arrayA_addr_100, align 16

]]></node>
<StgValue><ssdm name="arrayA_load"/></StgValue>
</operation>

<operation id="780" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5764">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="699" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_4 = load i32* %arrayB_addr_5, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_4"/></StgValue>
</operation>

<operation id="781" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5765">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="712" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_5 = load i32* %arrayB_addr_6, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_5"/></StgValue>
</operation>

<operation id="782" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5766">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="722" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %p_addr111 = add i10 %j_1_cast6_cast1059_cast2, -424

]]></node>
<StgValue><ssdm name="p_addr111"/></StgValue>
</operation>

<operation id="783" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5766">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="723" bw="64" op_0_bw="10">
<![CDATA[
:1  %tmp_138 = zext i10 %p_addr111 to i64

]]></node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="784" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5766">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="724" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_7 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_138

]]></node>
<StgValue><ssdm name="arrayB_addr_7"/></StgValue>
</operation>

<operation id="785" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5766">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="725" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_6 = load i32* %arrayB_addr_7, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_6"/></StgValue>
</operation>

<operation id="786" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5767">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="735" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %p_addr112 = add i10 %j_1_cast6_cast1059_cast2, -324

]]></node>
<StgValue><ssdm name="p_addr112"/></StgValue>
</operation>

<operation id="787" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5767">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="736" bw="64" op_0_bw="10">
<![CDATA[
:1  %tmp_139 = zext i10 %p_addr112 to i64

]]></node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="788" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5767">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="737" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_8 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_139

]]></node>
<StgValue><ssdm name="arrayB_addr_8"/></StgValue>
</operation>

<operation id="789" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5767">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="738" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_7 = load i32* %arrayB_addr_8, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="790" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:18  %arrayA_load_2 = load i32* %arrayA_addr_2, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_2"/></StgValue>
</operation>

<operation id="791" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:22  %arrayA_load_3 = load i32* %arrayA_addr_3, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_3"/></StgValue>
</operation>

<operation id="792" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:23  %p_addr6 = add i14 4, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr6"/></StgValue>
</operation>

<operation id="793" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:24  %tmp_23 = zext i14 %p_addr6 to i64

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="794" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:25  %arrayA_addr_4 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_23

]]></node>
<StgValue><ssdm name="arrayA_addr_4"/></StgValue>
</operation>

<operation id="795" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:26  %arrayA_load_4 = load i32* %arrayA_addr_4, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_4"/></StgValue>
</operation>

<operation id="796" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:27  %p_addr7 = add i14 5, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr7"/></StgValue>
</operation>

<operation id="797" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:28  %tmp_24 = zext i14 %p_addr7 to i64

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="798" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:29  %arrayA_addr_5 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_24

]]></node>
<StgValue><ssdm name="arrayA_addr_5"/></StgValue>
</operation>

<operation id="799" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:30  %arrayA_load_5 = load i32* %arrayA_addr_5, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_5"/></StgValue>
</operation>

<operation id="800" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="630" bw="11" op_0_bw="7">
<![CDATA[
.preheader10:414  %j_1_cast6_cast1059_cast3 = zext i7 %j_1_mid2 to i11

]]></node>
<StgValue><ssdm name="j_1_cast6_cast1059_cast3"/></StgValue>
</operation>

<operation id="801" st_id="9" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5658">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_36 = mul nsw i32 %arrayB_load, %arrayA_load

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="802" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5766">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="725" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_6 = load i32* %arrayB_addr_7, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_6"/></StgValue>
</operation>

<operation id="803" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5767">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="738" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_7 = load i32* %arrayB_addr_8, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_7"/></StgValue>
</operation>

<operation id="804" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5768">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="748" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %p_addr113 = add i9 %j_1_cast6_cast1059_cast1, -224

]]></node>
<StgValue><ssdm name="p_addr113"/></StgValue>
</operation>

<operation id="805" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5768">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="749" bw="10" op_0_bw="9">
<![CDATA[
:1  %p_addr116_cast = sext i9 %p_addr113 to i10

]]></node>
<StgValue><ssdm name="p_addr116_cast"/></StgValue>
</operation>

<operation id="806" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5768">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="750" bw="64" op_0_bw="10">
<![CDATA[
:2  %tmp_140 = zext i10 %p_addr116_cast to i64

]]></node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="807" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5768">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="751" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_addr_9 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_140

]]></node>
<StgValue><ssdm name="arrayB_addr_9"/></StgValue>
</operation>

<operation id="808" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5768">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="752" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_8 = load i32* %arrayB_addr_9, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_8"/></StgValue>
</operation>

<operation id="809" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5769">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="762" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %p_addr114 = add i11 %j_1_cast6_cast1059_cast3, 900

]]></node>
<StgValue><ssdm name="p_addr114"/></StgValue>
</operation>

<operation id="810" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5769">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="763" bw="64" op_0_bw="11">
<![CDATA[
:1  %tmp_141 = zext i11 %p_addr114 to i64

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="811" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5769">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="764" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_10 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_141

]]></node>
<StgValue><ssdm name="arrayB_addr_10"/></StgValue>
</operation>

<operation id="812" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5769">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="765" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_9 = load i32* %arrayB_addr_10, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_9"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="813" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:26  %arrayA_load_4 = load i32* %arrayA_addr_4, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_4"/></StgValue>
</operation>

<operation id="814" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:30  %arrayA_load_5 = load i32* %arrayA_addr_5, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_5"/></StgValue>
</operation>

<operation id="815" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:31  %p_addr8 = add i14 6, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr8"/></StgValue>
</operation>

<operation id="816" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:32  %tmp_27 = zext i14 %p_addr8 to i64

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="817" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:33  %arrayA_addr_6 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_27

]]></node>
<StgValue><ssdm name="arrayA_addr_6"/></StgValue>
</operation>

<operation id="818" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:34  %arrayA_load_6 = load i32* %arrayA_addr_6, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_6"/></StgValue>
</operation>

<operation id="819" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:35  %p_addr9 = add i14 7, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr9"/></StgValue>
</operation>

<operation id="820" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:36  %tmp_30 = zext i14 %p_addr9 to i64

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="821" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:37  %arrayA_addr_7 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_30

]]></node>
<StgValue><ssdm name="arrayA_addr_7"/></StgValue>
</operation>

<operation id="822" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:38  %arrayA_load_7 = load i32* %arrayA_addr_7, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_7"/></StgValue>
</operation>

<operation id="823" st_id="10" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5658">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_36 = mul nsw i32 %arrayB_load, %arrayA_load

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="824" st_id="10" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5660">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_1 = mul nsw i32 %arrayA_load_1, %arrayB_load_1

]]></node>
<StgValue><ssdm name="tmp_32_1"/></StgValue>
</operation>

<operation id="825" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5768">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="752" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_8 = load i32* %arrayB_addr_9, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_8"/></StgValue>
</operation>

<operation id="826" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5769">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="765" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_9 = load i32* %arrayB_addr_10, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_9"/></StgValue>
</operation>

<operation id="827" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5770">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="775" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %p_addr115 = add i11 %j_1_cast6_cast1059_cast3, 1000

]]></node>
<StgValue><ssdm name="p_addr115"/></StgValue>
</operation>

<operation id="828" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5770">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="776" bw="64" op_0_bw="11">
<![CDATA[
:1  %tmp_142 = zext i11 %p_addr115 to i64

]]></node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="829" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5770">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="777" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_11 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_142

]]></node>
<StgValue><ssdm name="arrayB_addr_11"/></StgValue>
</operation>

<operation id="830" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5770">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="778" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_10 = load i32* %arrayB_addr_11, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_10"/></StgValue>
</operation>

<operation id="831" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5771">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="788" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %p_addr116 = add i11 %j_1_cast6_cast1059_cast3, -948

]]></node>
<StgValue><ssdm name="p_addr116"/></StgValue>
</operation>

<operation id="832" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5771">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="789" bw="64" op_0_bw="11">
<![CDATA[
:1  %tmp_143 = zext i11 %p_addr116 to i64

]]></node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="833" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5771">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="790" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_12 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_143

]]></node>
<StgValue><ssdm name="arrayB_addr_12"/></StgValue>
</operation>

<operation id="834" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5771">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="791" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_11 = load i32* %arrayB_addr_12, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_11"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="835" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:34  %arrayA_load_6 = load i32* %arrayA_addr_6, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_6"/></StgValue>
</operation>

<operation id="836" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:38  %arrayA_load_7 = load i32* %arrayA_addr_7, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_7"/></StgValue>
</operation>

<operation id="837" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:39  %p_addr = add i14 8, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr"/></StgValue>
</operation>

<operation id="838" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:40  %tmp_31 = zext i14 %p_addr to i64

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="839" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:41  %arrayA_addr_8 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_31

]]></node>
<StgValue><ssdm name="arrayA_addr_8"/></StgValue>
</operation>

<operation id="840" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:42  %arrayA_load_8 = load i32* %arrayA_addr_8, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_8"/></StgValue>
</operation>

<operation id="841" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:43  %p_addr10 = add i14 9, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr10"/></StgValue>
</operation>

<operation id="842" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:44  %tmp_32 = zext i14 %p_addr10 to i64

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="843" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:45  %arrayA_addr_9 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_32

]]></node>
<StgValue><ssdm name="arrayA_addr_9"/></StgValue>
</operation>

<operation id="844" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:46  %arrayA_load_9 = load i32* %arrayA_addr_9, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_9"/></StgValue>
</operation>

<operation id="845" st_id="11" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5658">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_36 = mul nsw i32 %arrayB_load, %arrayA_load

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="846" st_id="11" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5660">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_1 = mul nsw i32 %arrayA_load_1, %arrayB_load_1

]]></node>
<StgValue><ssdm name="tmp_32_1"/></StgValue>
</operation>

<operation id="847" st_id="11" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5761">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_2 = mul nsw i32 %arrayA_load_2, %arrayB_load_2

]]></node>
<StgValue><ssdm name="tmp_32_2"/></StgValue>
</operation>

<operation id="848" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5770">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="778" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_10 = load i32* %arrayB_addr_11, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_10"/></StgValue>
</operation>

<operation id="849" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5771">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="791" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_11 = load i32* %arrayB_addr_12, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_11"/></StgValue>
</operation>

<operation id="850" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5772">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="801" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %p_addr117 = add i11 %j_1_cast6_cast1059_cast3, -848

]]></node>
<StgValue><ssdm name="p_addr117"/></StgValue>
</operation>

<operation id="851" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5772">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="802" bw="64" op_0_bw="11">
<![CDATA[
:1  %tmp_144 = zext i11 %p_addr117 to i64

]]></node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="852" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5772">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="803" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_13 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_144

]]></node>
<StgValue><ssdm name="arrayB_addr_13"/></StgValue>
</operation>

<operation id="853" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5772">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="804" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_12 = load i32* %arrayB_addr_13, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_12"/></StgValue>
</operation>

<operation id="854" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5773">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="814" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %p_addr118 = add i11 %j_1_cast6_cast1059_cast3, -748

]]></node>
<StgValue><ssdm name="p_addr118"/></StgValue>
</operation>

<operation id="855" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5773">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="815" bw="64" op_0_bw="11">
<![CDATA[
:1  %tmp_145 = zext i11 %p_addr118 to i64

]]></node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="856" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5773">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="816" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_14 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_145

]]></node>
<StgValue><ssdm name="arrayB_addr_14"/></StgValue>
</operation>

<operation id="857" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5773">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="817" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_13 = load i32* %arrayB_addr_14, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_13"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="858" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:42  %arrayA_load_8 = load i32* %arrayA_addr_8, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_8"/></StgValue>
</operation>

<operation id="859" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:46  %arrayA_load_9 = load i32* %arrayA_addr_9, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_9"/></StgValue>
</operation>

<operation id="860" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:47  %p_addr11 = add i14 10, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr11"/></StgValue>
</operation>

<operation id="861" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:48  %tmp_35 = zext i14 %p_addr11 to i64

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="862" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:49  %arrayA_addr_10 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_35

]]></node>
<StgValue><ssdm name="arrayA_addr_10"/></StgValue>
</operation>

<operation id="863" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:50  %arrayA_load_10 = load i32* %arrayA_addr_10, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_10"/></StgValue>
</operation>

<operation id="864" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:51  %p_addr12 = add i14 11, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr12"/></StgValue>
</operation>

<operation id="865" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:52  %tmp_38 = zext i14 %p_addr12 to i64

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="866" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:53  %arrayA_addr_11 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_38

]]></node>
<StgValue><ssdm name="arrayA_addr_11"/></StgValue>
</operation>

<operation id="867" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:54  %arrayA_load_11 = load i32* %arrayA_addr_11, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_11"/></StgValue>
</operation>

<operation id="868" st_id="12" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5658">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_36 = mul nsw i32 %arrayB_load, %arrayA_load

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="869" st_id="12" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5660">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_1 = mul nsw i32 %arrayA_load_1, %arrayB_load_1

]]></node>
<StgValue><ssdm name="tmp_32_1"/></StgValue>
</operation>

<operation id="870" st_id="12" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5761">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_2 = mul nsw i32 %arrayA_load_2, %arrayB_load_2

]]></node>
<StgValue><ssdm name="tmp_32_2"/></StgValue>
</operation>

<operation id="871" st_id="12" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5762">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_3 = mul nsw i32 %arrayA_load_3, %arrayB_load_3

]]></node>
<StgValue><ssdm name="tmp_32_3"/></StgValue>
</operation>

<operation id="872" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5772">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="804" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_12 = load i32* %arrayB_addr_13, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_12"/></StgValue>
</operation>

<operation id="873" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5773">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="817" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_13 = load i32* %arrayB_addr_14, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_13"/></StgValue>
</operation>

<operation id="874" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5774">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="827" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %p_addr119 = add i11 %j_1_cast6_cast1059_cast3, -648

]]></node>
<StgValue><ssdm name="p_addr119"/></StgValue>
</operation>

<operation id="875" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5774">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="828" bw="64" op_0_bw="11">
<![CDATA[
:1  %tmp_146 = zext i11 %p_addr119 to i64

]]></node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="876" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5774">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="829" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_15 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_146

]]></node>
<StgValue><ssdm name="arrayB_addr_15"/></StgValue>
</operation>

<operation id="877" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5774">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="830" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_14 = load i32* %arrayB_addr_15, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_14"/></StgValue>
</operation>

<operation id="878" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5775">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="840" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %p_addr120 = add i11 %j_1_cast6_cast1059_cast3, -548

]]></node>
<StgValue><ssdm name="p_addr120"/></StgValue>
</operation>

<operation id="879" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5775">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="841" bw="64" op_0_bw="11">
<![CDATA[
:1  %tmp_147 = zext i11 %p_addr120 to i64

]]></node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="880" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5775">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="842" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_16 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_147

]]></node>
<StgValue><ssdm name="arrayB_addr_16"/></StgValue>
</operation>

<operation id="881" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5775">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="843" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_15 = load i32* %arrayB_addr_16, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_15"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="882" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:50  %arrayA_load_10 = load i32* %arrayA_addr_10, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_10"/></StgValue>
</operation>

<operation id="883" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:54  %arrayA_load_11 = load i32* %arrayA_addr_11, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_11"/></StgValue>
</operation>

<operation id="884" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:55  %p_addr13 = add i14 12, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr13"/></StgValue>
</operation>

<operation id="885" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:56  %tmp_39 = zext i14 %p_addr13 to i64

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="886" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:57  %arrayA_addr_12 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_39

]]></node>
<StgValue><ssdm name="arrayA_addr_12"/></StgValue>
</operation>

<operation id="887" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:58  %arrayA_load_12 = load i32* %arrayA_addr_12, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_12"/></StgValue>
</operation>

<operation id="888" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:59  %p_addr14 = add i14 13, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr14"/></StgValue>
</operation>

<operation id="889" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:60  %tmp_40 = zext i14 %p_addr14 to i64

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="890" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:61  %arrayA_addr_13 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_40

]]></node>
<StgValue><ssdm name="arrayA_addr_13"/></StgValue>
</operation>

<operation id="891" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:62  %arrayA_load_13 = load i32* %arrayA_addr_13, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_13"/></StgValue>
</operation>

<operation id="892" st_id="13" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5658">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_36 = mul nsw i32 %arrayB_load, %arrayA_load

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="893" st_id="13" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5660">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_1 = mul nsw i32 %arrayA_load_1, %arrayB_load_1

]]></node>
<StgValue><ssdm name="tmp_32_1"/></StgValue>
</operation>

<operation id="894" st_id="13" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5761">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_2 = mul nsw i32 %arrayA_load_2, %arrayB_load_2

]]></node>
<StgValue><ssdm name="tmp_32_2"/></StgValue>
</operation>

<operation id="895" st_id="13" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5762">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_3 = mul nsw i32 %arrayA_load_3, %arrayB_load_3

]]></node>
<StgValue><ssdm name="tmp_32_3"/></StgValue>
</operation>

<operation id="896" st_id="13" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5764">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_4 = mul nsw i32 %arrayA_load_4, %arrayB_load_4

]]></node>
<StgValue><ssdm name="tmp_32_4"/></StgValue>
</operation>

<operation id="897" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5774">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="830" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_14 = load i32* %arrayB_addr_15, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_14"/></StgValue>
</operation>

<operation id="898" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5775">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="843" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_15 = load i32* %arrayB_addr_16, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_15"/></StgValue>
</operation>

<operation id="899" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5776">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="853" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %p_addr121 = add i10 %j_1_cast6_cast1059_cast2, -448

]]></node>
<StgValue><ssdm name="p_addr121"/></StgValue>
</operation>

<operation id="900" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5776">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="854" bw="11" op_0_bw="10">
<![CDATA[
:1  %p_addr124_cast = sext i10 %p_addr121 to i11

]]></node>
<StgValue><ssdm name="p_addr124_cast"/></StgValue>
</operation>

<operation id="901" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5776">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="855" bw="64" op_0_bw="11">
<![CDATA[
:2  %tmp_148 = zext i11 %p_addr124_cast to i64

]]></node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="902" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5776">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="856" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_addr_17 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_148

]]></node>
<StgValue><ssdm name="arrayB_addr_17"/></StgValue>
</operation>

<operation id="903" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5776">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="857" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_16 = load i32* %arrayB_addr_17, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_16"/></StgValue>
</operation>

<operation id="904" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5777">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="867" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %p_addr122 = add i10 %j_1_cast6_cast1059_cast2, -348

]]></node>
<StgValue><ssdm name="p_addr122"/></StgValue>
</operation>

<operation id="905" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5777">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="868" bw="11" op_0_bw="10">
<![CDATA[
:1  %p_addr125_cast = sext i10 %p_addr122 to i11

]]></node>
<StgValue><ssdm name="p_addr125_cast"/></StgValue>
</operation>

<operation id="906" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5777">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="869" bw="64" op_0_bw="11">
<![CDATA[
:2  %tmp_149 = zext i11 %p_addr125_cast to i64

]]></node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="907" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5777">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="870" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_addr_18 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_149

]]></node>
<StgValue><ssdm name="arrayB_addr_18"/></StgValue>
</operation>

<operation id="908" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5777">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="871" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_17 = load i32* %arrayB_addr_18, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_17"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="909" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:58  %arrayA_load_12 = load i32* %arrayA_addr_12, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_12"/></StgValue>
</operation>

<operation id="910" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:62  %arrayA_load_13 = load i32* %arrayA_addr_13, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_13"/></StgValue>
</operation>

<operation id="911" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:63  %p_addr15 = add i14 14, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr15"/></StgValue>
</operation>

<operation id="912" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:64  %tmp_41 = zext i14 %p_addr15 to i64

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="913" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:65  %arrayA_addr_14 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_41

]]></node>
<StgValue><ssdm name="arrayA_addr_14"/></StgValue>
</operation>

<operation id="914" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:66  %arrayA_load_14 = load i32* %arrayA_addr_14, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_14"/></StgValue>
</operation>

<operation id="915" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:67  %p_addr16 = add i14 15, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr16"/></StgValue>
</operation>

<operation id="916" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:68  %tmp_42 = zext i14 %p_addr16 to i64

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="917" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:69  %arrayA_addr_15 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_42

]]></node>
<StgValue><ssdm name="arrayA_addr_15"/></StgValue>
</operation>

<operation id="918" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:70  %arrayA_load_15 = load i32* %arrayA_addr_15, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_15"/></StgValue>
</operation>

<operation id="919" st_id="14" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5658">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_36 = mul nsw i32 %arrayB_load, %arrayA_load

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="920" st_id="14" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5660">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_1 = mul nsw i32 %arrayA_load_1, %arrayB_load_1

]]></node>
<StgValue><ssdm name="tmp_32_1"/></StgValue>
</operation>

<operation id="921" st_id="14" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5761">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_2 = mul nsw i32 %arrayA_load_2, %arrayB_load_2

]]></node>
<StgValue><ssdm name="tmp_32_2"/></StgValue>
</operation>

<operation id="922" st_id="14" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5762">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_3 = mul nsw i32 %arrayA_load_3, %arrayB_load_3

]]></node>
<StgValue><ssdm name="tmp_32_3"/></StgValue>
</operation>

<operation id="923" st_id="14" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5764">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_4 = mul nsw i32 %arrayA_load_4, %arrayB_load_4

]]></node>
<StgValue><ssdm name="tmp_32_4"/></StgValue>
</operation>

<operation id="924" st_id="14" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5765">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_5 = mul nsw i32 %arrayA_load_5, %arrayB_load_5

]]></node>
<StgValue><ssdm name="tmp_32_5"/></StgValue>
</operation>

<operation id="925" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5776">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="857" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_16 = load i32* %arrayB_addr_17, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_16"/></StgValue>
</operation>

<operation id="926" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5777">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="871" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_17 = load i32* %arrayB_addr_18, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_17"/></StgValue>
</operation>

<operation id="927" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5778">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="881" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %p_addr123 = add i9 %j_1_cast6_cast1059_cast1, -248

]]></node>
<StgValue><ssdm name="p_addr123"/></StgValue>
</operation>

<operation id="928" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5778">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="882" bw="11" op_0_bw="9">
<![CDATA[
:1  %p_addr126_cast = sext i9 %p_addr123 to i11

]]></node>
<StgValue><ssdm name="p_addr126_cast"/></StgValue>
</operation>

<operation id="929" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5778">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="883" bw="64" op_0_bw="11">
<![CDATA[
:2  %tmp_150 = zext i11 %p_addr126_cast to i64

]]></node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="930" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5778">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="884" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_addr_19 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_150

]]></node>
<StgValue><ssdm name="arrayB_addr_19"/></StgValue>
</operation>

<operation id="931" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5778">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="885" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_18 = load i32* %arrayB_addr_19, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_18"/></StgValue>
</operation>

<operation id="932" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5779">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="895" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %p_addr124 = add i9 %j_1_cast6_cast1059_cast1, -148

]]></node>
<StgValue><ssdm name="p_addr124"/></StgValue>
</operation>

<operation id="933" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5779">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="896" bw="11" op_0_bw="9">
<![CDATA[
:1  %p_addr127_cast = sext i9 %p_addr124 to i11

]]></node>
<StgValue><ssdm name="p_addr127_cast"/></StgValue>
</operation>

<operation id="934" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5779">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="897" bw="64" op_0_bw="11">
<![CDATA[
:2  %tmp_151 = zext i11 %p_addr127_cast to i64

]]></node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="935" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5779">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="898" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_addr_20 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_151

]]></node>
<StgValue><ssdm name="arrayB_addr_20"/></StgValue>
</operation>

<operation id="936" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5779">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="899" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_19 = load i32* %arrayB_addr_20, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_19"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="937" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:66  %arrayA_load_14 = load i32* %arrayA_addr_14, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_14"/></StgValue>
</operation>

<operation id="938" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:70  %arrayA_load_15 = load i32* %arrayA_addr_15, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_15"/></StgValue>
</operation>

<operation id="939" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:71  %p_addr17 = add i14 16, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr17"/></StgValue>
</operation>

<operation id="940" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:72  %tmp_43 = zext i14 %p_addr17 to i64

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="941" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:73  %arrayA_addr_16 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_43

]]></node>
<StgValue><ssdm name="arrayA_addr_16"/></StgValue>
</operation>

<operation id="942" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:74  %arrayA_load_16 = load i32* %arrayA_addr_16, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_16"/></StgValue>
</operation>

<operation id="943" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:75  %p_addr18 = add i14 17, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr18"/></StgValue>
</operation>

<operation id="944" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:76  %tmp_44 = zext i14 %p_addr18 to i64

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="945" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:77  %arrayA_addr_17 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_44

]]></node>
<StgValue><ssdm name="arrayA_addr_17"/></StgValue>
</operation>

<operation id="946" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:78  %arrayA_load_17 = load i32* %arrayA_addr_17, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_17"/></StgValue>
</operation>

<operation id="947" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="631" bw="12" op_0_bw="7">
<![CDATA[
.preheader10:415  %j_1_cast6_cast1059_cast = zext i7 %j_1_mid2 to i12

]]></node>
<StgValue><ssdm name="j_1_cast6_cast1059_cast"/></StgValue>
</operation>

<operation id="948" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5658">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="651" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_37 = sext i32 %tmp_36 to i64

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="949" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5658">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="652" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:5  store i64 %tmp_37, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="950" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5658">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="653" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge14.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="951" st_id="15" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5660">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_1 = mul nsw i32 %arrayA_load_1, %arrayB_load_1

]]></node>
<StgValue><ssdm name="tmp_32_1"/></StgValue>
</operation>

<operation id="952" st_id="15" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5761">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_2 = mul nsw i32 %arrayA_load_2, %arrayB_load_2

]]></node>
<StgValue><ssdm name="tmp_32_2"/></StgValue>
</operation>

<operation id="953" st_id="15" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5762">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_3 = mul nsw i32 %arrayA_load_3, %arrayB_load_3

]]></node>
<StgValue><ssdm name="tmp_32_3"/></StgValue>
</operation>

<operation id="954" st_id="15" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5764">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_4 = mul nsw i32 %arrayA_load_4, %arrayB_load_4

]]></node>
<StgValue><ssdm name="tmp_32_4"/></StgValue>
</operation>

<operation id="955" st_id="15" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5765">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_5 = mul nsw i32 %arrayA_load_5, %arrayB_load_5

]]></node>
<StgValue><ssdm name="tmp_32_5"/></StgValue>
</operation>

<operation id="956" st_id="15" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5766">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_6 = mul nsw i32 %arrayA_load_6, %arrayB_load_6

]]></node>
<StgValue><ssdm name="tmp_32_6"/></StgValue>
</operation>

<operation id="957" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5778">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="885" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_18 = load i32* %arrayB_addr_19, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_18"/></StgValue>
</operation>

<operation id="958" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5779">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="899" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_19 = load i32* %arrayB_addr_20, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_19"/></StgValue>
</operation>

<operation id="959" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5780">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="909" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %p_addr125 = add i12 %j_1_cast6_cast1059_cast, 2000

]]></node>
<StgValue><ssdm name="p_addr125"/></StgValue>
</operation>

<operation id="960" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5780">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="910" bw="64" op_0_bw="12">
<![CDATA[
:1  %tmp_152 = zext i12 %p_addr125 to i64

]]></node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="961" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5780">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="911" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_21 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_152

]]></node>
<StgValue><ssdm name="arrayB_addr_21"/></StgValue>
</operation>

<operation id="962" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5780">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="912" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_20 = load i32* %arrayB_addr_21, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_20"/></StgValue>
</operation>

<operation id="963" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5781">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="922" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %p_addr126 = add i12 %j_1_cast6_cast1059_cast, -1996

]]></node>
<StgValue><ssdm name="p_addr126"/></StgValue>
</operation>

<operation id="964" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5781">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="923" bw="64" op_0_bw="12">
<![CDATA[
:1  %tmp_153 = zext i12 %p_addr126 to i64

]]></node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="965" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5781">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="924" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_22 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_153

]]></node>
<StgValue><ssdm name="arrayB_addr_22"/></StgValue>
</operation>

<operation id="966" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5781">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="925" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_21 = load i32* %arrayB_addr_22, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_21"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="967" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:74  %arrayA_load_16 = load i32* %arrayA_addr_16, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_16"/></StgValue>
</operation>

<operation id="968" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:78  %arrayA_load_17 = load i32* %arrayA_addr_17, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_17"/></StgValue>
</operation>

<operation id="969" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:79  %p_addr19 = add i14 18, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr19"/></StgValue>
</operation>

<operation id="970" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:80  %tmp_45 = zext i14 %p_addr19 to i64

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="971" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:81  %arrayA_addr_18 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_45

]]></node>
<StgValue><ssdm name="arrayA_addr_18"/></StgValue>
</operation>

<operation id="972" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:82  %arrayA_load_18 = load i32* %arrayA_addr_18, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_18"/></StgValue>
</operation>

<operation id="973" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:83  %p_addr20 = add i14 19, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr20"/></StgValue>
</operation>

<operation id="974" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:84  %tmp_46 = zext i14 %p_addr20 to i64

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="975" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:85  %arrayA_addr_19 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_46

]]></node>
<StgValue><ssdm name="arrayA_addr_19"/></StgValue>
</operation>

<operation id="976" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:86  %arrayA_load_19 = load i32* %arrayA_addr_19, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_19"/></StgValue>
</operation>

<operation id="977" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5660">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="663" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_1 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_1"/></StgValue>
</operation>

<operation id="978" st_id="16" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5761">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_2 = mul nsw i32 %arrayA_load_2, %arrayB_load_2

]]></node>
<StgValue><ssdm name="tmp_32_2"/></StgValue>
</operation>

<operation id="979" st_id="16" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5762">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_3 = mul nsw i32 %arrayA_load_3, %arrayB_load_3

]]></node>
<StgValue><ssdm name="tmp_32_3"/></StgValue>
</operation>

<operation id="980" st_id="16" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5764">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_4 = mul nsw i32 %arrayA_load_4, %arrayB_load_4

]]></node>
<StgValue><ssdm name="tmp_32_4"/></StgValue>
</operation>

<operation id="981" st_id="16" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5765">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_5 = mul nsw i32 %arrayA_load_5, %arrayB_load_5

]]></node>
<StgValue><ssdm name="tmp_32_5"/></StgValue>
</operation>

<operation id="982" st_id="16" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5766">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_6 = mul nsw i32 %arrayA_load_6, %arrayB_load_6

]]></node>
<StgValue><ssdm name="tmp_32_6"/></StgValue>
</operation>

<operation id="983" st_id="16" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5767">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_7 = mul nsw i32 %arrayA_load_7, %arrayB_load_7

]]></node>
<StgValue><ssdm name="tmp_32_7"/></StgValue>
</operation>

<operation id="984" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5780">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="912" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_20 = load i32* %arrayB_addr_21, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_20"/></StgValue>
</operation>

<operation id="985" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5781">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="925" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_21 = load i32* %arrayB_addr_22, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_21"/></StgValue>
</operation>

<operation id="986" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5782">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="935" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %p_addr127 = add i12 %j_1_cast6_cast1059_cast, -1896

]]></node>
<StgValue><ssdm name="p_addr127"/></StgValue>
</operation>

<operation id="987" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5782">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="936" bw="64" op_0_bw="12">
<![CDATA[
:1  %tmp_154 = zext i12 %p_addr127 to i64

]]></node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="988" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5782">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="937" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_23 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_154

]]></node>
<StgValue><ssdm name="arrayB_addr_23"/></StgValue>
</operation>

<operation id="989" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5782">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="938" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_22 = load i32* %arrayB_addr_23, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_22"/></StgValue>
</operation>

<operation id="990" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5783">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="948" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %p_addr128 = add i12 %j_1_cast6_cast1059_cast, -1796

]]></node>
<StgValue><ssdm name="p_addr128"/></StgValue>
</operation>

<operation id="991" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5783">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="949" bw="64" op_0_bw="12">
<![CDATA[
:1  %tmp_155 = zext i12 %p_addr128 to i64

]]></node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="992" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5783">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="950" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_24 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_155

]]></node>
<StgValue><ssdm name="arrayB_addr_24"/></StgValue>
</operation>

<operation id="993" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5783">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="951" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_23 = load i32* %arrayB_addr_24, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_23"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="994" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:82  %arrayA_load_18 = load i32* %arrayA_addr_18, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_18"/></StgValue>
</operation>

<operation id="995" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:86  %arrayA_load_19 = load i32* %arrayA_addr_19, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_19"/></StgValue>
</operation>

<operation id="996" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:87  %p_addr21 = add i14 20, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr21"/></StgValue>
</operation>

<operation id="997" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:88  %tmp_47 = zext i14 %p_addr21 to i64

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="998" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:89  %arrayA_addr_20 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_47

]]></node>
<StgValue><ssdm name="arrayA_addr_20"/></StgValue>
</operation>

<operation id="999" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:90  %arrayA_load_20 = load i32* %arrayA_addr_20, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_20"/></StgValue>
</operation>

<operation id="1000" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:91  %p_addr22 = add i14 21, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr22"/></StgValue>
</operation>

<operation id="1001" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:92  %tmp_48 = zext i14 %p_addr22 to i64

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1002" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:93  %arrayA_addr_21 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_48

]]></node>
<StgValue><ssdm name="arrayA_addr_21"/></StgValue>
</operation>

<operation id="1003" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:94  %arrayA_load_21 = load i32* %arrayA_addr_21, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_21"/></StgValue>
</operation>

<operation id="1004" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5660">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="662" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_1 = sext i32 %tmp_32_1 to i64

]]></node>
<StgValue><ssdm name="tmp_33_1"/></StgValue>
</operation>

<operation id="1005" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5660">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="663" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_1 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_1"/></StgValue>
</operation>

<operation id="1006" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5660">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_1 = add nsw i64 %tmp_33_1, %arrayC_load_1

]]></node>
<StgValue><ssdm name="tmp_34_1"/></StgValue>
</operation>

<operation id="1007" st_id="17" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5762">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_3 = mul nsw i32 %arrayA_load_3, %arrayB_load_3

]]></node>
<StgValue><ssdm name="tmp_32_3"/></StgValue>
</operation>

<operation id="1008" st_id="17" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5764">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_4 = mul nsw i32 %arrayA_load_4, %arrayB_load_4

]]></node>
<StgValue><ssdm name="tmp_32_4"/></StgValue>
</operation>

<operation id="1009" st_id="17" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5765">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_5 = mul nsw i32 %arrayA_load_5, %arrayB_load_5

]]></node>
<StgValue><ssdm name="tmp_32_5"/></StgValue>
</operation>

<operation id="1010" st_id="17" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5766">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_6 = mul nsw i32 %arrayA_load_6, %arrayB_load_6

]]></node>
<StgValue><ssdm name="tmp_32_6"/></StgValue>
</operation>

<operation id="1011" st_id="17" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5767">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_7 = mul nsw i32 %arrayA_load_7, %arrayB_load_7

]]></node>
<StgValue><ssdm name="tmp_32_7"/></StgValue>
</operation>

<operation id="1012" st_id="17" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5768">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_8 = mul nsw i32 %arrayA_load_8, %arrayB_load_8

]]></node>
<StgValue><ssdm name="tmp_32_8"/></StgValue>
</operation>

<operation id="1013" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5782">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="938" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_22 = load i32* %arrayB_addr_23, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_22"/></StgValue>
</operation>

<operation id="1014" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5783">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="951" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_23 = load i32* %arrayB_addr_24, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_23"/></StgValue>
</operation>

<operation id="1015" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5784">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="961" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %p_addr129 = add i12 %j_1_cast6_cast1059_cast, -1696

]]></node>
<StgValue><ssdm name="p_addr129"/></StgValue>
</operation>

<operation id="1016" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5784">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="962" bw="64" op_0_bw="12">
<![CDATA[
:1  %tmp_156 = zext i12 %p_addr129 to i64

]]></node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="1017" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5784">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="963" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_25 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_156

]]></node>
<StgValue><ssdm name="arrayB_addr_25"/></StgValue>
</operation>

<operation id="1018" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5784">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="964" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_24 = load i32* %arrayB_addr_25, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_24"/></StgValue>
</operation>

<operation id="1019" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5785">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="974" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %p_addr130 = add i12 %j_1_cast6_cast1059_cast, -1596

]]></node>
<StgValue><ssdm name="p_addr130"/></StgValue>
</operation>

<operation id="1020" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5785">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="975" bw="64" op_0_bw="12">
<![CDATA[
:1  %tmp_157 = zext i12 %p_addr130 to i64

]]></node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="1021" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5785">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="976" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_26 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_157

]]></node>
<StgValue><ssdm name="arrayB_addr_26"/></StgValue>
</operation>

<operation id="1022" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5785">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="977" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_25 = load i32* %arrayB_addr_26, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_25"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1023" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:90  %arrayA_load_20 = load i32* %arrayA_addr_20, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_20"/></StgValue>
</operation>

<operation id="1024" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:94  %arrayA_load_21 = load i32* %arrayA_addr_21, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_21"/></StgValue>
</operation>

<operation id="1025" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:95  %p_addr23 = add i14 22, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr23"/></StgValue>
</operation>

<operation id="1026" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:96  %tmp_49 = zext i14 %p_addr23 to i64

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1027" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:97  %arrayA_addr_22 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_49

]]></node>
<StgValue><ssdm name="arrayA_addr_22"/></StgValue>
</operation>

<operation id="1028" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:98  %arrayA_load_22 = load i32* %arrayA_addr_22, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_22"/></StgValue>
</operation>

<operation id="1029" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:99  %p_addr24 = add i14 23, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr24"/></StgValue>
</operation>

<operation id="1030" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:100  %tmp_50 = zext i14 %p_addr24 to i64

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1031" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:101  %arrayA_addr_23 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_50

]]></node>
<StgValue><ssdm name="arrayA_addr_23"/></StgValue>
</operation>

<operation id="1032" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:102  %arrayA_load_23 = load i32* %arrayA_addr_23, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_23"/></StgValue>
</operation>

<operation id="1033" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5660">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="665" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_1, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1034" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5660">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="666" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1035" st_id="18" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5764">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_4 = mul nsw i32 %arrayA_load_4, %arrayB_load_4

]]></node>
<StgValue><ssdm name="tmp_32_4"/></StgValue>
</operation>

<operation id="1036" st_id="18" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5765">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_5 = mul nsw i32 %arrayA_load_5, %arrayB_load_5

]]></node>
<StgValue><ssdm name="tmp_32_5"/></StgValue>
</operation>

<operation id="1037" st_id="18" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5766">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_6 = mul nsw i32 %arrayA_load_6, %arrayB_load_6

]]></node>
<StgValue><ssdm name="tmp_32_6"/></StgValue>
</operation>

<operation id="1038" st_id="18" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5767">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_7 = mul nsw i32 %arrayA_load_7, %arrayB_load_7

]]></node>
<StgValue><ssdm name="tmp_32_7"/></StgValue>
</operation>

<operation id="1039" st_id="18" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5768">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_8 = mul nsw i32 %arrayA_load_8, %arrayB_load_8

]]></node>
<StgValue><ssdm name="tmp_32_8"/></StgValue>
</operation>

<operation id="1040" st_id="18" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5769">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_9 = mul nsw i32 %arrayA_load_9, %arrayB_load_9

]]></node>
<StgValue><ssdm name="tmp_32_9"/></StgValue>
</operation>

<operation id="1041" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5784">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="964" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_24 = load i32* %arrayB_addr_25, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_24"/></StgValue>
</operation>

<operation id="1042" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5785">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="977" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_25 = load i32* %arrayB_addr_26, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_25"/></StgValue>
</operation>

<operation id="1043" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5786">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="987" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %p_addr131 = add i12 %j_1_cast6_cast1059_cast, -1496

]]></node>
<StgValue><ssdm name="p_addr131"/></StgValue>
</operation>

<operation id="1044" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5786">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="988" bw="64" op_0_bw="12">
<![CDATA[
:1  %tmp_158 = zext i12 %p_addr131 to i64

]]></node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="1045" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5786">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="989" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_27 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_158

]]></node>
<StgValue><ssdm name="arrayB_addr_27"/></StgValue>
</operation>

<operation id="1046" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5786">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="990" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_26 = load i32* %arrayB_addr_27, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_26"/></StgValue>
</operation>

<operation id="1047" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5787">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1000" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %p_addr132 = add i12 %j_1_cast6_cast1059_cast, -1396

]]></node>
<StgValue><ssdm name="p_addr132"/></StgValue>
</operation>

<operation id="1048" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5787">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1001" bw="64" op_0_bw="12">
<![CDATA[
:1  %tmp_159 = zext i12 %p_addr132 to i64

]]></node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="1049" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5787">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1002" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_28 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_159

]]></node>
<StgValue><ssdm name="arrayB_addr_28"/></StgValue>
</operation>

<operation id="1050" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5787">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1003" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_27 = load i32* %arrayB_addr_28, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_27"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1051" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:98  %arrayA_load_22 = load i32* %arrayA_addr_22, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_22"/></StgValue>
</operation>

<operation id="1052" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:102  %arrayA_load_23 = load i32* %arrayA_addr_23, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_23"/></StgValue>
</operation>

<operation id="1053" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:103  %p_addr25 = add i14 24, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr25"/></StgValue>
</operation>

<operation id="1054" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:104  %tmp_51 = zext i14 %p_addr25 to i64

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1055" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:105  %arrayA_addr_24 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_51

]]></node>
<StgValue><ssdm name="arrayA_addr_24"/></StgValue>
</operation>

<operation id="1056" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:106  %arrayA_load_24 = load i32* %arrayA_addr_24, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_24"/></StgValue>
</operation>

<operation id="1057" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:107  %p_addr26 = add i14 25, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr26"/></StgValue>
</operation>

<operation id="1058" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:108  %tmp_52 = zext i14 %p_addr26 to i64

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1059" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:109  %arrayA_addr_25 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_52

]]></node>
<StgValue><ssdm name="arrayA_addr_25"/></StgValue>
</operation>

<operation id="1060" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:110  %arrayA_load_25 = load i32* %arrayA_addr_25, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_25"/></StgValue>
</operation>

<operation id="1061" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5761">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="676" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_2 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_2"/></StgValue>
</operation>

<operation id="1062" st_id="19" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5765">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_5 = mul nsw i32 %arrayA_load_5, %arrayB_load_5

]]></node>
<StgValue><ssdm name="tmp_32_5"/></StgValue>
</operation>

<operation id="1063" st_id="19" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5766">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_6 = mul nsw i32 %arrayA_load_6, %arrayB_load_6

]]></node>
<StgValue><ssdm name="tmp_32_6"/></StgValue>
</operation>

<operation id="1064" st_id="19" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5767">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_7 = mul nsw i32 %arrayA_load_7, %arrayB_load_7

]]></node>
<StgValue><ssdm name="tmp_32_7"/></StgValue>
</operation>

<operation id="1065" st_id="19" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5768">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_8 = mul nsw i32 %arrayA_load_8, %arrayB_load_8

]]></node>
<StgValue><ssdm name="tmp_32_8"/></StgValue>
</operation>

<operation id="1066" st_id="19" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5769">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_9 = mul nsw i32 %arrayA_load_9, %arrayB_load_9

]]></node>
<StgValue><ssdm name="tmp_32_9"/></StgValue>
</operation>

<operation id="1067" st_id="19" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5770">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_s = mul nsw i32 %arrayA_load_10, %arrayB_load_10

]]></node>
<StgValue><ssdm name="tmp_32_s"/></StgValue>
</operation>

<operation id="1068" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5786">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="990" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_26 = load i32* %arrayB_addr_27, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_26"/></StgValue>
</operation>

<operation id="1069" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5787">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1003" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_27 = load i32* %arrayB_addr_28, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_27"/></StgValue>
</operation>

<operation id="1070" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5788">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1013" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %p_addr133 = add i12 %j_1_cast6_cast1059_cast, -1296

]]></node>
<StgValue><ssdm name="p_addr133"/></StgValue>
</operation>

<operation id="1071" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5788">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1014" bw="64" op_0_bw="12">
<![CDATA[
:1  %tmp_160 = zext i12 %p_addr133 to i64

]]></node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="1072" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5788">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1015" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_29 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_160

]]></node>
<StgValue><ssdm name="arrayB_addr_29"/></StgValue>
</operation>

<operation id="1073" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5788">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1016" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_28 = load i32* %arrayB_addr_29, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_28"/></StgValue>
</operation>

<operation id="1074" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5789">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1026" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %p_addr134 = add i12 %j_1_cast6_cast1059_cast, -1196

]]></node>
<StgValue><ssdm name="p_addr134"/></StgValue>
</operation>

<operation id="1075" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5789">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1027" bw="64" op_0_bw="12">
<![CDATA[
:1  %tmp_161 = zext i12 %p_addr134 to i64

]]></node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="1076" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5789">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1028" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_30 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_161

]]></node>
<StgValue><ssdm name="arrayB_addr_30"/></StgValue>
</operation>

<operation id="1077" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5789">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1029" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_29 = load i32* %arrayB_addr_30, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_29"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1078" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:106  %arrayA_load_24 = load i32* %arrayA_addr_24, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_24"/></StgValue>
</operation>

<operation id="1079" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:110  %arrayA_load_25 = load i32* %arrayA_addr_25, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_25"/></StgValue>
</operation>

<operation id="1080" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:111  %p_addr27 = add i14 26, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr27"/></StgValue>
</operation>

<operation id="1081" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:112  %tmp_53 = zext i14 %p_addr27 to i64

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1082" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:113  %arrayA_addr_26 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_53

]]></node>
<StgValue><ssdm name="arrayA_addr_26"/></StgValue>
</operation>

<operation id="1083" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:114  %arrayA_load_26 = load i32* %arrayA_addr_26, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_26"/></StgValue>
</operation>

<operation id="1084" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:115  %p_addr28 = add i14 27, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr28"/></StgValue>
</operation>

<operation id="1085" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:116  %tmp_54 = zext i14 %p_addr28 to i64

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1086" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:117  %arrayA_addr_27 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_54

]]></node>
<StgValue><ssdm name="arrayA_addr_27"/></StgValue>
</operation>

<operation id="1087" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:118  %arrayA_load_27 = load i32* %arrayA_addr_27, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_27"/></StgValue>
</operation>

<operation id="1088" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5761">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="675" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_2 = sext i32 %tmp_32_2 to i64

]]></node>
<StgValue><ssdm name="tmp_33_2"/></StgValue>
</operation>

<operation id="1089" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5761">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="676" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_2 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_2"/></StgValue>
</operation>

<operation id="1090" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5761">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_2 = add nsw i64 %tmp_33_2, %arrayC_load_2

]]></node>
<StgValue><ssdm name="tmp_34_2"/></StgValue>
</operation>

<operation id="1091" st_id="20" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5766">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_6 = mul nsw i32 %arrayA_load_6, %arrayB_load_6

]]></node>
<StgValue><ssdm name="tmp_32_6"/></StgValue>
</operation>

<operation id="1092" st_id="20" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5767">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_7 = mul nsw i32 %arrayA_load_7, %arrayB_load_7

]]></node>
<StgValue><ssdm name="tmp_32_7"/></StgValue>
</operation>

<operation id="1093" st_id="20" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5768">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_8 = mul nsw i32 %arrayA_load_8, %arrayB_load_8

]]></node>
<StgValue><ssdm name="tmp_32_8"/></StgValue>
</operation>

<operation id="1094" st_id="20" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5769">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_9 = mul nsw i32 %arrayA_load_9, %arrayB_load_9

]]></node>
<StgValue><ssdm name="tmp_32_9"/></StgValue>
</operation>

<operation id="1095" st_id="20" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5770">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_s = mul nsw i32 %arrayA_load_10, %arrayB_load_10

]]></node>
<StgValue><ssdm name="tmp_32_s"/></StgValue>
</operation>

<operation id="1096" st_id="20" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5771">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_10 = mul nsw i32 %arrayA_load_11, %arrayB_load_11

]]></node>
<StgValue><ssdm name="tmp_32_10"/></StgValue>
</operation>

<operation id="1097" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5788">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1016" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_28 = load i32* %arrayB_addr_29, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_28"/></StgValue>
</operation>

<operation id="1098" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5789">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1029" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_29 = load i32* %arrayB_addr_30, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_29"/></StgValue>
</operation>

<operation id="1099" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5790">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1039" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %p_addr135 = add i12 %j_1_cast6_cast1059_cast, -1096

]]></node>
<StgValue><ssdm name="p_addr135"/></StgValue>
</operation>

<operation id="1100" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5790">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1040" bw="64" op_0_bw="12">
<![CDATA[
:1  %tmp_162 = zext i12 %p_addr135 to i64

]]></node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="1101" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5790">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1041" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_31 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_162

]]></node>
<StgValue><ssdm name="arrayB_addr_31"/></StgValue>
</operation>

<operation id="1102" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5790">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1042" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_30 = load i32* %arrayB_addr_31, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_30"/></StgValue>
</operation>

<operation id="1103" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5791">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1052" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %p_addr136 = add i11 %j_1_cast6_cast1059_cast3, -996

]]></node>
<StgValue><ssdm name="p_addr136"/></StgValue>
</operation>

<operation id="1104" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5791">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1053" bw="12" op_0_bw="11">
<![CDATA[
:1  %p_addr139_cast = sext i11 %p_addr136 to i12

]]></node>
<StgValue><ssdm name="p_addr139_cast"/></StgValue>
</operation>

<operation id="1105" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5791">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1054" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_163 = zext i12 %p_addr139_cast to i64

]]></node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="1106" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5791">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1055" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_addr_32 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_163

]]></node>
<StgValue><ssdm name="arrayB_addr_32"/></StgValue>
</operation>

<operation id="1107" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5791">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1056" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_31 = load i32* %arrayB_addr_32, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_31"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1108" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:114  %arrayA_load_26 = load i32* %arrayA_addr_26, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_26"/></StgValue>
</operation>

<operation id="1109" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:118  %arrayA_load_27 = load i32* %arrayA_addr_27, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_27"/></StgValue>
</operation>

<operation id="1110" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:119  %p_addr29 = add i14 28, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr29"/></StgValue>
</operation>

<operation id="1111" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:120  %tmp_55 = zext i14 %p_addr29 to i64

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1112" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:121  %arrayA_addr_28 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_55

]]></node>
<StgValue><ssdm name="arrayA_addr_28"/></StgValue>
</operation>

<operation id="1113" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:122  %arrayA_load_28 = load i32* %arrayA_addr_28, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_28"/></StgValue>
</operation>

<operation id="1114" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:123  %p_addr30 = add i14 29, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr30"/></StgValue>
</operation>

<operation id="1115" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:124  %tmp_56 = zext i14 %p_addr30 to i64

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1116" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:125  %arrayA_addr_29 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_56

]]></node>
<StgValue><ssdm name="arrayA_addr_29"/></StgValue>
</operation>

<operation id="1117" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:126  %arrayA_load_29 = load i32* %arrayA_addr_29, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_29"/></StgValue>
</operation>

<operation id="1118" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5761">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="678" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_2, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1119" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5761">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="679" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1120" st_id="21" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5767">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_7 = mul nsw i32 %arrayA_load_7, %arrayB_load_7

]]></node>
<StgValue><ssdm name="tmp_32_7"/></StgValue>
</operation>

<operation id="1121" st_id="21" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5768">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_8 = mul nsw i32 %arrayA_load_8, %arrayB_load_8

]]></node>
<StgValue><ssdm name="tmp_32_8"/></StgValue>
</operation>

<operation id="1122" st_id="21" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5769">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_9 = mul nsw i32 %arrayA_load_9, %arrayB_load_9

]]></node>
<StgValue><ssdm name="tmp_32_9"/></StgValue>
</operation>

<operation id="1123" st_id="21" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5770">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_s = mul nsw i32 %arrayA_load_10, %arrayB_load_10

]]></node>
<StgValue><ssdm name="tmp_32_s"/></StgValue>
</operation>

<operation id="1124" st_id="21" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5771">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_10 = mul nsw i32 %arrayA_load_11, %arrayB_load_11

]]></node>
<StgValue><ssdm name="tmp_32_10"/></StgValue>
</operation>

<operation id="1125" st_id="21" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5772">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_11 = mul nsw i32 %arrayA_load_12, %arrayB_load_12

]]></node>
<StgValue><ssdm name="tmp_32_11"/></StgValue>
</operation>

<operation id="1126" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5790">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1042" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_30 = load i32* %arrayB_addr_31, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_30"/></StgValue>
</operation>

<operation id="1127" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5791">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1056" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_31 = load i32* %arrayB_addr_32, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_31"/></StgValue>
</operation>

<operation id="1128" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5792">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1066" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
:0  %p_addr137 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 25, i7 %j_1_mid2)

]]></node>
<StgValue><ssdm name="p_addr137"/></StgValue>
</operation>

<operation id="1129" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5792">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1067" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_164 = zext i32 %p_addr137 to i64

]]></node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="1130" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5792">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1068" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_33 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_164

]]></node>
<StgValue><ssdm name="arrayB_addr_33"/></StgValue>
</operation>

<operation id="1131" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5792">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1069" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_32 = load i32* %arrayB_addr_33, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_32"/></StgValue>
</operation>

<operation id="1132" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5793">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1079" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %p_addr138 = add i11 %j_1_cast6_cast1059_cast3, -796

]]></node>
<StgValue><ssdm name="p_addr138"/></StgValue>
</operation>

<operation id="1133" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5793">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1080" bw="12" op_0_bw="11">
<![CDATA[
:1  %p_addr141_cast = sext i11 %p_addr138 to i12

]]></node>
<StgValue><ssdm name="p_addr141_cast"/></StgValue>
</operation>

<operation id="1134" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5793">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1081" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_165 = zext i12 %p_addr141_cast to i64

]]></node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="1135" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5793">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1082" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_addr_34 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_165

]]></node>
<StgValue><ssdm name="arrayB_addr_34"/></StgValue>
</operation>

<operation id="1136" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5793">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1083" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_33 = load i32* %arrayB_addr_34, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_33"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1137" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:122  %arrayA_load_28 = load i32* %arrayA_addr_28, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_28"/></StgValue>
</operation>

<operation id="1138" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:126  %arrayA_load_29 = load i32* %arrayA_addr_29, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_29"/></StgValue>
</operation>

<operation id="1139" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:127  %p_addr31 = add i14 30, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr31"/></StgValue>
</operation>

<operation id="1140" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:128  %tmp_57 = zext i14 %p_addr31 to i64

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1141" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:129  %arrayA_addr_30 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_57

]]></node>
<StgValue><ssdm name="arrayA_addr_30"/></StgValue>
</operation>

<operation id="1142" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:130  %arrayA_load_30 = load i32* %arrayA_addr_30, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_30"/></StgValue>
</operation>

<operation id="1143" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:131  %p_addr32 = add i14 31, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr32"/></StgValue>
</operation>

<operation id="1144" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:132  %tmp_58 = zext i14 %p_addr32 to i64

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1145" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:133  %arrayA_addr_31 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_58

]]></node>
<StgValue><ssdm name="arrayA_addr_31"/></StgValue>
</operation>

<operation id="1146" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:134  %arrayA_load_31 = load i32* %arrayA_addr_31, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_31"/></StgValue>
</operation>

<operation id="1147" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5762">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="689" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_3 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_3"/></StgValue>
</operation>

<operation id="1148" st_id="22" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5768">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_8 = mul nsw i32 %arrayA_load_8, %arrayB_load_8

]]></node>
<StgValue><ssdm name="tmp_32_8"/></StgValue>
</operation>

<operation id="1149" st_id="22" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5769">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_9 = mul nsw i32 %arrayA_load_9, %arrayB_load_9

]]></node>
<StgValue><ssdm name="tmp_32_9"/></StgValue>
</operation>

<operation id="1150" st_id="22" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5770">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_s = mul nsw i32 %arrayA_load_10, %arrayB_load_10

]]></node>
<StgValue><ssdm name="tmp_32_s"/></StgValue>
</operation>

<operation id="1151" st_id="22" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5771">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_10 = mul nsw i32 %arrayA_load_11, %arrayB_load_11

]]></node>
<StgValue><ssdm name="tmp_32_10"/></StgValue>
</operation>

<operation id="1152" st_id="22" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5772">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_11 = mul nsw i32 %arrayA_load_12, %arrayB_load_12

]]></node>
<StgValue><ssdm name="tmp_32_11"/></StgValue>
</operation>

<operation id="1153" st_id="22" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5773">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_12 = mul nsw i32 %arrayA_load_13, %arrayB_load_13

]]></node>
<StgValue><ssdm name="tmp_32_12"/></StgValue>
</operation>

<operation id="1154" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5792">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1069" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_32 = load i32* %arrayB_addr_33, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_32"/></StgValue>
</operation>

<operation id="1155" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5793">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1083" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_33 = load i32* %arrayB_addr_34, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_33"/></StgValue>
</operation>

<operation id="1156" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5794">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1093" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %p_addr139 = add i11 %j_1_cast6_cast1059_cast3, -696

]]></node>
<StgValue><ssdm name="p_addr139"/></StgValue>
</operation>

<operation id="1157" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5794">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1094" bw="12" op_0_bw="11">
<![CDATA[
:1  %p_addr142_cast = sext i11 %p_addr139 to i12

]]></node>
<StgValue><ssdm name="p_addr142_cast"/></StgValue>
</operation>

<operation id="1158" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5794">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1095" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_166 = zext i12 %p_addr142_cast to i64

]]></node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="1159" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5794">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1096" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_addr_35 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_166

]]></node>
<StgValue><ssdm name="arrayB_addr_35"/></StgValue>
</operation>

<operation id="1160" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5794">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1097" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_34 = load i32* %arrayB_addr_35, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_34"/></StgValue>
</operation>

<operation id="1161" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5795">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1107" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %p_addr140 = add i11 %j_1_cast6_cast1059_cast3, -596

]]></node>
<StgValue><ssdm name="p_addr140"/></StgValue>
</operation>

<operation id="1162" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5795">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1108" bw="12" op_0_bw="11">
<![CDATA[
:1  %p_addr143_cast = sext i11 %p_addr140 to i12

]]></node>
<StgValue><ssdm name="p_addr143_cast"/></StgValue>
</operation>

<operation id="1163" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5795">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1109" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_167 = zext i12 %p_addr143_cast to i64

]]></node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="1164" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5795">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1110" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_addr_36 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_167

]]></node>
<StgValue><ssdm name="arrayB_addr_36"/></StgValue>
</operation>

<operation id="1165" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5795">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1111" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_35 = load i32* %arrayB_addr_36, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_35"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1166" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:130  %arrayA_load_30 = load i32* %arrayA_addr_30, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_30"/></StgValue>
</operation>

<operation id="1167" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:134  %arrayA_load_31 = load i32* %arrayA_addr_31, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_31"/></StgValue>
</operation>

<operation id="1168" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:135  %p_addr33 = add i14 32, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr33"/></StgValue>
</operation>

<operation id="1169" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:136  %tmp_59 = zext i14 %p_addr33 to i64

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1170" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:137  %arrayA_addr_32 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_59

]]></node>
<StgValue><ssdm name="arrayA_addr_32"/></StgValue>
</operation>

<operation id="1171" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:138  %arrayA_load_32 = load i32* %arrayA_addr_32, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_32"/></StgValue>
</operation>

<operation id="1172" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:139  %p_addr34 = add i14 33, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr34"/></StgValue>
</operation>

<operation id="1173" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:140  %tmp_60 = zext i14 %p_addr34 to i64

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1174" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:141  %arrayA_addr_33 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_60

]]></node>
<StgValue><ssdm name="arrayA_addr_33"/></StgValue>
</operation>

<operation id="1175" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:142  %arrayA_load_33 = load i32* %arrayA_addr_33, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_33"/></StgValue>
</operation>

<operation id="1176" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5762">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="688" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_3 = sext i32 %tmp_32_3 to i64

]]></node>
<StgValue><ssdm name="tmp_33_3"/></StgValue>
</operation>

<operation id="1177" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5762">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="689" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_3 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_3"/></StgValue>
</operation>

<operation id="1178" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5762">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="690" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_3 = add nsw i64 %tmp_33_3, %arrayC_load_3

]]></node>
<StgValue><ssdm name="tmp_34_3"/></StgValue>
</operation>

<operation id="1179" st_id="23" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5769">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_9 = mul nsw i32 %arrayA_load_9, %arrayB_load_9

]]></node>
<StgValue><ssdm name="tmp_32_9"/></StgValue>
</operation>

<operation id="1180" st_id="23" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5770">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_s = mul nsw i32 %arrayA_load_10, %arrayB_load_10

]]></node>
<StgValue><ssdm name="tmp_32_s"/></StgValue>
</operation>

<operation id="1181" st_id="23" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5771">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_10 = mul nsw i32 %arrayA_load_11, %arrayB_load_11

]]></node>
<StgValue><ssdm name="tmp_32_10"/></StgValue>
</operation>

<operation id="1182" st_id="23" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5772">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_11 = mul nsw i32 %arrayA_load_12, %arrayB_load_12

]]></node>
<StgValue><ssdm name="tmp_32_11"/></StgValue>
</operation>

<operation id="1183" st_id="23" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5773">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_12 = mul nsw i32 %arrayA_load_13, %arrayB_load_13

]]></node>
<StgValue><ssdm name="tmp_32_12"/></StgValue>
</operation>

<operation id="1184" st_id="23" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5774">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_13 = mul nsw i32 %arrayA_load_14, %arrayB_load_14

]]></node>
<StgValue><ssdm name="tmp_32_13"/></StgValue>
</operation>

<operation id="1185" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5794">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1097" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_34 = load i32* %arrayB_addr_35, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_34"/></StgValue>
</operation>

<operation id="1186" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5795">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1111" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_35 = load i32* %arrayB_addr_36, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_35"/></StgValue>
</operation>

<operation id="1187" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5796">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1121" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %p_addr141 = add i10 %j_1_cast6_cast1059_cast2, -496

]]></node>
<StgValue><ssdm name="p_addr141"/></StgValue>
</operation>

<operation id="1188" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5796">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1122" bw="12" op_0_bw="10">
<![CDATA[
:1  %p_addr144_cast = sext i10 %p_addr141 to i12

]]></node>
<StgValue><ssdm name="p_addr144_cast"/></StgValue>
</operation>

<operation id="1189" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5796">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1123" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_168 = zext i12 %p_addr144_cast to i64

]]></node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="1190" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5796">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1124" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_addr_37 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_168

]]></node>
<StgValue><ssdm name="arrayB_addr_37"/></StgValue>
</operation>

<operation id="1191" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5796">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1125" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_36 = load i32* %arrayB_addr_37, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_36"/></StgValue>
</operation>

<operation id="1192" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5797">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1135" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %p_addr142 = add i10 %j_1_cast6_cast1059_cast2, -396

]]></node>
<StgValue><ssdm name="p_addr142"/></StgValue>
</operation>

<operation id="1193" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5797">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1136" bw="12" op_0_bw="10">
<![CDATA[
:1  %p_addr145_cast = sext i10 %p_addr142 to i12

]]></node>
<StgValue><ssdm name="p_addr145_cast"/></StgValue>
</operation>

<operation id="1194" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5797">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1137" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_169 = zext i12 %p_addr145_cast to i64

]]></node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="1195" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5797">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1138" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_addr_38 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_169

]]></node>
<StgValue><ssdm name="arrayB_addr_38"/></StgValue>
</operation>

<operation id="1196" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5797">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1139" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_37 = load i32* %arrayB_addr_38, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_37"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1197" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:138  %arrayA_load_32 = load i32* %arrayA_addr_32, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_32"/></StgValue>
</operation>

<operation id="1198" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:142  %arrayA_load_33 = load i32* %arrayA_addr_33, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_33"/></StgValue>
</operation>

<operation id="1199" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:143  %p_addr35 = add i14 34, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr35"/></StgValue>
</operation>

<operation id="1200" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:144  %tmp_61 = zext i14 %p_addr35 to i64

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1201" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:145  %arrayA_addr_34 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_61

]]></node>
<StgValue><ssdm name="arrayA_addr_34"/></StgValue>
</operation>

<operation id="1202" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:146  %arrayA_load_34 = load i32* %arrayA_addr_34, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_34"/></StgValue>
</operation>

<operation id="1203" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:147  %p_addr36 = add i14 35, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr36"/></StgValue>
</operation>

<operation id="1204" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:148  %tmp_62 = zext i14 %p_addr36 to i64

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1205" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:149  %arrayA_addr_35 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_62

]]></node>
<StgValue><ssdm name="arrayA_addr_35"/></StgValue>
</operation>

<operation id="1206" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:150  %arrayA_load_35 = load i32* %arrayA_addr_35, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_35"/></StgValue>
</operation>

<operation id="1207" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5762">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="691" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_3, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1208" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5762">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="692" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1209" st_id="24" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5770">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_s = mul nsw i32 %arrayA_load_10, %arrayB_load_10

]]></node>
<StgValue><ssdm name="tmp_32_s"/></StgValue>
</operation>

<operation id="1210" st_id="24" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5771">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_10 = mul nsw i32 %arrayA_load_11, %arrayB_load_11

]]></node>
<StgValue><ssdm name="tmp_32_10"/></StgValue>
</operation>

<operation id="1211" st_id="24" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5772">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_11 = mul nsw i32 %arrayA_load_12, %arrayB_load_12

]]></node>
<StgValue><ssdm name="tmp_32_11"/></StgValue>
</operation>

<operation id="1212" st_id="24" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5773">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_12 = mul nsw i32 %arrayA_load_13, %arrayB_load_13

]]></node>
<StgValue><ssdm name="tmp_32_12"/></StgValue>
</operation>

<operation id="1213" st_id="24" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5774">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_13 = mul nsw i32 %arrayA_load_14, %arrayB_load_14

]]></node>
<StgValue><ssdm name="tmp_32_13"/></StgValue>
</operation>

<operation id="1214" st_id="24" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5775">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_14 = mul nsw i32 %arrayA_load_15, %arrayB_load_15

]]></node>
<StgValue><ssdm name="tmp_32_14"/></StgValue>
</operation>

<operation id="1215" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5796">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1125" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_36 = load i32* %arrayB_addr_37, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_36"/></StgValue>
</operation>

<operation id="1216" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5797">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1139" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_37 = load i32* %arrayB_addr_38, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_37"/></StgValue>
</operation>

<operation id="1217" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5798">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1149" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %p_addr143 = add i10 %j_1_cast6_cast1059_cast2, -296

]]></node>
<StgValue><ssdm name="p_addr143"/></StgValue>
</operation>

<operation id="1218" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5798">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1150" bw="12" op_0_bw="10">
<![CDATA[
:1  %p_addr146_cast = sext i10 %p_addr143 to i12

]]></node>
<StgValue><ssdm name="p_addr146_cast"/></StgValue>
</operation>

<operation id="1219" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5798">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1151" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_170 = zext i12 %p_addr146_cast to i64

]]></node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="1220" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5798">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1152" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_addr_39 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_170

]]></node>
<StgValue><ssdm name="arrayB_addr_39"/></StgValue>
</operation>

<operation id="1221" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5798">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1153" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_38 = load i32* %arrayB_addr_39, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_38"/></StgValue>
</operation>

<operation id="1222" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5799">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1163" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %p_addr144 = add i9 %j_1_cast6_cast1059_cast1, -196

]]></node>
<StgValue><ssdm name="p_addr144"/></StgValue>
</operation>

<operation id="1223" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5799">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1164" bw="12" op_0_bw="9">
<![CDATA[
:1  %p_addr147_cast = sext i9 %p_addr144 to i12

]]></node>
<StgValue><ssdm name="p_addr147_cast"/></StgValue>
</operation>

<operation id="1224" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5799">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1165" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_171 = zext i12 %p_addr147_cast to i64

]]></node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="1225" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5799">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1166" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_addr_40 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_171

]]></node>
<StgValue><ssdm name="arrayB_addr_40"/></StgValue>
</operation>

<operation id="1226" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5799">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1167" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_39 = load i32* %arrayB_addr_40, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_39"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1227" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:146  %arrayA_load_34 = load i32* %arrayA_addr_34, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_34"/></StgValue>
</operation>

<operation id="1228" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:150  %arrayA_load_35 = load i32* %arrayA_addr_35, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_35"/></StgValue>
</operation>

<operation id="1229" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:151  %p_addr37 = add i14 36, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr37"/></StgValue>
</operation>

<operation id="1230" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:152  %tmp_63 = zext i14 %p_addr37 to i64

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1231" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:153  %arrayA_addr_36 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_63

]]></node>
<StgValue><ssdm name="arrayA_addr_36"/></StgValue>
</operation>

<operation id="1232" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:154  %arrayA_load_36 = load i32* %arrayA_addr_36, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_36"/></StgValue>
</operation>

<operation id="1233" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:155  %p_addr38 = add i14 37, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr38"/></StgValue>
</operation>

<operation id="1234" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:156  %tmp_64 = zext i14 %p_addr38 to i64

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1235" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:157  %arrayA_addr_37 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_64

]]></node>
<StgValue><ssdm name="arrayA_addr_37"/></StgValue>
</operation>

<operation id="1236" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:158  %arrayA_load_37 = load i32* %arrayA_addr_37, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_37"/></StgValue>
</operation>

<operation id="1237" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="627" bw="13" op_0_bw="7">
<![CDATA[
.preheader10:411  %j_1_cast6_cast1 = zext i7 %j_1_mid2 to i13

]]></node>
<StgValue><ssdm name="j_1_cast6_cast1"/></StgValue>
</operation>

<operation id="1238" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5764">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="702" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_4 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_4"/></StgValue>
</operation>

<operation id="1239" st_id="25" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5771">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_10 = mul nsw i32 %arrayA_load_11, %arrayB_load_11

]]></node>
<StgValue><ssdm name="tmp_32_10"/></StgValue>
</operation>

<operation id="1240" st_id="25" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5772">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_11 = mul nsw i32 %arrayA_load_12, %arrayB_load_12

]]></node>
<StgValue><ssdm name="tmp_32_11"/></StgValue>
</operation>

<operation id="1241" st_id="25" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5773">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_12 = mul nsw i32 %arrayA_load_13, %arrayB_load_13

]]></node>
<StgValue><ssdm name="tmp_32_12"/></StgValue>
</operation>

<operation id="1242" st_id="25" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5774">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_13 = mul nsw i32 %arrayA_load_14, %arrayB_load_14

]]></node>
<StgValue><ssdm name="tmp_32_13"/></StgValue>
</operation>

<operation id="1243" st_id="25" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5775">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_14 = mul nsw i32 %arrayA_load_15, %arrayB_load_15

]]></node>
<StgValue><ssdm name="tmp_32_14"/></StgValue>
</operation>

<operation id="1244" st_id="25" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5776">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_15 = mul nsw i32 %arrayA_load_16, %arrayB_load_16

]]></node>
<StgValue><ssdm name="tmp_32_15"/></StgValue>
</operation>

<operation id="1245" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5798">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1153" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_38 = load i32* %arrayB_addr_39, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_38"/></StgValue>
</operation>

<operation id="1246" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5799">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1167" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_39 = load i32* %arrayB_addr_40, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_39"/></StgValue>
</operation>

<operation id="1247" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5800">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1177" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0  %p_addr145 = add i13 %j_1_cast6_cast1, 4000

]]></node>
<StgValue><ssdm name="p_addr145"/></StgValue>
</operation>

<operation id="1248" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5800">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1178" bw="64" op_0_bw="13">
<![CDATA[
:1  %tmp_172 = zext i13 %p_addr145 to i64

]]></node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="1249" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5800">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1179" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_41 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_172

]]></node>
<StgValue><ssdm name="arrayB_addr_41"/></StgValue>
</operation>

<operation id="1250" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5800">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1180" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_40 = load i32* %arrayB_addr_41, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_40"/></StgValue>
</operation>

<operation id="1251" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5801">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1190" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0  %p_addr146 = add i13 %j_1_cast6_cast1, -4092

]]></node>
<StgValue><ssdm name="p_addr146"/></StgValue>
</operation>

<operation id="1252" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5801">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1191" bw="64" op_0_bw="13">
<![CDATA[
:1  %tmp_173 = zext i13 %p_addr146 to i64

]]></node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="1253" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5801">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1192" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_42 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_173

]]></node>
<StgValue><ssdm name="arrayB_addr_42"/></StgValue>
</operation>

<operation id="1254" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5801">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1193" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_41 = load i32* %arrayB_addr_42, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_41"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1255" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:154  %arrayA_load_36 = load i32* %arrayA_addr_36, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_36"/></StgValue>
</operation>

<operation id="1256" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:158  %arrayA_load_37 = load i32* %arrayA_addr_37, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_37"/></StgValue>
</operation>

<operation id="1257" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:159  %p_addr39 = add i14 38, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr39"/></StgValue>
</operation>

<operation id="1258" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:160  %tmp_65 = zext i14 %p_addr39 to i64

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1259" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:161  %arrayA_addr_38 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="arrayA_addr_38"/></StgValue>
</operation>

<operation id="1260" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:162  %arrayA_load_38 = load i32* %arrayA_addr_38, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_38"/></StgValue>
</operation>

<operation id="1261" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:163  %p_addr40 = add i14 39, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr40"/></StgValue>
</operation>

<operation id="1262" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:164  %tmp_66 = zext i14 %p_addr40 to i64

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1263" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:165  %arrayA_addr_39 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_66

]]></node>
<StgValue><ssdm name="arrayA_addr_39"/></StgValue>
</operation>

<operation id="1264" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:166  %arrayA_load_39 = load i32* %arrayA_addr_39, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_39"/></StgValue>
</operation>

<operation id="1265" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5764">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="701" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_4 = sext i32 %tmp_32_4 to i64

]]></node>
<StgValue><ssdm name="tmp_33_4"/></StgValue>
</operation>

<operation id="1266" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5764">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="702" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_4 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_4"/></StgValue>
</operation>

<operation id="1267" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5764">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_4 = add nsw i64 %tmp_33_4, %arrayC_load_4

]]></node>
<StgValue><ssdm name="tmp_34_4"/></StgValue>
</operation>

<operation id="1268" st_id="26" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5772">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_11 = mul nsw i32 %arrayA_load_12, %arrayB_load_12

]]></node>
<StgValue><ssdm name="tmp_32_11"/></StgValue>
</operation>

<operation id="1269" st_id="26" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5773">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_12 = mul nsw i32 %arrayA_load_13, %arrayB_load_13

]]></node>
<StgValue><ssdm name="tmp_32_12"/></StgValue>
</operation>

<operation id="1270" st_id="26" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5774">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_13 = mul nsw i32 %arrayA_load_14, %arrayB_load_14

]]></node>
<StgValue><ssdm name="tmp_32_13"/></StgValue>
</operation>

<operation id="1271" st_id="26" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5775">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_14 = mul nsw i32 %arrayA_load_15, %arrayB_load_15

]]></node>
<StgValue><ssdm name="tmp_32_14"/></StgValue>
</operation>

<operation id="1272" st_id="26" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5776">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_15 = mul nsw i32 %arrayA_load_16, %arrayB_load_16

]]></node>
<StgValue><ssdm name="tmp_32_15"/></StgValue>
</operation>

<operation id="1273" st_id="26" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5777">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_16 = mul nsw i32 %arrayA_load_17, %arrayB_load_17

]]></node>
<StgValue><ssdm name="tmp_32_16"/></StgValue>
</operation>

<operation id="1274" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5800">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1180" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_40 = load i32* %arrayB_addr_41, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_40"/></StgValue>
</operation>

<operation id="1275" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5801">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1193" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_41 = load i32* %arrayB_addr_42, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_41"/></StgValue>
</operation>

<operation id="1276" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5802">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1203" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0  %p_addr147 = add i13 %j_1_cast6_cast1, -3992

]]></node>
<StgValue><ssdm name="p_addr147"/></StgValue>
</operation>

<operation id="1277" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5802">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1204" bw="64" op_0_bw="13">
<![CDATA[
:1  %tmp_174 = zext i13 %p_addr147 to i64

]]></node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="1278" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5802">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1205" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_43 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_174

]]></node>
<StgValue><ssdm name="arrayB_addr_43"/></StgValue>
</operation>

<operation id="1279" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5802">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1206" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_42 = load i32* %arrayB_addr_43, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_42"/></StgValue>
</operation>

<operation id="1280" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5803">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1216" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0  %p_addr148 = add i13 %j_1_cast6_cast1, -3892

]]></node>
<StgValue><ssdm name="p_addr148"/></StgValue>
</operation>

<operation id="1281" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5803">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1217" bw="64" op_0_bw="13">
<![CDATA[
:1  %tmp_175 = zext i13 %p_addr148 to i64

]]></node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="1282" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5803">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1218" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_44 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_175

]]></node>
<StgValue><ssdm name="arrayB_addr_44"/></StgValue>
</operation>

<operation id="1283" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5803">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1219" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_43 = load i32* %arrayB_addr_44, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_43"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1284" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:162  %arrayA_load_38 = load i32* %arrayA_addr_38, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_38"/></StgValue>
</operation>

<operation id="1285" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:166  %arrayA_load_39 = load i32* %arrayA_addr_39, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_39"/></StgValue>
</operation>

<operation id="1286" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:167  %p_addr41 = add i14 40, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr41"/></StgValue>
</operation>

<operation id="1287" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:168  %tmp_67 = zext i14 %p_addr41 to i64

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1288" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:169  %arrayA_addr_40 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_67

]]></node>
<StgValue><ssdm name="arrayA_addr_40"/></StgValue>
</operation>

<operation id="1289" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:170  %arrayA_load_40 = load i32* %arrayA_addr_40, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_40"/></StgValue>
</operation>

<operation id="1290" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:171  %p_addr42 = add i14 41, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr42"/></StgValue>
</operation>

<operation id="1291" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:172  %tmp_68 = zext i14 %p_addr42 to i64

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="1292" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:173  %arrayA_addr_41 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_68

]]></node>
<StgValue><ssdm name="arrayA_addr_41"/></StgValue>
</operation>

<operation id="1293" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:174  %arrayA_load_41 = load i32* %arrayA_addr_41, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_41"/></StgValue>
</operation>

<operation id="1294" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5764">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="704" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_4, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1295" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5764">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="705" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1296" st_id="27" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5773">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_12 = mul nsw i32 %arrayA_load_13, %arrayB_load_13

]]></node>
<StgValue><ssdm name="tmp_32_12"/></StgValue>
</operation>

<operation id="1297" st_id="27" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5774">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_13 = mul nsw i32 %arrayA_load_14, %arrayB_load_14

]]></node>
<StgValue><ssdm name="tmp_32_13"/></StgValue>
</operation>

<operation id="1298" st_id="27" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5775">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_14 = mul nsw i32 %arrayA_load_15, %arrayB_load_15

]]></node>
<StgValue><ssdm name="tmp_32_14"/></StgValue>
</operation>

<operation id="1299" st_id="27" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5776">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_15 = mul nsw i32 %arrayA_load_16, %arrayB_load_16

]]></node>
<StgValue><ssdm name="tmp_32_15"/></StgValue>
</operation>

<operation id="1300" st_id="27" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5777">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_16 = mul nsw i32 %arrayA_load_17, %arrayB_load_17

]]></node>
<StgValue><ssdm name="tmp_32_16"/></StgValue>
</operation>

<operation id="1301" st_id="27" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5778">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_17 = mul nsw i32 %arrayA_load_18, %arrayB_load_18

]]></node>
<StgValue><ssdm name="tmp_32_17"/></StgValue>
</operation>

<operation id="1302" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5802">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1206" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_42 = load i32* %arrayB_addr_43, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_42"/></StgValue>
</operation>

<operation id="1303" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5803">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1219" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_43 = load i32* %arrayB_addr_44, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_43"/></StgValue>
</operation>

<operation id="1304" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5804">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1229" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0  %p_addr149 = add i13 %j_1_cast6_cast1, -3792

]]></node>
<StgValue><ssdm name="p_addr149"/></StgValue>
</operation>

<operation id="1305" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5804">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1230" bw="64" op_0_bw="13">
<![CDATA[
:1  %tmp_176 = zext i13 %p_addr149 to i64

]]></node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="1306" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5804">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1231" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_45 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_176

]]></node>
<StgValue><ssdm name="arrayB_addr_45"/></StgValue>
</operation>

<operation id="1307" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5804">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1232" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_44 = load i32* %arrayB_addr_45, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_44"/></StgValue>
</operation>

<operation id="1308" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5805">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1242" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0  %p_addr150 = add i13 %j_1_cast6_cast1, -3692

]]></node>
<StgValue><ssdm name="p_addr150"/></StgValue>
</operation>

<operation id="1309" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5805">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1243" bw="64" op_0_bw="13">
<![CDATA[
:1  %tmp_177 = zext i13 %p_addr150 to i64

]]></node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="1310" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5805">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1244" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_46 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_177

]]></node>
<StgValue><ssdm name="arrayB_addr_46"/></StgValue>
</operation>

<operation id="1311" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5805">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1245" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_45 = load i32* %arrayB_addr_46, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_45"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1312" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:170  %arrayA_load_40 = load i32* %arrayA_addr_40, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_40"/></StgValue>
</operation>

<operation id="1313" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:174  %arrayA_load_41 = load i32* %arrayA_addr_41, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_41"/></StgValue>
</operation>

<operation id="1314" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:175  %p_addr43 = add i14 42, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr43"/></StgValue>
</operation>

<operation id="1315" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:176  %tmp_69 = zext i14 %p_addr43 to i64

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1316" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:177  %arrayA_addr_42 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_69

]]></node>
<StgValue><ssdm name="arrayA_addr_42"/></StgValue>
</operation>

<operation id="1317" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:178  %arrayA_load_42 = load i32* %arrayA_addr_42, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_42"/></StgValue>
</operation>

<operation id="1318" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:179  %p_addr44 = add i14 43, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr44"/></StgValue>
</operation>

<operation id="1319" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:180  %tmp_70 = zext i14 %p_addr44 to i64

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1320" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:181  %arrayA_addr_43 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_70

]]></node>
<StgValue><ssdm name="arrayA_addr_43"/></StgValue>
</operation>

<operation id="1321" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:182  %arrayA_load_43 = load i32* %arrayA_addr_43, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_43"/></StgValue>
</operation>

<operation id="1322" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5765">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="715" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_5 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_5"/></StgValue>
</operation>

<operation id="1323" st_id="28" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5774">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_13 = mul nsw i32 %arrayA_load_14, %arrayB_load_14

]]></node>
<StgValue><ssdm name="tmp_32_13"/></StgValue>
</operation>

<operation id="1324" st_id="28" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5775">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_14 = mul nsw i32 %arrayA_load_15, %arrayB_load_15

]]></node>
<StgValue><ssdm name="tmp_32_14"/></StgValue>
</operation>

<operation id="1325" st_id="28" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5776">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_15 = mul nsw i32 %arrayA_load_16, %arrayB_load_16

]]></node>
<StgValue><ssdm name="tmp_32_15"/></StgValue>
</operation>

<operation id="1326" st_id="28" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5777">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_16 = mul nsw i32 %arrayA_load_17, %arrayB_load_17

]]></node>
<StgValue><ssdm name="tmp_32_16"/></StgValue>
</operation>

<operation id="1327" st_id="28" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5778">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_17 = mul nsw i32 %arrayA_load_18, %arrayB_load_18

]]></node>
<StgValue><ssdm name="tmp_32_17"/></StgValue>
</operation>

<operation id="1328" st_id="28" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5779">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_18 = mul nsw i32 %arrayA_load_19, %arrayB_load_19

]]></node>
<StgValue><ssdm name="tmp_32_18"/></StgValue>
</operation>

<operation id="1329" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5804">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1232" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_44 = load i32* %arrayB_addr_45, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_44"/></StgValue>
</operation>

<operation id="1330" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5805">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1245" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_45 = load i32* %arrayB_addr_46, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_45"/></StgValue>
</operation>

<operation id="1331" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5806">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1255" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0  %p_addr151 = add i13 %j_1_cast6_cast1, -3592

]]></node>
<StgValue><ssdm name="p_addr151"/></StgValue>
</operation>

<operation id="1332" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5806">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1256" bw="64" op_0_bw="13">
<![CDATA[
:1  %tmp_178 = zext i13 %p_addr151 to i64

]]></node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="1333" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5806">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1257" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_47 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_178

]]></node>
<StgValue><ssdm name="arrayB_addr_47"/></StgValue>
</operation>

<operation id="1334" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5806">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1258" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_46 = load i32* %arrayB_addr_47, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_46"/></StgValue>
</operation>

<operation id="1335" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5807">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1268" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0  %p_addr152 = add i13 %j_1_cast6_cast1, -3492

]]></node>
<StgValue><ssdm name="p_addr152"/></StgValue>
</operation>

<operation id="1336" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5807">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1269" bw="64" op_0_bw="13">
<![CDATA[
:1  %tmp_179 = zext i13 %p_addr152 to i64

]]></node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="1337" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5807">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1270" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_48 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_179

]]></node>
<StgValue><ssdm name="arrayB_addr_48"/></StgValue>
</operation>

<operation id="1338" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5807">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1271" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_47 = load i32* %arrayB_addr_48, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_47"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1339" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:178  %arrayA_load_42 = load i32* %arrayA_addr_42, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_42"/></StgValue>
</operation>

<operation id="1340" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:182  %arrayA_load_43 = load i32* %arrayA_addr_43, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_43"/></StgValue>
</operation>

<operation id="1341" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:183  %p_addr45 = add i14 44, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr45"/></StgValue>
</operation>

<operation id="1342" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:184  %tmp_71 = zext i14 %p_addr45 to i64

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1343" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:185  %arrayA_addr_44 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_71

]]></node>
<StgValue><ssdm name="arrayA_addr_44"/></StgValue>
</operation>

<operation id="1344" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:186  %arrayA_load_44 = load i32* %arrayA_addr_44, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_44"/></StgValue>
</operation>

<operation id="1345" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:187  %p_addr46 = add i14 45, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr46"/></StgValue>
</operation>

<operation id="1346" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:188  %tmp_72 = zext i14 %p_addr46 to i64

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1347" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:189  %arrayA_addr_45 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_72

]]></node>
<StgValue><ssdm name="arrayA_addr_45"/></StgValue>
</operation>

<operation id="1348" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:190  %arrayA_load_45 = load i32* %arrayA_addr_45, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_45"/></StgValue>
</operation>

<operation id="1349" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5765">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="714" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_5 = sext i32 %tmp_32_5 to i64

]]></node>
<StgValue><ssdm name="tmp_33_5"/></StgValue>
</operation>

<operation id="1350" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5765">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="715" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_5 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_5"/></StgValue>
</operation>

<operation id="1351" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5765">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_5 = add nsw i64 %tmp_33_5, %arrayC_load_5

]]></node>
<StgValue><ssdm name="tmp_34_5"/></StgValue>
</operation>

<operation id="1352" st_id="29" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5775">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_14 = mul nsw i32 %arrayA_load_15, %arrayB_load_15

]]></node>
<StgValue><ssdm name="tmp_32_14"/></StgValue>
</operation>

<operation id="1353" st_id="29" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5776">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_15 = mul nsw i32 %arrayA_load_16, %arrayB_load_16

]]></node>
<StgValue><ssdm name="tmp_32_15"/></StgValue>
</operation>

<operation id="1354" st_id="29" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5777">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_16 = mul nsw i32 %arrayA_load_17, %arrayB_load_17

]]></node>
<StgValue><ssdm name="tmp_32_16"/></StgValue>
</operation>

<operation id="1355" st_id="29" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5778">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_17 = mul nsw i32 %arrayA_load_18, %arrayB_load_18

]]></node>
<StgValue><ssdm name="tmp_32_17"/></StgValue>
</operation>

<operation id="1356" st_id="29" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5779">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_18 = mul nsw i32 %arrayA_load_19, %arrayB_load_19

]]></node>
<StgValue><ssdm name="tmp_32_18"/></StgValue>
</operation>

<operation id="1357" st_id="29" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5780">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_19 = mul nsw i32 %arrayA_load_20, %arrayB_load_20

]]></node>
<StgValue><ssdm name="tmp_32_19"/></StgValue>
</operation>

<operation id="1358" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5806">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1258" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_46 = load i32* %arrayB_addr_47, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_46"/></StgValue>
</operation>

<operation id="1359" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5807">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1271" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_47 = load i32* %arrayB_addr_48, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_47"/></StgValue>
</operation>

<operation id="1360" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5808">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1281" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0  %p_addr153 = add i13 %j_1_cast6_cast1, -3392

]]></node>
<StgValue><ssdm name="p_addr153"/></StgValue>
</operation>

<operation id="1361" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5808">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1282" bw="64" op_0_bw="13">
<![CDATA[
:1  %tmp_180 = zext i13 %p_addr153 to i64

]]></node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="1362" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5808">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1283" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_49 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_180

]]></node>
<StgValue><ssdm name="arrayB_addr_49"/></StgValue>
</operation>

<operation id="1363" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5808">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1284" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_48 = load i32* %arrayB_addr_49, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_48"/></StgValue>
</operation>

<operation id="1364" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5809">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1294" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0  %p_addr154 = add i13 %j_1_cast6_cast1, -3292

]]></node>
<StgValue><ssdm name="p_addr154"/></StgValue>
</operation>

<operation id="1365" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5809">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1295" bw="64" op_0_bw="13">
<![CDATA[
:1  %tmp_181 = zext i13 %p_addr154 to i64

]]></node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="1366" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5809">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1296" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_50 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_181

]]></node>
<StgValue><ssdm name="arrayB_addr_50"/></StgValue>
</operation>

<operation id="1367" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5809">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1297" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_49 = load i32* %arrayB_addr_50, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_49"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1368" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:186  %arrayA_load_44 = load i32* %arrayA_addr_44, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_44"/></StgValue>
</operation>

<operation id="1369" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:190  %arrayA_load_45 = load i32* %arrayA_addr_45, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_45"/></StgValue>
</operation>

<operation id="1370" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:191  %p_addr47 = add i14 46, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr47"/></StgValue>
</operation>

<operation id="1371" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:192  %tmp_73 = zext i14 %p_addr47 to i64

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1372" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:193  %arrayA_addr_46 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_73

]]></node>
<StgValue><ssdm name="arrayA_addr_46"/></StgValue>
</operation>

<operation id="1373" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:194  %arrayA_load_46 = load i32* %arrayA_addr_46, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_46"/></StgValue>
</operation>

<operation id="1374" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:195  %p_addr48 = add i14 47, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr48"/></StgValue>
</operation>

<operation id="1375" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:196  %tmp_74 = zext i14 %p_addr48 to i64

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1376" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:197  %arrayA_addr_47 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_74

]]></node>
<StgValue><ssdm name="arrayA_addr_47"/></StgValue>
</operation>

<operation id="1377" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:198  %arrayA_load_47 = load i32* %arrayA_addr_47, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_47"/></StgValue>
</operation>

<operation id="1378" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5765">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="717" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_5, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1379" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5765">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="718" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1380" st_id="30" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5776">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_15 = mul nsw i32 %arrayA_load_16, %arrayB_load_16

]]></node>
<StgValue><ssdm name="tmp_32_15"/></StgValue>
</operation>

<operation id="1381" st_id="30" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5777">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_16 = mul nsw i32 %arrayA_load_17, %arrayB_load_17

]]></node>
<StgValue><ssdm name="tmp_32_16"/></StgValue>
</operation>

<operation id="1382" st_id="30" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5778">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_17 = mul nsw i32 %arrayA_load_18, %arrayB_load_18

]]></node>
<StgValue><ssdm name="tmp_32_17"/></StgValue>
</operation>

<operation id="1383" st_id="30" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5779">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_18 = mul nsw i32 %arrayA_load_19, %arrayB_load_19

]]></node>
<StgValue><ssdm name="tmp_32_18"/></StgValue>
</operation>

<operation id="1384" st_id="30" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5780">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_19 = mul nsw i32 %arrayA_load_20, %arrayB_load_20

]]></node>
<StgValue><ssdm name="tmp_32_19"/></StgValue>
</operation>

<operation id="1385" st_id="30" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5781">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_20 = mul nsw i32 %arrayA_load_21, %arrayB_load_21

]]></node>
<StgValue><ssdm name="tmp_32_20"/></StgValue>
</operation>

<operation id="1386" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5808">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1284" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_48 = load i32* %arrayB_addr_49, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_48"/></StgValue>
</operation>

<operation id="1387" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5809">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1297" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_49 = load i32* %arrayB_addr_50, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_49"/></StgValue>
</operation>

<operation id="1388" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5810">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1307" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0  %p_addr155 = add i13 %j_1_cast6_cast1, -3192

]]></node>
<StgValue><ssdm name="p_addr155"/></StgValue>
</operation>

<operation id="1389" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5810">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1308" bw="64" op_0_bw="13">
<![CDATA[
:1  %tmp_182 = zext i13 %p_addr155 to i64

]]></node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="1390" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5810">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1309" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_51 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_182

]]></node>
<StgValue><ssdm name="arrayB_addr_51"/></StgValue>
</operation>

<operation id="1391" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5810">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1310" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_50 = load i32* %arrayB_addr_51, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_50"/></StgValue>
</operation>

<operation id="1392" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5811">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1320" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0  %p_addr156 = add i13 %j_1_cast6_cast1, -3092

]]></node>
<StgValue><ssdm name="p_addr156"/></StgValue>
</operation>

<operation id="1393" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5811">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1321" bw="64" op_0_bw="13">
<![CDATA[
:1  %tmp_183 = zext i13 %p_addr156 to i64

]]></node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="1394" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5811">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1322" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_52 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_183

]]></node>
<StgValue><ssdm name="arrayB_addr_52"/></StgValue>
</operation>

<operation id="1395" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5811">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1323" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_51 = load i32* %arrayB_addr_52, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_51"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1396" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:194  %arrayA_load_46 = load i32* %arrayA_addr_46, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_46"/></StgValue>
</operation>

<operation id="1397" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:198  %arrayA_load_47 = load i32* %arrayA_addr_47, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_47"/></StgValue>
</operation>

<operation id="1398" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:199  %p_addr49 = add i14 48, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr49"/></StgValue>
</operation>

<operation id="1399" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:200  %tmp_75 = zext i14 %p_addr49 to i64

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1400" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="417" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:201  %arrayA_addr_48 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_75

]]></node>
<StgValue><ssdm name="arrayA_addr_48"/></StgValue>
</operation>

<operation id="1401" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:202  %arrayA_load_48 = load i32* %arrayA_addr_48, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_48"/></StgValue>
</operation>

<operation id="1402" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:203  %p_addr50 = add i14 49, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr50"/></StgValue>
</operation>

<operation id="1403" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:204  %tmp_76 = zext i14 %p_addr50 to i64

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1404" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:205  %arrayA_addr_49 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_76

]]></node>
<StgValue><ssdm name="arrayA_addr_49"/></StgValue>
</operation>

<operation id="1405" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:206  %arrayA_load_49 = load i32* %arrayA_addr_49, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_49"/></StgValue>
</operation>

<operation id="1406" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5766">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="728" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_6 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_6"/></StgValue>
</operation>

<operation id="1407" st_id="31" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5777">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_16 = mul nsw i32 %arrayA_load_17, %arrayB_load_17

]]></node>
<StgValue><ssdm name="tmp_32_16"/></StgValue>
</operation>

<operation id="1408" st_id="31" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5778">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_17 = mul nsw i32 %arrayA_load_18, %arrayB_load_18

]]></node>
<StgValue><ssdm name="tmp_32_17"/></StgValue>
</operation>

<operation id="1409" st_id="31" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5779">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_18 = mul nsw i32 %arrayA_load_19, %arrayB_load_19

]]></node>
<StgValue><ssdm name="tmp_32_18"/></StgValue>
</operation>

<operation id="1410" st_id="31" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5780">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_19 = mul nsw i32 %arrayA_load_20, %arrayB_load_20

]]></node>
<StgValue><ssdm name="tmp_32_19"/></StgValue>
</operation>

<operation id="1411" st_id="31" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5781">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_20 = mul nsw i32 %arrayA_load_21, %arrayB_load_21

]]></node>
<StgValue><ssdm name="tmp_32_20"/></StgValue>
</operation>

<operation id="1412" st_id="31" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5782">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_21 = mul nsw i32 %arrayA_load_22, %arrayB_load_22

]]></node>
<StgValue><ssdm name="tmp_32_21"/></StgValue>
</operation>

<operation id="1413" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5810">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1310" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_50 = load i32* %arrayB_addr_51, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_50"/></StgValue>
</operation>

<operation id="1414" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5811">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1323" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_51 = load i32* %arrayB_addr_52, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_51"/></StgValue>
</operation>

<operation id="1415" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5812">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1333" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0  %p_addr157 = add i13 %j_1_cast6_cast1, -2992

]]></node>
<StgValue><ssdm name="p_addr157"/></StgValue>
</operation>

<operation id="1416" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5812">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1334" bw="64" op_0_bw="13">
<![CDATA[
:1  %tmp_184 = zext i13 %p_addr157 to i64

]]></node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="1417" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5812">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1335" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_53 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_184

]]></node>
<StgValue><ssdm name="arrayB_addr_53"/></StgValue>
</operation>

<operation id="1418" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5812">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1336" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_52 = load i32* %arrayB_addr_53, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_52"/></StgValue>
</operation>

<operation id="1419" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5813">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1346" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0  %p_addr158 = add i13 %j_1_cast6_cast1, -2892

]]></node>
<StgValue><ssdm name="p_addr158"/></StgValue>
</operation>

<operation id="1420" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5813">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1347" bw="64" op_0_bw="13">
<![CDATA[
:1  %tmp_185 = zext i13 %p_addr158 to i64

]]></node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="1421" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5813">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1348" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_54 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_185

]]></node>
<StgValue><ssdm name="arrayB_addr_54"/></StgValue>
</operation>

<operation id="1422" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5813">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1349" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_53 = load i32* %arrayB_addr_54, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_53"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1423" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:202  %arrayA_load_48 = load i32* %arrayA_addr_48, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_48"/></StgValue>
</operation>

<operation id="1424" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:206  %arrayA_load_49 = load i32* %arrayA_addr_49, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_49"/></StgValue>
</operation>

<operation id="1425" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="423" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:207  %p_addr51 = add i14 50, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr51"/></StgValue>
</operation>

<operation id="1426" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:208  %tmp_77 = zext i14 %p_addr51 to i64

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1427" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:209  %arrayA_addr_50 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_77

]]></node>
<StgValue><ssdm name="arrayA_addr_50"/></StgValue>
</operation>

<operation id="1428" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:210  %arrayA_load_50 = load i32* %arrayA_addr_50, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_50"/></StgValue>
</operation>

<operation id="1429" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:211  %p_addr52 = add i14 51, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr52"/></StgValue>
</operation>

<operation id="1430" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:212  %tmp_78 = zext i14 %p_addr52 to i64

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1431" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:213  %arrayA_addr_51 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_78

]]></node>
<StgValue><ssdm name="arrayA_addr_51"/></StgValue>
</operation>

<operation id="1432" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:214  %arrayA_load_51 = load i32* %arrayA_addr_51, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_51"/></StgValue>
</operation>

<operation id="1433" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5766">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="727" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_6 = sext i32 %tmp_32_6 to i64

]]></node>
<StgValue><ssdm name="tmp_33_6"/></StgValue>
</operation>

<operation id="1434" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5766">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="728" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_6 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_6"/></StgValue>
</operation>

<operation id="1435" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5766">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="729" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_6 = add nsw i64 %tmp_33_6, %arrayC_load_6

]]></node>
<StgValue><ssdm name="tmp_34_6"/></StgValue>
</operation>

<operation id="1436" st_id="32" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5778">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_17 = mul nsw i32 %arrayA_load_18, %arrayB_load_18

]]></node>
<StgValue><ssdm name="tmp_32_17"/></StgValue>
</operation>

<operation id="1437" st_id="32" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5779">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_18 = mul nsw i32 %arrayA_load_19, %arrayB_load_19

]]></node>
<StgValue><ssdm name="tmp_32_18"/></StgValue>
</operation>

<operation id="1438" st_id="32" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5780">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_19 = mul nsw i32 %arrayA_load_20, %arrayB_load_20

]]></node>
<StgValue><ssdm name="tmp_32_19"/></StgValue>
</operation>

<operation id="1439" st_id="32" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5781">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_20 = mul nsw i32 %arrayA_load_21, %arrayB_load_21

]]></node>
<StgValue><ssdm name="tmp_32_20"/></StgValue>
</operation>

<operation id="1440" st_id="32" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5782">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_21 = mul nsw i32 %arrayA_load_22, %arrayB_load_22

]]></node>
<StgValue><ssdm name="tmp_32_21"/></StgValue>
</operation>

<operation id="1441" st_id="32" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5783">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="952" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_22 = mul nsw i32 %arrayA_load_23, %arrayB_load_23

]]></node>
<StgValue><ssdm name="tmp_32_22"/></StgValue>
</operation>

<operation id="1442" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5812">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1336" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_52 = load i32* %arrayB_addr_53, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_52"/></StgValue>
</operation>

<operation id="1443" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5813">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1349" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_53 = load i32* %arrayB_addr_54, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_53"/></StgValue>
</operation>

<operation id="1444" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5814">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1359" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0  %p_addr159 = add i13 %j_1_cast6_cast1, -2792

]]></node>
<StgValue><ssdm name="p_addr159"/></StgValue>
</operation>

<operation id="1445" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5814">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1360" bw="64" op_0_bw="13">
<![CDATA[
:1  %tmp_186 = zext i13 %p_addr159 to i64

]]></node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="1446" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5814">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1361" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_55 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_186

]]></node>
<StgValue><ssdm name="arrayB_addr_55"/></StgValue>
</operation>

<operation id="1447" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5814">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1362" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_54 = load i32* %arrayB_addr_55, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_54"/></StgValue>
</operation>

<operation id="1448" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5815">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1372" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0  %p_addr160 = add i13 %j_1_cast6_cast1, -2692

]]></node>
<StgValue><ssdm name="p_addr160"/></StgValue>
</operation>

<operation id="1449" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5815">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1373" bw="64" op_0_bw="13">
<![CDATA[
:1  %tmp_187 = zext i13 %p_addr160 to i64

]]></node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="1450" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5815">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1374" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_56 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_187

]]></node>
<StgValue><ssdm name="arrayB_addr_56"/></StgValue>
</operation>

<operation id="1451" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5815">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1375" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_55 = load i32* %arrayB_addr_56, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_55"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1452" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:210  %arrayA_load_50 = load i32* %arrayA_addr_50, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_50"/></StgValue>
</operation>

<operation id="1453" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:214  %arrayA_load_51 = load i32* %arrayA_addr_51, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_51"/></StgValue>
</operation>

<operation id="1454" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:215  %p_addr53 = add i14 52, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr53"/></StgValue>
</operation>

<operation id="1455" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:216  %tmp_79 = zext i14 %p_addr53 to i64

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1456" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:217  %arrayA_addr_52 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_79

]]></node>
<StgValue><ssdm name="arrayA_addr_52"/></StgValue>
</operation>

<operation id="1457" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:218  %arrayA_load_52 = load i32* %arrayA_addr_52, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_52"/></StgValue>
</operation>

<operation id="1458" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="435" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:219  %p_addr54 = add i14 53, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr54"/></StgValue>
</operation>

<operation id="1459" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:220  %tmp_80 = zext i14 %p_addr54 to i64

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1460" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:221  %arrayA_addr_53 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_80

]]></node>
<StgValue><ssdm name="arrayA_addr_53"/></StgValue>
</operation>

<operation id="1461" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:222  %arrayA_load_53 = load i32* %arrayA_addr_53, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_53"/></StgValue>
</operation>

<operation id="1462" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5766">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="730" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_6, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1463" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5766">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="731" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1464" st_id="33" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5779">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_18 = mul nsw i32 %arrayA_load_19, %arrayB_load_19

]]></node>
<StgValue><ssdm name="tmp_32_18"/></StgValue>
</operation>

<operation id="1465" st_id="33" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5780">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_19 = mul nsw i32 %arrayA_load_20, %arrayB_load_20

]]></node>
<StgValue><ssdm name="tmp_32_19"/></StgValue>
</operation>

<operation id="1466" st_id="33" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5781">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_20 = mul nsw i32 %arrayA_load_21, %arrayB_load_21

]]></node>
<StgValue><ssdm name="tmp_32_20"/></StgValue>
</operation>

<operation id="1467" st_id="33" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5782">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_21 = mul nsw i32 %arrayA_load_22, %arrayB_load_22

]]></node>
<StgValue><ssdm name="tmp_32_21"/></StgValue>
</operation>

<operation id="1468" st_id="33" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5783">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="952" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_22 = mul nsw i32 %arrayA_load_23, %arrayB_load_23

]]></node>
<StgValue><ssdm name="tmp_32_22"/></StgValue>
</operation>

<operation id="1469" st_id="33" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5784">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_23 = mul nsw i32 %arrayA_load_24, %arrayB_load_24

]]></node>
<StgValue><ssdm name="tmp_32_23"/></StgValue>
</operation>

<operation id="1470" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5814">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1362" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_54 = load i32* %arrayB_addr_55, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_54"/></StgValue>
</operation>

<operation id="1471" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5815">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1375" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_55 = load i32* %arrayB_addr_56, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_55"/></StgValue>
</operation>

<operation id="1472" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5816">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1385" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0  %p_addr161 = add i13 %j_1_cast6_cast1, -2592

]]></node>
<StgValue><ssdm name="p_addr161"/></StgValue>
</operation>

<operation id="1473" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5816">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1386" bw="64" op_0_bw="13">
<![CDATA[
:1  %tmp_188 = zext i13 %p_addr161 to i64

]]></node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="1474" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5816">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1387" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_57 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_188

]]></node>
<StgValue><ssdm name="arrayB_addr_57"/></StgValue>
</operation>

<operation id="1475" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5816">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1388" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_56 = load i32* %arrayB_addr_57, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_56"/></StgValue>
</operation>

<operation id="1476" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5817">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1398" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0  %p_addr162 = add i13 %j_1_cast6_cast1, -2492

]]></node>
<StgValue><ssdm name="p_addr162"/></StgValue>
</operation>

<operation id="1477" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5817">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1399" bw="64" op_0_bw="13">
<![CDATA[
:1  %tmp_189 = zext i13 %p_addr162 to i64

]]></node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="1478" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5817">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1400" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_58 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_189

]]></node>
<StgValue><ssdm name="arrayB_addr_58"/></StgValue>
</operation>

<operation id="1479" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5817">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1401" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_57 = load i32* %arrayB_addr_58, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_57"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1480" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:218  %arrayA_load_52 = load i32* %arrayA_addr_52, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_52"/></StgValue>
</operation>

<operation id="1481" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:222  %arrayA_load_53 = load i32* %arrayA_addr_53, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_53"/></StgValue>
</operation>

<operation id="1482" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:223  %p_addr55 = add i14 54, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr55"/></StgValue>
</operation>

<operation id="1483" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="440" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:224  %tmp_81 = zext i14 %p_addr55 to i64

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1484" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:225  %arrayA_addr_54 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_81

]]></node>
<StgValue><ssdm name="arrayA_addr_54"/></StgValue>
</operation>

<operation id="1485" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:226  %arrayA_load_54 = load i32* %arrayA_addr_54, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_54"/></StgValue>
</operation>

<operation id="1486" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:227  %p_addr56 = add i14 55, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr56"/></StgValue>
</operation>

<operation id="1487" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:228  %tmp_82 = zext i14 %p_addr56 to i64

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1488" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="445" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:229  %arrayA_addr_55 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_82

]]></node>
<StgValue><ssdm name="arrayA_addr_55"/></StgValue>
</operation>

<operation id="1489" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:230  %arrayA_load_55 = load i32* %arrayA_addr_55, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_55"/></StgValue>
</operation>

<operation id="1490" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5767">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="741" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_7 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_7"/></StgValue>
</operation>

<operation id="1491" st_id="34" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5780">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_19 = mul nsw i32 %arrayA_load_20, %arrayB_load_20

]]></node>
<StgValue><ssdm name="tmp_32_19"/></StgValue>
</operation>

<operation id="1492" st_id="34" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5781">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_20 = mul nsw i32 %arrayA_load_21, %arrayB_load_21

]]></node>
<StgValue><ssdm name="tmp_32_20"/></StgValue>
</operation>

<operation id="1493" st_id="34" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5782">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_21 = mul nsw i32 %arrayA_load_22, %arrayB_load_22

]]></node>
<StgValue><ssdm name="tmp_32_21"/></StgValue>
</operation>

<operation id="1494" st_id="34" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5783">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="952" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_22 = mul nsw i32 %arrayA_load_23, %arrayB_load_23

]]></node>
<StgValue><ssdm name="tmp_32_22"/></StgValue>
</operation>

<operation id="1495" st_id="34" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5784">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_23 = mul nsw i32 %arrayA_load_24, %arrayB_load_24

]]></node>
<StgValue><ssdm name="tmp_32_23"/></StgValue>
</operation>

<operation id="1496" st_id="34" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5785">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_24 = mul nsw i32 %arrayA_load_25, %arrayB_load_25

]]></node>
<StgValue><ssdm name="tmp_32_24"/></StgValue>
</operation>

<operation id="1497" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5816">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1388" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_56 = load i32* %arrayB_addr_57, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_56"/></StgValue>
</operation>

<operation id="1498" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5817">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1401" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_57 = load i32* %arrayB_addr_58, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_57"/></StgValue>
</operation>

<operation id="1499" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5818">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1411" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0  %p_addr163 = add i13 %j_1_cast6_cast1, -2392

]]></node>
<StgValue><ssdm name="p_addr163"/></StgValue>
</operation>

<operation id="1500" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5818">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1412" bw="64" op_0_bw="13">
<![CDATA[
:1  %tmp_190 = zext i13 %p_addr163 to i64

]]></node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="1501" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5818">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1413" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_59 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_190

]]></node>
<StgValue><ssdm name="arrayB_addr_59"/></StgValue>
</operation>

<operation id="1502" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5818">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1414" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_58 = load i32* %arrayB_addr_59, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_58"/></StgValue>
</operation>

<operation id="1503" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5819">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1424" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0  %p_addr164 = add i13 %j_1_cast6_cast1, -2292

]]></node>
<StgValue><ssdm name="p_addr164"/></StgValue>
</operation>

<operation id="1504" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5819">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1425" bw="64" op_0_bw="13">
<![CDATA[
:1  %tmp_191 = zext i13 %p_addr164 to i64

]]></node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="1505" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5819">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1426" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_60 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_191

]]></node>
<StgValue><ssdm name="arrayB_addr_60"/></StgValue>
</operation>

<operation id="1506" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5819">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1427" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_59 = load i32* %arrayB_addr_60, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_59"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1507" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:226  %arrayA_load_54 = load i32* %arrayA_addr_54, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_54"/></StgValue>
</operation>

<operation id="1508" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:230  %arrayA_load_55 = load i32* %arrayA_addr_55, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_55"/></StgValue>
</operation>

<operation id="1509" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="447" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:231  %p_addr57 = add i14 56, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr57"/></StgValue>
</operation>

<operation id="1510" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:232  %tmp_83 = zext i14 %p_addr57 to i64

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1511" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="449" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:233  %arrayA_addr_56 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_83

]]></node>
<StgValue><ssdm name="arrayA_addr_56"/></StgValue>
</operation>

<operation id="1512" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:234  %arrayA_load_56 = load i32* %arrayA_addr_56, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_56"/></StgValue>
</operation>

<operation id="1513" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:235  %p_addr58 = add i14 57, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr58"/></StgValue>
</operation>

<operation id="1514" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:236  %tmp_84 = zext i14 %p_addr58 to i64

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1515" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="453" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:237  %arrayA_addr_57 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_84

]]></node>
<StgValue><ssdm name="arrayA_addr_57"/></StgValue>
</operation>

<operation id="1516" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:238  %arrayA_load_57 = load i32* %arrayA_addr_57, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_57"/></StgValue>
</operation>

<operation id="1517" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5767">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="740" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_7 = sext i32 %tmp_32_7 to i64

]]></node>
<StgValue><ssdm name="tmp_33_7"/></StgValue>
</operation>

<operation id="1518" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5767">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="741" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_7 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_7"/></StgValue>
</operation>

<operation id="1519" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5767">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_7 = add nsw i64 %tmp_33_7, %arrayC_load_7

]]></node>
<StgValue><ssdm name="tmp_34_7"/></StgValue>
</operation>

<operation id="1520" st_id="35" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5781">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_20 = mul nsw i32 %arrayA_load_21, %arrayB_load_21

]]></node>
<StgValue><ssdm name="tmp_32_20"/></StgValue>
</operation>

<operation id="1521" st_id="35" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5782">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_21 = mul nsw i32 %arrayA_load_22, %arrayB_load_22

]]></node>
<StgValue><ssdm name="tmp_32_21"/></StgValue>
</operation>

<operation id="1522" st_id="35" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5783">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="952" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_22 = mul nsw i32 %arrayA_load_23, %arrayB_load_23

]]></node>
<StgValue><ssdm name="tmp_32_22"/></StgValue>
</operation>

<operation id="1523" st_id="35" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5784">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_23 = mul nsw i32 %arrayA_load_24, %arrayB_load_24

]]></node>
<StgValue><ssdm name="tmp_32_23"/></StgValue>
</operation>

<operation id="1524" st_id="35" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5785">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_24 = mul nsw i32 %arrayA_load_25, %arrayB_load_25

]]></node>
<StgValue><ssdm name="tmp_32_24"/></StgValue>
</operation>

<operation id="1525" st_id="35" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5786">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_25 = mul nsw i32 %arrayA_load_26, %arrayB_load_26

]]></node>
<StgValue><ssdm name="tmp_32_25"/></StgValue>
</operation>

<operation id="1526" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5818">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1414" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_58 = load i32* %arrayB_addr_59, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_58"/></StgValue>
</operation>

<operation id="1527" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5819">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1427" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_59 = load i32* %arrayB_addr_60, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_59"/></StgValue>
</operation>

<operation id="1528" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5820">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1437" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0  %p_addr165 = add i13 %j_1_cast6_cast1, -2192

]]></node>
<StgValue><ssdm name="p_addr165"/></StgValue>
</operation>

<operation id="1529" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5820">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1438" bw="64" op_0_bw="13">
<![CDATA[
:1  %tmp_192 = zext i13 %p_addr165 to i64

]]></node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="1530" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5820">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1439" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_61 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_192

]]></node>
<StgValue><ssdm name="arrayB_addr_61"/></StgValue>
</operation>

<operation id="1531" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5820">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1440" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_60 = load i32* %arrayB_addr_61, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_60"/></StgValue>
</operation>

<operation id="1532" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5821">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1450" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0  %p_addr166 = add i13 %j_1_cast6_cast1, -2092

]]></node>
<StgValue><ssdm name="p_addr166"/></StgValue>
</operation>

<operation id="1533" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5821">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1451" bw="64" op_0_bw="13">
<![CDATA[
:1  %tmp_193 = zext i13 %p_addr166 to i64

]]></node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="1534" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5821">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1452" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_62 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_193

]]></node>
<StgValue><ssdm name="arrayB_addr_62"/></StgValue>
</operation>

<operation id="1535" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5821">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1453" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_61 = load i32* %arrayB_addr_62, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_61"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1536" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:234  %arrayA_load_56 = load i32* %arrayA_addr_56, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_56"/></StgValue>
</operation>

<operation id="1537" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:238  %arrayA_load_57 = load i32* %arrayA_addr_57, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_57"/></StgValue>
</operation>

<operation id="1538" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="455" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:239  %p_addr59 = add i14 58, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr59"/></StgValue>
</operation>

<operation id="1539" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="456" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:240  %tmp_85 = zext i14 %p_addr59 to i64

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1540" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:241  %arrayA_addr_58 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_85

]]></node>
<StgValue><ssdm name="arrayA_addr_58"/></StgValue>
</operation>

<operation id="1541" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:242  %arrayA_load_58 = load i32* %arrayA_addr_58, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_58"/></StgValue>
</operation>

<operation id="1542" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:243  %p_addr60 = add i14 59, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr60"/></StgValue>
</operation>

<operation id="1543" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:244  %tmp_86 = zext i14 %p_addr60 to i64

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1544" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:245  %arrayA_addr_59 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_86

]]></node>
<StgValue><ssdm name="arrayA_addr_59"/></StgValue>
</operation>

<operation id="1545" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:246  %arrayA_load_59 = load i32* %arrayA_addr_59, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_59"/></StgValue>
</operation>

<operation id="1546" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5767">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="743" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_7, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1547" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5767">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="744" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1548" st_id="36" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5782">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_21 = mul nsw i32 %arrayA_load_22, %arrayB_load_22

]]></node>
<StgValue><ssdm name="tmp_32_21"/></StgValue>
</operation>

<operation id="1549" st_id="36" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5783">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="952" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_22 = mul nsw i32 %arrayA_load_23, %arrayB_load_23

]]></node>
<StgValue><ssdm name="tmp_32_22"/></StgValue>
</operation>

<operation id="1550" st_id="36" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5784">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_23 = mul nsw i32 %arrayA_load_24, %arrayB_load_24

]]></node>
<StgValue><ssdm name="tmp_32_23"/></StgValue>
</operation>

<operation id="1551" st_id="36" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5785">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_24 = mul nsw i32 %arrayA_load_25, %arrayB_load_25

]]></node>
<StgValue><ssdm name="tmp_32_24"/></StgValue>
</operation>

<operation id="1552" st_id="36" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5786">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_25 = mul nsw i32 %arrayA_load_26, %arrayB_load_26

]]></node>
<StgValue><ssdm name="tmp_32_25"/></StgValue>
</operation>

<operation id="1553" st_id="36" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5787">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_26 = mul nsw i32 %arrayA_load_27, %arrayB_load_27

]]></node>
<StgValue><ssdm name="tmp_32_26"/></StgValue>
</operation>

<operation id="1554" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5820">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1440" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_60 = load i32* %arrayB_addr_61, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_60"/></StgValue>
</operation>

<operation id="1555" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5821">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1453" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_61 = load i32* %arrayB_addr_62, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_61"/></StgValue>
</operation>

<operation id="1556" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5822">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1463" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %p_addr167 = add i12 %j_1_cast6_cast1059_cast, -1992

]]></node>
<StgValue><ssdm name="p_addr167"/></StgValue>
</operation>

<operation id="1557" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5822">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1464" bw="13" op_0_bw="12">
<![CDATA[
:1  %p_addr170_cast = sext i12 %p_addr167 to i13

]]></node>
<StgValue><ssdm name="p_addr170_cast"/></StgValue>
</operation>

<operation id="1558" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5822">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1465" bw="64" op_0_bw="13">
<![CDATA[
:2  %tmp_194 = zext i13 %p_addr170_cast to i64

]]></node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="1559" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5822">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1466" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_addr_63 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_194

]]></node>
<StgValue><ssdm name="arrayB_addr_63"/></StgValue>
</operation>

<operation id="1560" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5822">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1467" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_62 = load i32* %arrayB_addr_63, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_62"/></StgValue>
</operation>

<operation id="1561" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5823">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1477" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %p_addr168 = add i12 %j_1_cast6_cast1059_cast, -1892

]]></node>
<StgValue><ssdm name="p_addr168"/></StgValue>
</operation>

<operation id="1562" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5823">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1478" bw="13" op_0_bw="12">
<![CDATA[
:1  %p_addr171_cast = sext i12 %p_addr168 to i13

]]></node>
<StgValue><ssdm name="p_addr171_cast"/></StgValue>
</operation>

<operation id="1563" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5823">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1479" bw="64" op_0_bw="13">
<![CDATA[
:2  %tmp_195 = zext i13 %p_addr171_cast to i64

]]></node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="1564" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5823">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1480" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_addr_64 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_195

]]></node>
<StgValue><ssdm name="arrayB_addr_64"/></StgValue>
</operation>

<operation id="1565" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5823">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1481" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_63 = load i32* %arrayB_addr_64, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_63"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1566" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:242  %arrayA_load_58 = load i32* %arrayA_addr_58, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_58"/></StgValue>
</operation>

<operation id="1567" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:246  %arrayA_load_59 = load i32* %arrayA_addr_59, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_59"/></StgValue>
</operation>

<operation id="1568" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="463" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:247  %p_addr61 = add i14 60, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr61"/></StgValue>
</operation>

<operation id="1569" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:248  %tmp_87 = zext i14 %p_addr61 to i64

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1570" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="465" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:249  %arrayA_addr_60 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_87

]]></node>
<StgValue><ssdm name="arrayA_addr_60"/></StgValue>
</operation>

<operation id="1571" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:250  %arrayA_load_60 = load i32* %arrayA_addr_60, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_60"/></StgValue>
</operation>

<operation id="1572" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:251  %p_addr62 = add i14 61, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr62"/></StgValue>
</operation>

<operation id="1573" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="468" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:252  %tmp_88 = zext i14 %p_addr62 to i64

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1574" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:253  %arrayA_addr_61 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_88

]]></node>
<StgValue><ssdm name="arrayA_addr_61"/></StgValue>
</operation>

<operation id="1575" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:254  %arrayA_load_61 = load i32* %arrayA_addr_61, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_61"/></StgValue>
</operation>

<operation id="1576" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5768">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="755" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_8 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_8"/></StgValue>
</operation>

<operation id="1577" st_id="37" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5783">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="952" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_22 = mul nsw i32 %arrayA_load_23, %arrayB_load_23

]]></node>
<StgValue><ssdm name="tmp_32_22"/></StgValue>
</operation>

<operation id="1578" st_id="37" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5784">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_23 = mul nsw i32 %arrayA_load_24, %arrayB_load_24

]]></node>
<StgValue><ssdm name="tmp_32_23"/></StgValue>
</operation>

<operation id="1579" st_id="37" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5785">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_24 = mul nsw i32 %arrayA_load_25, %arrayB_load_25

]]></node>
<StgValue><ssdm name="tmp_32_24"/></StgValue>
</operation>

<operation id="1580" st_id="37" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5786">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_25 = mul nsw i32 %arrayA_load_26, %arrayB_load_26

]]></node>
<StgValue><ssdm name="tmp_32_25"/></StgValue>
</operation>

<operation id="1581" st_id="37" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5787">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_26 = mul nsw i32 %arrayA_load_27, %arrayB_load_27

]]></node>
<StgValue><ssdm name="tmp_32_26"/></StgValue>
</operation>

<operation id="1582" st_id="37" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5788">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_27 = mul nsw i32 %arrayA_load_28, %arrayB_load_28

]]></node>
<StgValue><ssdm name="tmp_32_27"/></StgValue>
</operation>

<operation id="1583" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5822">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1467" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_62 = load i32* %arrayB_addr_63, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_62"/></StgValue>
</operation>

<operation id="1584" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5823">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1481" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_63 = load i32* %arrayB_addr_64, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_63"/></StgValue>
</operation>

<operation id="1585" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5824">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1491" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
:0  %p_addr169 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 50, i7 %j_1_mid2)

]]></node>
<StgValue><ssdm name="p_addr169"/></StgValue>
</operation>

<operation id="1586" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5824">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1492" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_196 = zext i32 %p_addr169 to i64

]]></node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="1587" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5824">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1493" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_65 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_196

]]></node>
<StgValue><ssdm name="arrayB_addr_65"/></StgValue>
</operation>

<operation id="1588" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5824">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1494" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_64 = load i32* %arrayB_addr_65, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_64"/></StgValue>
</operation>

<operation id="1589" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5825">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1504" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %p_addr170 = add i12 %j_1_cast6_cast1059_cast, -1692

]]></node>
<StgValue><ssdm name="p_addr170"/></StgValue>
</operation>

<operation id="1590" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5825">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1505" bw="13" op_0_bw="12">
<![CDATA[
:1  %p_addr173_cast = sext i12 %p_addr170 to i13

]]></node>
<StgValue><ssdm name="p_addr173_cast"/></StgValue>
</operation>

<operation id="1591" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5825">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1506" bw="64" op_0_bw="13">
<![CDATA[
:2  %tmp_197 = zext i13 %p_addr173_cast to i64

]]></node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="1592" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5825">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1507" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_addr_66 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_197

]]></node>
<StgValue><ssdm name="arrayB_addr_66"/></StgValue>
</operation>

<operation id="1593" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5825">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1508" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_65 = load i32* %arrayB_addr_66, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_65"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1594" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:250  %arrayA_load_60 = load i32* %arrayA_addr_60, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_60"/></StgValue>
</operation>

<operation id="1595" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:254  %arrayA_load_61 = load i32* %arrayA_addr_61, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_61"/></StgValue>
</operation>

<operation id="1596" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="471" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:255  %p_addr63 = add i14 62, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr63"/></StgValue>
</operation>

<operation id="1597" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:256  %tmp_89 = zext i14 %p_addr63 to i64

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1598" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:257  %arrayA_addr_62 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_89

]]></node>
<StgValue><ssdm name="arrayA_addr_62"/></StgValue>
</operation>

<operation id="1599" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:258  %arrayA_load_62 = load i32* %arrayA_addr_62, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_62"/></StgValue>
</operation>

<operation id="1600" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:259  %p_addr64 = add i14 63, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr64"/></StgValue>
</operation>

<operation id="1601" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:260  %tmp_90 = zext i14 %p_addr64 to i64

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1602" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:261  %arrayA_addr_63 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_90

]]></node>
<StgValue><ssdm name="arrayA_addr_63"/></StgValue>
</operation>

<operation id="1603" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:262  %arrayA_load_63 = load i32* %arrayA_addr_63, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_63"/></StgValue>
</operation>

<operation id="1604" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5768">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="754" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_33_8 = sext i32 %tmp_32_8 to i64

]]></node>
<StgValue><ssdm name="tmp_33_8"/></StgValue>
</operation>

<operation id="1605" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5768">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="755" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_8 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_8"/></StgValue>
</operation>

<operation id="1606" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5768">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_34_8 = add nsw i64 %tmp_33_8, %arrayC_load_8

]]></node>
<StgValue><ssdm name="tmp_34_8"/></StgValue>
</operation>

<operation id="1607" st_id="38" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5784">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_23 = mul nsw i32 %arrayA_load_24, %arrayB_load_24

]]></node>
<StgValue><ssdm name="tmp_32_23"/></StgValue>
</operation>

<operation id="1608" st_id="38" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5785">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_24 = mul nsw i32 %arrayA_load_25, %arrayB_load_25

]]></node>
<StgValue><ssdm name="tmp_32_24"/></StgValue>
</operation>

<operation id="1609" st_id="38" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5786">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_25 = mul nsw i32 %arrayA_load_26, %arrayB_load_26

]]></node>
<StgValue><ssdm name="tmp_32_25"/></StgValue>
</operation>

<operation id="1610" st_id="38" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5787">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_26 = mul nsw i32 %arrayA_load_27, %arrayB_load_27

]]></node>
<StgValue><ssdm name="tmp_32_26"/></StgValue>
</operation>

<operation id="1611" st_id="38" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5788">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_27 = mul nsw i32 %arrayA_load_28, %arrayB_load_28

]]></node>
<StgValue><ssdm name="tmp_32_27"/></StgValue>
</operation>

<operation id="1612" st_id="38" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5789">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_28 = mul nsw i32 %arrayA_load_29, %arrayB_load_29

]]></node>
<StgValue><ssdm name="tmp_32_28"/></StgValue>
</operation>

<operation id="1613" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5824">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1494" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_64 = load i32* %arrayB_addr_65, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_64"/></StgValue>
</operation>

<operation id="1614" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5825">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1508" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_65 = load i32* %arrayB_addr_66, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_65"/></StgValue>
</operation>

<operation id="1615" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5826">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1518" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %p_addr171 = add i12 %j_1_cast6_cast1059_cast, -1592

]]></node>
<StgValue><ssdm name="p_addr171"/></StgValue>
</operation>

<operation id="1616" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5826">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1519" bw="13" op_0_bw="12">
<![CDATA[
:1  %p_addr174_cast = sext i12 %p_addr171 to i13

]]></node>
<StgValue><ssdm name="p_addr174_cast"/></StgValue>
</operation>

<operation id="1617" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5826">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1520" bw="64" op_0_bw="13">
<![CDATA[
:2  %tmp_198 = zext i13 %p_addr174_cast to i64

]]></node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="1618" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5826">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1521" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_addr_67 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_198

]]></node>
<StgValue><ssdm name="arrayB_addr_67"/></StgValue>
</operation>

<operation id="1619" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5826">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1522" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_66 = load i32* %arrayB_addr_67, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_66"/></StgValue>
</operation>

<operation id="1620" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5827">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1532" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %p_addr172 = add i12 %j_1_cast6_cast1059_cast, -1492

]]></node>
<StgValue><ssdm name="p_addr172"/></StgValue>
</operation>

<operation id="1621" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5827">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1533" bw="13" op_0_bw="12">
<![CDATA[
:1  %p_addr175_cast = sext i12 %p_addr172 to i13

]]></node>
<StgValue><ssdm name="p_addr175_cast"/></StgValue>
</operation>

<operation id="1622" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5827">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1534" bw="64" op_0_bw="13">
<![CDATA[
:2  %tmp_199 = zext i13 %p_addr175_cast to i64

]]></node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="1623" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5827">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1535" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_addr_68 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_199

]]></node>
<StgValue><ssdm name="arrayB_addr_68"/></StgValue>
</operation>

<operation id="1624" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5827">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1536" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_67 = load i32* %arrayB_addr_68, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_67"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1625" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:258  %arrayA_load_62 = load i32* %arrayA_addr_62, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_62"/></StgValue>
</operation>

<operation id="1626" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:262  %arrayA_load_63 = load i32* %arrayA_addr_63, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_63"/></StgValue>
</operation>

<operation id="1627" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:263  %p_addr65 = add i14 64, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr65"/></StgValue>
</operation>

<operation id="1628" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:264  %tmp_91 = zext i14 %p_addr65 to i64

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1629" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:265  %arrayA_addr_64 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_91

]]></node>
<StgValue><ssdm name="arrayA_addr_64"/></StgValue>
</operation>

<operation id="1630" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:266  %arrayA_load_64 = load i32* %arrayA_addr_64, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_64"/></StgValue>
</operation>

<operation id="1631" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="483" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:267  %p_addr66 = add i14 65, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr66"/></StgValue>
</operation>

<operation id="1632" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:268  %tmp_92 = zext i14 %p_addr66 to i64

]]></node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1633" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:269  %arrayA_addr_65 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_92

]]></node>
<StgValue><ssdm name="arrayA_addr_65"/></StgValue>
</operation>

<operation id="1634" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:270  %arrayA_load_65 = load i32* %arrayA_addr_65, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_65"/></StgValue>
</operation>

<operation id="1635" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5768">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="757" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:9  store i64 %tmp_34_8, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1636" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5768">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="758" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge14.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1637" st_id="39" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5785">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_24 = mul nsw i32 %arrayA_load_25, %arrayB_load_25

]]></node>
<StgValue><ssdm name="tmp_32_24"/></StgValue>
</operation>

<operation id="1638" st_id="39" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5786">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_25 = mul nsw i32 %arrayA_load_26, %arrayB_load_26

]]></node>
<StgValue><ssdm name="tmp_32_25"/></StgValue>
</operation>

<operation id="1639" st_id="39" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5787">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_26 = mul nsw i32 %arrayA_load_27, %arrayB_load_27

]]></node>
<StgValue><ssdm name="tmp_32_26"/></StgValue>
</operation>

<operation id="1640" st_id="39" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5788">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_27 = mul nsw i32 %arrayA_load_28, %arrayB_load_28

]]></node>
<StgValue><ssdm name="tmp_32_27"/></StgValue>
</operation>

<operation id="1641" st_id="39" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5789">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_28 = mul nsw i32 %arrayA_load_29, %arrayB_load_29

]]></node>
<StgValue><ssdm name="tmp_32_28"/></StgValue>
</operation>

<operation id="1642" st_id="39" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5790">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_29 = mul nsw i32 %arrayA_load_30, %arrayB_load_30

]]></node>
<StgValue><ssdm name="tmp_32_29"/></StgValue>
</operation>

<operation id="1643" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5826">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1522" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_66 = load i32* %arrayB_addr_67, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_66"/></StgValue>
</operation>

<operation id="1644" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5827">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1536" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_67 = load i32* %arrayB_addr_68, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_67"/></StgValue>
</operation>

<operation id="1645" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5828">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1546" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %p_addr173 = add i12 %j_1_cast6_cast1059_cast, -1392

]]></node>
<StgValue><ssdm name="p_addr173"/></StgValue>
</operation>

<operation id="1646" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5828">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1547" bw="13" op_0_bw="12">
<![CDATA[
:1  %p_addr176_cast = sext i12 %p_addr173 to i13

]]></node>
<StgValue><ssdm name="p_addr176_cast"/></StgValue>
</operation>

<operation id="1647" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5828">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1548" bw="64" op_0_bw="13">
<![CDATA[
:2  %tmp_200 = zext i13 %p_addr176_cast to i64

]]></node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="1648" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5828">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1549" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_addr_69 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_200

]]></node>
<StgValue><ssdm name="arrayB_addr_69"/></StgValue>
</operation>

<operation id="1649" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5828">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1550" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_68 = load i32* %arrayB_addr_69, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_68"/></StgValue>
</operation>

<operation id="1650" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5829">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1560" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %p_addr174 = add i12 %j_1_cast6_cast1059_cast, -1292

]]></node>
<StgValue><ssdm name="p_addr174"/></StgValue>
</operation>

<operation id="1651" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5829">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1561" bw="13" op_0_bw="12">
<![CDATA[
:1  %p_addr177_cast = sext i12 %p_addr174 to i13

]]></node>
<StgValue><ssdm name="p_addr177_cast"/></StgValue>
</operation>

<operation id="1652" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5829">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1562" bw="64" op_0_bw="13">
<![CDATA[
:2  %tmp_201 = zext i13 %p_addr177_cast to i64

]]></node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="1653" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5829">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1563" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_addr_70 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_201

]]></node>
<StgValue><ssdm name="arrayB_addr_70"/></StgValue>
</operation>

<operation id="1654" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5829">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1564" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_69 = load i32* %arrayB_addr_70, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_69"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1655" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:266  %arrayA_load_64 = load i32* %arrayA_addr_64, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_64"/></StgValue>
</operation>

<operation id="1656" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:270  %arrayA_load_65 = load i32* %arrayA_addr_65, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_65"/></StgValue>
</operation>

<operation id="1657" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:271  %p_addr67 = add i14 66, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr67"/></StgValue>
</operation>

<operation id="1658" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:272  %tmp_93 = zext i14 %p_addr67 to i64

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1659" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:273  %arrayA_addr_66 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_93

]]></node>
<StgValue><ssdm name="arrayA_addr_66"/></StgValue>
</operation>

<operation id="1660" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:274  %arrayA_load_66 = load i32* %arrayA_addr_66, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_66"/></StgValue>
</operation>

<operation id="1661" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:275  %p_addr68 = add i14 67, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr68"/></StgValue>
</operation>

<operation id="1662" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:276  %tmp_94 = zext i14 %p_addr68 to i64

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1663" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:277  %arrayA_addr_67 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_94

]]></node>
<StgValue><ssdm name="arrayA_addr_67"/></StgValue>
</operation>

<operation id="1664" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:278  %arrayA_load_67 = load i32* %arrayA_addr_67, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_67"/></StgValue>
</operation>

<operation id="1665" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5769">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="768" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_9 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_9"/></StgValue>
</operation>

<operation id="1666" st_id="40" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5786">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_25 = mul nsw i32 %arrayA_load_26, %arrayB_load_26

]]></node>
<StgValue><ssdm name="tmp_32_25"/></StgValue>
</operation>

<operation id="1667" st_id="40" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5787">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_26 = mul nsw i32 %arrayA_load_27, %arrayB_load_27

]]></node>
<StgValue><ssdm name="tmp_32_26"/></StgValue>
</operation>

<operation id="1668" st_id="40" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5788">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_27 = mul nsw i32 %arrayA_load_28, %arrayB_load_28

]]></node>
<StgValue><ssdm name="tmp_32_27"/></StgValue>
</operation>

<operation id="1669" st_id="40" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5789">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_28 = mul nsw i32 %arrayA_load_29, %arrayB_load_29

]]></node>
<StgValue><ssdm name="tmp_32_28"/></StgValue>
</operation>

<operation id="1670" st_id="40" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5790">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_29 = mul nsw i32 %arrayA_load_30, %arrayB_load_30

]]></node>
<StgValue><ssdm name="tmp_32_29"/></StgValue>
</operation>

<operation id="1671" st_id="40" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5791">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_30 = mul nsw i32 %arrayA_load_31, %arrayB_load_31

]]></node>
<StgValue><ssdm name="tmp_32_30"/></StgValue>
</operation>

<operation id="1672" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5828">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1550" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_68 = load i32* %arrayB_addr_69, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_68"/></StgValue>
</operation>

<operation id="1673" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5829">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1564" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_69 = load i32* %arrayB_addr_70, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_69"/></StgValue>
</operation>

<operation id="1674" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5830">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1574" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %p_addr175 = add i12 %j_1_cast6_cast1059_cast, -1192

]]></node>
<StgValue><ssdm name="p_addr175"/></StgValue>
</operation>

<operation id="1675" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5830">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1575" bw="13" op_0_bw="12">
<![CDATA[
:1  %p_addr178_cast = sext i12 %p_addr175 to i13

]]></node>
<StgValue><ssdm name="p_addr178_cast"/></StgValue>
</operation>

<operation id="1676" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5830">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1576" bw="64" op_0_bw="13">
<![CDATA[
:2  %tmp_202 = zext i13 %p_addr178_cast to i64

]]></node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="1677" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5830">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1577" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_addr_71 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_202

]]></node>
<StgValue><ssdm name="arrayB_addr_71"/></StgValue>
</operation>

<operation id="1678" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5830">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1578" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_70 = load i32* %arrayB_addr_71, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_70"/></StgValue>
</operation>

<operation id="1679" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5831">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1588" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %p_addr176 = add i12 %j_1_cast6_cast1059_cast, -1092

]]></node>
<StgValue><ssdm name="p_addr176"/></StgValue>
</operation>

<operation id="1680" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5831">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1589" bw="13" op_0_bw="12">
<![CDATA[
:1  %p_addr179_cast = sext i12 %p_addr176 to i13

]]></node>
<StgValue><ssdm name="p_addr179_cast"/></StgValue>
</operation>

<operation id="1681" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5831">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1590" bw="64" op_0_bw="13">
<![CDATA[
:2  %tmp_203 = zext i13 %p_addr179_cast to i64

]]></node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="1682" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5831">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1591" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_addr_72 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_203

]]></node>
<StgValue><ssdm name="arrayB_addr_72"/></StgValue>
</operation>

<operation id="1683" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5831">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1592" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_71 = load i32* %arrayB_addr_72, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_71"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1684" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:274  %arrayA_load_66 = load i32* %arrayA_addr_66, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_66"/></StgValue>
</operation>

<operation id="1685" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:278  %arrayA_load_67 = load i32* %arrayA_addr_67, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_67"/></StgValue>
</operation>

<operation id="1686" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:279  %p_addr69 = add i14 68, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr69"/></StgValue>
</operation>

<operation id="1687" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:280  %tmp_95 = zext i14 %p_addr69 to i64

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1688" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:281  %arrayA_addr_68 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_95

]]></node>
<StgValue><ssdm name="arrayA_addr_68"/></StgValue>
</operation>

<operation id="1689" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:282  %arrayA_load_68 = load i32* %arrayA_addr_68, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_68"/></StgValue>
</operation>

<operation id="1690" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:283  %p_addr70 = add i14 69, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr70"/></StgValue>
</operation>

<operation id="1691" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:284  %tmp_96 = zext i14 %p_addr70 to i64

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1692" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:285  %arrayA_addr_69 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_96

]]></node>
<StgValue><ssdm name="arrayA_addr_69"/></StgValue>
</operation>

<operation id="1693" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:286  %arrayA_load_69 = load i32* %arrayA_addr_69, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_69"/></StgValue>
</operation>

<operation id="1694" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5769">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="767" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_9 = sext i32 %tmp_32_9 to i64

]]></node>
<StgValue><ssdm name="tmp_33_9"/></StgValue>
</operation>

<operation id="1695" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5769">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="768" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_9 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_9"/></StgValue>
</operation>

<operation id="1696" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5769">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_9 = add nsw i64 %tmp_33_9, %arrayC_load_9

]]></node>
<StgValue><ssdm name="tmp_34_9"/></StgValue>
</operation>

<operation id="1697" st_id="41" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5787">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_26 = mul nsw i32 %arrayA_load_27, %arrayB_load_27

]]></node>
<StgValue><ssdm name="tmp_32_26"/></StgValue>
</operation>

<operation id="1698" st_id="41" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5788">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_27 = mul nsw i32 %arrayA_load_28, %arrayB_load_28

]]></node>
<StgValue><ssdm name="tmp_32_27"/></StgValue>
</operation>

<operation id="1699" st_id="41" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5789">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_28 = mul nsw i32 %arrayA_load_29, %arrayB_load_29

]]></node>
<StgValue><ssdm name="tmp_32_28"/></StgValue>
</operation>

<operation id="1700" st_id="41" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5790">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_29 = mul nsw i32 %arrayA_load_30, %arrayB_load_30

]]></node>
<StgValue><ssdm name="tmp_32_29"/></StgValue>
</operation>

<operation id="1701" st_id="41" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5791">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_30 = mul nsw i32 %arrayA_load_31, %arrayB_load_31

]]></node>
<StgValue><ssdm name="tmp_32_30"/></StgValue>
</operation>

<operation id="1702" st_id="41" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5792">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_31 = mul nsw i32 %arrayB_load_32, %arrayA_load_32

]]></node>
<StgValue><ssdm name="tmp_32_31"/></StgValue>
</operation>

<operation id="1703" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5830">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1578" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_70 = load i32* %arrayB_addr_71, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_70"/></StgValue>
</operation>

<operation id="1704" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5831">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1592" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_71 = load i32* %arrayB_addr_72, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_71"/></StgValue>
</operation>

<operation id="1705" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5832">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1602" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %p_addr177 = add i11 %j_1_cast6_cast1059_cast3, -992

]]></node>
<StgValue><ssdm name="p_addr177"/></StgValue>
</operation>

<operation id="1706" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5832">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1603" bw="13" op_0_bw="11">
<![CDATA[
:1  %p_addr180_cast = sext i11 %p_addr177 to i13

]]></node>
<StgValue><ssdm name="p_addr180_cast"/></StgValue>
</operation>

<operation id="1707" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5832">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1604" bw="64" op_0_bw="13">
<![CDATA[
:2  %tmp_204 = zext i13 %p_addr180_cast to i64

]]></node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="1708" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5832">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1605" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_addr_73 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_204

]]></node>
<StgValue><ssdm name="arrayB_addr_73"/></StgValue>
</operation>

<operation id="1709" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5832">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1606" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_72 = load i32* %arrayB_addr_73, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_72"/></StgValue>
</operation>

<operation id="1710" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5833">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1616" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %p_addr178 = add i11 %j_1_cast6_cast1059_cast3, -892

]]></node>
<StgValue><ssdm name="p_addr178"/></StgValue>
</operation>

<operation id="1711" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5833">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1617" bw="13" op_0_bw="11">
<![CDATA[
:1  %p_addr181_cast = sext i11 %p_addr178 to i13

]]></node>
<StgValue><ssdm name="p_addr181_cast"/></StgValue>
</operation>

<operation id="1712" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5833">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1618" bw="64" op_0_bw="13">
<![CDATA[
:2  %tmp_205 = zext i13 %p_addr181_cast to i64

]]></node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="1713" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5833">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1619" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_addr_74 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_205

]]></node>
<StgValue><ssdm name="arrayB_addr_74"/></StgValue>
</operation>

<operation id="1714" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5833">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1620" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_73 = load i32* %arrayB_addr_74, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_73"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1715" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:282  %arrayA_load_68 = load i32* %arrayA_addr_68, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_68"/></StgValue>
</operation>

<operation id="1716" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:286  %arrayA_load_69 = load i32* %arrayA_addr_69, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_69"/></StgValue>
</operation>

<operation id="1717" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:287  %p_addr71 = add i14 70, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr71"/></StgValue>
</operation>

<operation id="1718" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="504" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:288  %tmp_97 = zext i14 %p_addr71 to i64

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="1719" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="505" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:289  %arrayA_addr_70 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_97

]]></node>
<StgValue><ssdm name="arrayA_addr_70"/></StgValue>
</operation>

<operation id="1720" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:290  %arrayA_load_70 = load i32* %arrayA_addr_70, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_70"/></StgValue>
</operation>

<operation id="1721" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="507" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:291  %p_addr72 = add i14 71, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr72"/></StgValue>
</operation>

<operation id="1722" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="508" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:292  %tmp_98 = zext i14 %p_addr72 to i64

]]></node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1723" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:293  %arrayA_addr_71 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_98

]]></node>
<StgValue><ssdm name="arrayA_addr_71"/></StgValue>
</operation>

<operation id="1724" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:294  %arrayA_load_71 = load i32* %arrayA_addr_71, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_71"/></StgValue>
</operation>

<operation id="1725" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5769">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="770" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_9, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1726" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5769">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="771" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1727" st_id="42" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5788">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_27 = mul nsw i32 %arrayA_load_28, %arrayB_load_28

]]></node>
<StgValue><ssdm name="tmp_32_27"/></StgValue>
</operation>

<operation id="1728" st_id="42" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5789">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_28 = mul nsw i32 %arrayA_load_29, %arrayB_load_29

]]></node>
<StgValue><ssdm name="tmp_32_28"/></StgValue>
</operation>

<operation id="1729" st_id="42" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5790">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_29 = mul nsw i32 %arrayA_load_30, %arrayB_load_30

]]></node>
<StgValue><ssdm name="tmp_32_29"/></StgValue>
</operation>

<operation id="1730" st_id="42" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5791">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_30 = mul nsw i32 %arrayA_load_31, %arrayB_load_31

]]></node>
<StgValue><ssdm name="tmp_32_30"/></StgValue>
</operation>

<operation id="1731" st_id="42" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5792">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_31 = mul nsw i32 %arrayB_load_32, %arrayA_load_32

]]></node>
<StgValue><ssdm name="tmp_32_31"/></StgValue>
</operation>

<operation id="1732" st_id="42" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5793">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_32 = mul nsw i32 %arrayA_load_33, %arrayB_load_33

]]></node>
<StgValue><ssdm name="tmp_32_32"/></StgValue>
</operation>

<operation id="1733" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5832">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1606" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_72 = load i32* %arrayB_addr_73, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_72"/></StgValue>
</operation>

<operation id="1734" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5833">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1620" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_73 = load i32* %arrayB_addr_74, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_73"/></StgValue>
</operation>

<operation id="1735" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5834">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1630" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %p_addr179 = add i11 %j_1_cast6_cast1059_cast3, -792

]]></node>
<StgValue><ssdm name="p_addr179"/></StgValue>
</operation>

<operation id="1736" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5834">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1631" bw="13" op_0_bw="11">
<![CDATA[
:1  %p_addr182_cast = sext i11 %p_addr179 to i13

]]></node>
<StgValue><ssdm name="p_addr182_cast"/></StgValue>
</operation>

<operation id="1737" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5834">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1632" bw="64" op_0_bw="13">
<![CDATA[
:2  %tmp_206 = zext i13 %p_addr182_cast to i64

]]></node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="1738" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5834">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1633" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_addr_75 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_206

]]></node>
<StgValue><ssdm name="arrayB_addr_75"/></StgValue>
</operation>

<operation id="1739" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5834">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1634" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_74 = load i32* %arrayB_addr_75, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_74"/></StgValue>
</operation>

<operation id="1740" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5835">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1644" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %p_addr180 = add i11 %j_1_cast6_cast1059_cast3, -692

]]></node>
<StgValue><ssdm name="p_addr180"/></StgValue>
</operation>

<operation id="1741" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5835">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1645" bw="13" op_0_bw="11">
<![CDATA[
:1  %p_addr183_cast = sext i11 %p_addr180 to i13

]]></node>
<StgValue><ssdm name="p_addr183_cast"/></StgValue>
</operation>

<operation id="1742" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5835">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1646" bw="64" op_0_bw="13">
<![CDATA[
:2  %tmp_207 = zext i13 %p_addr183_cast to i64

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="1743" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5835">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1647" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_addr_76 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_207

]]></node>
<StgValue><ssdm name="arrayB_addr_76"/></StgValue>
</operation>

<operation id="1744" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5835">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1648" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_75 = load i32* %arrayB_addr_76, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_75"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1745" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:290  %arrayA_load_70 = load i32* %arrayA_addr_70, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_70"/></StgValue>
</operation>

<operation id="1746" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:294  %arrayA_load_71 = load i32* %arrayA_addr_71, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_71"/></StgValue>
</operation>

<operation id="1747" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:295  %p_addr73 = add i14 72, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr73"/></StgValue>
</operation>

<operation id="1748" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="512" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:296  %tmp_99 = zext i14 %p_addr73 to i64

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1749" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="513" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:297  %arrayA_addr_72 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_99

]]></node>
<StgValue><ssdm name="arrayA_addr_72"/></StgValue>
</operation>

<operation id="1750" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:298  %arrayA_load_72 = load i32* %arrayA_addr_72, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_72"/></StgValue>
</operation>

<operation id="1751" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="515" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:299  %p_addr74 = add i14 73, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr74"/></StgValue>
</operation>

<operation id="1752" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="516" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:300  %tmp_100 = zext i14 %p_addr74 to i64

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1753" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:301  %arrayA_addr_73 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_100

]]></node>
<StgValue><ssdm name="arrayA_addr_73"/></StgValue>
</operation>

<operation id="1754" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:302  %arrayA_load_73 = load i32* %arrayA_addr_73, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_73"/></StgValue>
</operation>

<operation id="1755" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5770">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="781" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_10 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_10"/></StgValue>
</operation>

<operation id="1756" st_id="43" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5789">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_28 = mul nsw i32 %arrayA_load_29, %arrayB_load_29

]]></node>
<StgValue><ssdm name="tmp_32_28"/></StgValue>
</operation>

<operation id="1757" st_id="43" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5790">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_29 = mul nsw i32 %arrayA_load_30, %arrayB_load_30

]]></node>
<StgValue><ssdm name="tmp_32_29"/></StgValue>
</operation>

<operation id="1758" st_id="43" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5791">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_30 = mul nsw i32 %arrayA_load_31, %arrayB_load_31

]]></node>
<StgValue><ssdm name="tmp_32_30"/></StgValue>
</operation>

<operation id="1759" st_id="43" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5792">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_31 = mul nsw i32 %arrayB_load_32, %arrayA_load_32

]]></node>
<StgValue><ssdm name="tmp_32_31"/></StgValue>
</operation>

<operation id="1760" st_id="43" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5793">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_32 = mul nsw i32 %arrayA_load_33, %arrayB_load_33

]]></node>
<StgValue><ssdm name="tmp_32_32"/></StgValue>
</operation>

<operation id="1761" st_id="43" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5794">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_33 = mul nsw i32 %arrayA_load_34, %arrayB_load_34

]]></node>
<StgValue><ssdm name="tmp_32_33"/></StgValue>
</operation>

<operation id="1762" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5834">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1634" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_74 = load i32* %arrayB_addr_75, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_74"/></StgValue>
</operation>

<operation id="1763" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5835">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1648" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_75 = load i32* %arrayB_addr_76, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_75"/></StgValue>
</operation>

<operation id="1764" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5836">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1658" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %p_addr181 = add i11 %j_1_cast6_cast1059_cast3, -592

]]></node>
<StgValue><ssdm name="p_addr181"/></StgValue>
</operation>

<operation id="1765" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5836">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1659" bw="13" op_0_bw="11">
<![CDATA[
:1  %p_addr184_cast = sext i11 %p_addr181 to i13

]]></node>
<StgValue><ssdm name="p_addr184_cast"/></StgValue>
</operation>

<operation id="1766" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5836">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1660" bw="64" op_0_bw="13">
<![CDATA[
:2  %tmp_208 = zext i13 %p_addr184_cast to i64

]]></node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="1767" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5836">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1661" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_addr_77 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_208

]]></node>
<StgValue><ssdm name="arrayB_addr_77"/></StgValue>
</operation>

<operation id="1768" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5836">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1662" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_76 = load i32* %arrayB_addr_77, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_76"/></StgValue>
</operation>

<operation id="1769" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5837">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1672" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %p_addr182 = add i10 %j_1_cast6_cast1059_cast2, -492

]]></node>
<StgValue><ssdm name="p_addr182"/></StgValue>
</operation>

<operation id="1770" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5837">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1673" bw="13" op_0_bw="10">
<![CDATA[
:1  %p_addr185_cast = sext i10 %p_addr182 to i13

]]></node>
<StgValue><ssdm name="p_addr185_cast"/></StgValue>
</operation>

<operation id="1771" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5837">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1674" bw="64" op_0_bw="13">
<![CDATA[
:2  %tmp_209 = zext i13 %p_addr185_cast to i64

]]></node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="1772" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5837">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1675" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_addr_78 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_209

]]></node>
<StgValue><ssdm name="arrayB_addr_78"/></StgValue>
</operation>

<operation id="1773" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5837">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1676" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_77 = load i32* %arrayB_addr_78, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_77"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1774" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:298  %arrayA_load_72 = load i32* %arrayA_addr_72, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_72"/></StgValue>
</operation>

<operation id="1775" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:302  %arrayA_load_73 = load i32* %arrayA_addr_73, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_73"/></StgValue>
</operation>

<operation id="1776" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="519" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:303  %p_addr75 = add i14 74, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr75"/></StgValue>
</operation>

<operation id="1777" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="520" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:304  %tmp_101 = zext i14 %p_addr75 to i64

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1778" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="521" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:305  %arrayA_addr_74 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_101

]]></node>
<StgValue><ssdm name="arrayA_addr_74"/></StgValue>
</operation>

<operation id="1779" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="522" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:306  %arrayA_load_74 = load i32* %arrayA_addr_74, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_74"/></StgValue>
</operation>

<operation id="1780" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="523" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:307  %p_addr76 = add i14 75, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr76"/></StgValue>
</operation>

<operation id="1781" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="524" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:308  %tmp_102 = zext i14 %p_addr76 to i64

]]></node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1782" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:309  %arrayA_addr_75 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_102

]]></node>
<StgValue><ssdm name="arrayA_addr_75"/></StgValue>
</operation>

<operation id="1783" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="526" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:310  %arrayA_load_75 = load i32* %arrayA_addr_75, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_75"/></StgValue>
</operation>

<operation id="1784" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5770">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="780" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_s = sext i32 %tmp_32_s to i64

]]></node>
<StgValue><ssdm name="tmp_33_s"/></StgValue>
</operation>

<operation id="1785" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5770">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="781" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_10 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_10"/></StgValue>
</operation>

<operation id="1786" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5770">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_s = add nsw i64 %tmp_33_s, %arrayC_load_10

]]></node>
<StgValue><ssdm name="tmp_34_s"/></StgValue>
</operation>

<operation id="1787" st_id="44" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5790">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_29 = mul nsw i32 %arrayA_load_30, %arrayB_load_30

]]></node>
<StgValue><ssdm name="tmp_32_29"/></StgValue>
</operation>

<operation id="1788" st_id="44" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5791">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_30 = mul nsw i32 %arrayA_load_31, %arrayB_load_31

]]></node>
<StgValue><ssdm name="tmp_32_30"/></StgValue>
</operation>

<operation id="1789" st_id="44" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5792">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_31 = mul nsw i32 %arrayB_load_32, %arrayA_load_32

]]></node>
<StgValue><ssdm name="tmp_32_31"/></StgValue>
</operation>

<operation id="1790" st_id="44" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5793">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_32 = mul nsw i32 %arrayA_load_33, %arrayB_load_33

]]></node>
<StgValue><ssdm name="tmp_32_32"/></StgValue>
</operation>

<operation id="1791" st_id="44" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5794">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_33 = mul nsw i32 %arrayA_load_34, %arrayB_load_34

]]></node>
<StgValue><ssdm name="tmp_32_33"/></StgValue>
</operation>

<operation id="1792" st_id="44" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5795">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_34 = mul nsw i32 %arrayA_load_35, %arrayB_load_35

]]></node>
<StgValue><ssdm name="tmp_32_34"/></StgValue>
</operation>

<operation id="1793" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5836">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1662" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_76 = load i32* %arrayB_addr_77, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_76"/></StgValue>
</operation>

<operation id="1794" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5837">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1676" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_77 = load i32* %arrayB_addr_78, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_77"/></StgValue>
</operation>

<operation id="1795" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5838">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1686" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %p_addr183 = add i10 %j_1_cast6_cast1059_cast2, -392

]]></node>
<StgValue><ssdm name="p_addr183"/></StgValue>
</operation>

<operation id="1796" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5838">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1687" bw="13" op_0_bw="10">
<![CDATA[
:1  %p_addr186_cast = sext i10 %p_addr183 to i13

]]></node>
<StgValue><ssdm name="p_addr186_cast"/></StgValue>
</operation>

<operation id="1797" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5838">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1688" bw="64" op_0_bw="13">
<![CDATA[
:2  %tmp_210 = zext i13 %p_addr186_cast to i64

]]></node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="1798" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5838">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1689" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_addr_79 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_210

]]></node>
<StgValue><ssdm name="arrayB_addr_79"/></StgValue>
</operation>

<operation id="1799" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5838">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1690" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_78 = load i32* %arrayB_addr_79, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_78"/></StgValue>
</operation>

<operation id="1800" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5839">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1700" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %p_addr184 = add i10 %j_1_cast6_cast1059_cast2, -292

]]></node>
<StgValue><ssdm name="p_addr184"/></StgValue>
</operation>

<operation id="1801" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5839">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1701" bw="13" op_0_bw="10">
<![CDATA[
:1  %p_addr187_cast = sext i10 %p_addr184 to i13

]]></node>
<StgValue><ssdm name="p_addr187_cast"/></StgValue>
</operation>

<operation id="1802" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5839">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1702" bw="64" op_0_bw="13">
<![CDATA[
:2  %tmp_211 = zext i13 %p_addr187_cast to i64

]]></node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="1803" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5839">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1703" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_addr_80 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_211

]]></node>
<StgValue><ssdm name="arrayB_addr_80"/></StgValue>
</operation>

<operation id="1804" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5839">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1704" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_79 = load i32* %arrayB_addr_80, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_79"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1805" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="522" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:306  %arrayA_load_74 = load i32* %arrayA_addr_74, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_74"/></StgValue>
</operation>

<operation id="1806" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="526" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:310  %arrayA_load_75 = load i32* %arrayA_addr_75, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_75"/></StgValue>
</operation>

<operation id="1807" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="527" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:311  %p_addr77 = add i14 76, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr77"/></StgValue>
</operation>

<operation id="1808" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="528" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:312  %tmp_103 = zext i14 %p_addr77 to i64

]]></node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="1809" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:313  %arrayA_addr_76 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_103

]]></node>
<StgValue><ssdm name="arrayA_addr_76"/></StgValue>
</operation>

<operation id="1810" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="530" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:314  %arrayA_load_76 = load i32* %arrayA_addr_76, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_76"/></StgValue>
</operation>

<operation id="1811" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="531" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:315  %p_addr78 = add i14 77, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr78"/></StgValue>
</operation>

<operation id="1812" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="532" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:316  %tmp_104 = zext i14 %p_addr78 to i64

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="1813" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:317  %arrayA_addr_77 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_104

]]></node>
<StgValue><ssdm name="arrayA_addr_77"/></StgValue>
</operation>

<operation id="1814" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:318  %arrayA_load_77 = load i32* %arrayA_addr_77, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_77"/></StgValue>
</operation>

<operation id="1815" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5770">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="783" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_s, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1816" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5770">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="784" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1817" st_id="45" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5791">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_30 = mul nsw i32 %arrayA_load_31, %arrayB_load_31

]]></node>
<StgValue><ssdm name="tmp_32_30"/></StgValue>
</operation>

<operation id="1818" st_id="45" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5792">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_31 = mul nsw i32 %arrayB_load_32, %arrayA_load_32

]]></node>
<StgValue><ssdm name="tmp_32_31"/></StgValue>
</operation>

<operation id="1819" st_id="45" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5793">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_32 = mul nsw i32 %arrayA_load_33, %arrayB_load_33

]]></node>
<StgValue><ssdm name="tmp_32_32"/></StgValue>
</operation>

<operation id="1820" st_id="45" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5794">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_33 = mul nsw i32 %arrayA_load_34, %arrayB_load_34

]]></node>
<StgValue><ssdm name="tmp_32_33"/></StgValue>
</operation>

<operation id="1821" st_id="45" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5795">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_34 = mul nsw i32 %arrayA_load_35, %arrayB_load_35

]]></node>
<StgValue><ssdm name="tmp_32_34"/></StgValue>
</operation>

<operation id="1822" st_id="45" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5796">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_35 = mul nsw i32 %arrayA_load_36, %arrayB_load_36

]]></node>
<StgValue><ssdm name="tmp_32_35"/></StgValue>
</operation>

<operation id="1823" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5838">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1690" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_78 = load i32* %arrayB_addr_79, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_78"/></StgValue>
</operation>

<operation id="1824" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5839">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1704" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_79 = load i32* %arrayB_addr_80, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_79"/></StgValue>
</operation>

<operation id="1825" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5840">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1714" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %p_addr185 = add i9 %j_1_cast6_cast1059_cast1, -192

]]></node>
<StgValue><ssdm name="p_addr185"/></StgValue>
</operation>

<operation id="1826" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5840">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1715" bw="13" op_0_bw="9">
<![CDATA[
:1  %p_addr188_cast = sext i9 %p_addr185 to i13

]]></node>
<StgValue><ssdm name="p_addr188_cast"/></StgValue>
</operation>

<operation id="1827" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5840">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1716" bw="64" op_0_bw="13">
<![CDATA[
:2  %tmp_212 = zext i13 %p_addr188_cast to i64

]]></node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="1828" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5840">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1717" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_addr_81 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_212

]]></node>
<StgValue><ssdm name="arrayB_addr_81"/></StgValue>
</operation>

<operation id="1829" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5840">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1718" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_80 = load i32* %arrayB_addr_81, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_80"/></StgValue>
</operation>

<operation id="1830" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5841">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1728" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr186 = add i14 %j_1_cast6_cast, 8100

]]></node>
<StgValue><ssdm name="p_addr186"/></StgValue>
</operation>

<operation id="1831" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5841">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1729" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_213 = zext i14 %p_addr186 to i64

]]></node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="1832" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5841">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1730" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_82 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_213

]]></node>
<StgValue><ssdm name="arrayB_addr_82"/></StgValue>
</operation>

<operation id="1833" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5841">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1731" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_81 = load i32* %arrayB_addr_82, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_81"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1834" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="530" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:314  %arrayA_load_76 = load i32* %arrayA_addr_76, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_76"/></StgValue>
</operation>

<operation id="1835" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:318  %arrayA_load_77 = load i32* %arrayA_addr_77, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_77"/></StgValue>
</operation>

<operation id="1836" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="535" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:319  %p_addr79 = add i14 78, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr79"/></StgValue>
</operation>

<operation id="1837" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="536" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:320  %tmp_105 = zext i14 %p_addr79 to i64

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1838" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="537" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:321  %arrayA_addr_78 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_105

]]></node>
<StgValue><ssdm name="arrayA_addr_78"/></StgValue>
</operation>

<operation id="1839" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="538" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:322  %arrayA_load_78 = load i32* %arrayA_addr_78, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_78"/></StgValue>
</operation>

<operation id="1840" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="539" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:323  %p_addr80 = add i14 79, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr80"/></StgValue>
</operation>

<operation id="1841" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="540" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:324  %tmp_106 = zext i14 %p_addr80 to i64

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="1842" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="541" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:325  %arrayA_addr_79 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_106

]]></node>
<StgValue><ssdm name="arrayA_addr_79"/></StgValue>
</operation>

<operation id="1843" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="542" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:326  %arrayA_load_79 = load i32* %arrayA_addr_79, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_79"/></StgValue>
</operation>

<operation id="1844" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5771">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="794" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_11 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_11"/></StgValue>
</operation>

<operation id="1845" st_id="46" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5792">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_31 = mul nsw i32 %arrayB_load_32, %arrayA_load_32

]]></node>
<StgValue><ssdm name="tmp_32_31"/></StgValue>
</operation>

<operation id="1846" st_id="46" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5793">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_32 = mul nsw i32 %arrayA_load_33, %arrayB_load_33

]]></node>
<StgValue><ssdm name="tmp_32_32"/></StgValue>
</operation>

<operation id="1847" st_id="46" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5794">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_33 = mul nsw i32 %arrayA_load_34, %arrayB_load_34

]]></node>
<StgValue><ssdm name="tmp_32_33"/></StgValue>
</operation>

<operation id="1848" st_id="46" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5795">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_34 = mul nsw i32 %arrayA_load_35, %arrayB_load_35

]]></node>
<StgValue><ssdm name="tmp_32_34"/></StgValue>
</operation>

<operation id="1849" st_id="46" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5796">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_35 = mul nsw i32 %arrayA_load_36, %arrayB_load_36

]]></node>
<StgValue><ssdm name="tmp_32_35"/></StgValue>
</operation>

<operation id="1850" st_id="46" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5797">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_36 = mul nsw i32 %arrayA_load_37, %arrayB_load_37

]]></node>
<StgValue><ssdm name="tmp_32_36"/></StgValue>
</operation>

<operation id="1851" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5840">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1718" bw="32" op_0_bw="14">
<![CDATA[
:4  %arrayB_load_80 = load i32* %arrayB_addr_81, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_80"/></StgValue>
</operation>

<operation id="1852" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5841">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1731" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_81 = load i32* %arrayB_addr_82, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_81"/></StgValue>
</operation>

<operation id="1853" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5842">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1741" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr187 = add i14 %j_1_cast6_cast, -8184

]]></node>
<StgValue><ssdm name="p_addr187"/></StgValue>
</operation>

<operation id="1854" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5842">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1742" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_214 = zext i14 %p_addr187 to i64

]]></node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="1855" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5842">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1743" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_83 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_214

]]></node>
<StgValue><ssdm name="arrayB_addr_83"/></StgValue>
</operation>

<operation id="1856" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5842">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1744" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_82 = load i32* %arrayB_addr_83, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_82"/></StgValue>
</operation>

<operation id="1857" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5843">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1754" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr188 = add i14 %j_1_cast6_cast, -8084

]]></node>
<StgValue><ssdm name="p_addr188"/></StgValue>
</operation>

<operation id="1858" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5843">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1755" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_215 = zext i14 %p_addr188 to i64

]]></node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="1859" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5843">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1756" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_84 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_215

]]></node>
<StgValue><ssdm name="arrayB_addr_84"/></StgValue>
</operation>

<operation id="1860" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5843">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1757" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_83 = load i32* %arrayB_addr_84, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_83"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1861" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="538" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:322  %arrayA_load_78 = load i32* %arrayA_addr_78, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_78"/></StgValue>
</operation>

<operation id="1862" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="542" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:326  %arrayA_load_79 = load i32* %arrayA_addr_79, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_79"/></StgValue>
</operation>

<operation id="1863" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="543" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:327  %p_addr81 = add i14 80, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr81"/></StgValue>
</operation>

<operation id="1864" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="544" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:328  %tmp_107 = zext i14 %p_addr81 to i64

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1865" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:329  %arrayA_addr_80 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_107

]]></node>
<StgValue><ssdm name="arrayA_addr_80"/></StgValue>
</operation>

<operation id="1866" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:330  %arrayA_load_80 = load i32* %arrayA_addr_80, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_80"/></StgValue>
</operation>

<operation id="1867" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:331  %p_addr82 = add i14 81, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr82"/></StgValue>
</operation>

<operation id="1868" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="548" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:332  %tmp_108 = zext i14 %p_addr82 to i64

]]></node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1869" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="549" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:333  %arrayA_addr_81 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_108

]]></node>
<StgValue><ssdm name="arrayA_addr_81"/></StgValue>
</operation>

<operation id="1870" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="550" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:334  %arrayA_load_81 = load i32* %arrayA_addr_81, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_81"/></StgValue>
</operation>

<operation id="1871" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5771">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="793" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_10 = sext i32 %tmp_32_10 to i64

]]></node>
<StgValue><ssdm name="tmp_33_10"/></StgValue>
</operation>

<operation id="1872" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5771">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="794" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_11 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_11"/></StgValue>
</operation>

<operation id="1873" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5771">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_10 = add nsw i64 %tmp_33_10, %arrayC_load_11

]]></node>
<StgValue><ssdm name="tmp_34_10"/></StgValue>
</operation>

<operation id="1874" st_id="47" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5793">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_32 = mul nsw i32 %arrayA_load_33, %arrayB_load_33

]]></node>
<StgValue><ssdm name="tmp_32_32"/></StgValue>
</operation>

<operation id="1875" st_id="47" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5794">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_33 = mul nsw i32 %arrayA_load_34, %arrayB_load_34

]]></node>
<StgValue><ssdm name="tmp_32_33"/></StgValue>
</operation>

<operation id="1876" st_id="47" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5795">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_34 = mul nsw i32 %arrayA_load_35, %arrayB_load_35

]]></node>
<StgValue><ssdm name="tmp_32_34"/></StgValue>
</operation>

<operation id="1877" st_id="47" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5796">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_35 = mul nsw i32 %arrayA_load_36, %arrayB_load_36

]]></node>
<StgValue><ssdm name="tmp_32_35"/></StgValue>
</operation>

<operation id="1878" st_id="47" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5797">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_36 = mul nsw i32 %arrayA_load_37, %arrayB_load_37

]]></node>
<StgValue><ssdm name="tmp_32_36"/></StgValue>
</operation>

<operation id="1879" st_id="47" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5798">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_37 = mul nsw i32 %arrayA_load_38, %arrayB_load_38

]]></node>
<StgValue><ssdm name="tmp_32_37"/></StgValue>
</operation>

<operation id="1880" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5842">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1744" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_82 = load i32* %arrayB_addr_83, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_82"/></StgValue>
</operation>

<operation id="1881" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5843">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1757" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_83 = load i32* %arrayB_addr_84, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_83"/></StgValue>
</operation>

<operation id="1882" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5844">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1767" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr189 = add i14 %j_1_cast6_cast, -7984

]]></node>
<StgValue><ssdm name="p_addr189"/></StgValue>
</operation>

<operation id="1883" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5844">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1768" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_216 = zext i14 %p_addr189 to i64

]]></node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="1884" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5844">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1769" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_85 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_216

]]></node>
<StgValue><ssdm name="arrayB_addr_85"/></StgValue>
</operation>

<operation id="1885" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5844">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1770" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_84 = load i32* %arrayB_addr_85, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_84"/></StgValue>
</operation>

<operation id="1886" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5845">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1780" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr190 = add i14 %j_1_cast6_cast, -7884

]]></node>
<StgValue><ssdm name="p_addr190"/></StgValue>
</operation>

<operation id="1887" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5845">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1781" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_217 = zext i14 %p_addr190 to i64

]]></node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="1888" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5845">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1782" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_86 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_217

]]></node>
<StgValue><ssdm name="arrayB_addr_86"/></StgValue>
</operation>

<operation id="1889" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5845">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1783" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_85 = load i32* %arrayB_addr_86, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_85"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1890" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:330  %arrayA_load_80 = load i32* %arrayA_addr_80, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_80"/></StgValue>
</operation>

<operation id="1891" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="550" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:334  %arrayA_load_81 = load i32* %arrayA_addr_81, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_81"/></StgValue>
</operation>

<operation id="1892" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="551" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:335  %p_addr83 = add i14 82, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr83"/></StgValue>
</operation>

<operation id="1893" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="552" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:336  %tmp_109 = zext i14 %p_addr83 to i64

]]></node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1894" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="553" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:337  %arrayA_addr_82 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_109

]]></node>
<StgValue><ssdm name="arrayA_addr_82"/></StgValue>
</operation>

<operation id="1895" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="554" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:338  %arrayA_load_82 = load i32* %arrayA_addr_82, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_82"/></StgValue>
</operation>

<operation id="1896" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="555" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:339  %p_addr84 = add i14 83, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr84"/></StgValue>
</operation>

<operation id="1897" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="556" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:340  %tmp_110 = zext i14 %p_addr84 to i64

]]></node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1898" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="557" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:341  %arrayA_addr_83 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_110

]]></node>
<StgValue><ssdm name="arrayA_addr_83"/></StgValue>
</operation>

<operation id="1899" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="558" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:342  %arrayA_load_83 = load i32* %arrayA_addr_83, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_83"/></StgValue>
</operation>

<operation id="1900" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5771">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="796" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_10, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1901" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5771">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="797" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1902" st_id="48" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5794">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_33 = mul nsw i32 %arrayA_load_34, %arrayB_load_34

]]></node>
<StgValue><ssdm name="tmp_32_33"/></StgValue>
</operation>

<operation id="1903" st_id="48" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5795">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_34 = mul nsw i32 %arrayA_load_35, %arrayB_load_35

]]></node>
<StgValue><ssdm name="tmp_32_34"/></StgValue>
</operation>

<operation id="1904" st_id="48" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5796">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_35 = mul nsw i32 %arrayA_load_36, %arrayB_load_36

]]></node>
<StgValue><ssdm name="tmp_32_35"/></StgValue>
</operation>

<operation id="1905" st_id="48" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5797">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_36 = mul nsw i32 %arrayA_load_37, %arrayB_load_37

]]></node>
<StgValue><ssdm name="tmp_32_36"/></StgValue>
</operation>

<operation id="1906" st_id="48" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5798">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_37 = mul nsw i32 %arrayA_load_38, %arrayB_load_38

]]></node>
<StgValue><ssdm name="tmp_32_37"/></StgValue>
</operation>

<operation id="1907" st_id="48" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5799">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_38 = mul nsw i32 %arrayA_load_39, %arrayB_load_39

]]></node>
<StgValue><ssdm name="tmp_32_38"/></StgValue>
</operation>

<operation id="1908" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5844">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1770" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_84 = load i32* %arrayB_addr_85, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_84"/></StgValue>
</operation>

<operation id="1909" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5845">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1783" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_85 = load i32* %arrayB_addr_86, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_85"/></StgValue>
</operation>

<operation id="1910" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5846">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1793" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr191 = add i14 %j_1_cast6_cast, -7784

]]></node>
<StgValue><ssdm name="p_addr191"/></StgValue>
</operation>

<operation id="1911" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5846">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1794" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_218 = zext i14 %p_addr191 to i64

]]></node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="1912" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5846">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1795" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_87 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_218

]]></node>
<StgValue><ssdm name="arrayB_addr_87"/></StgValue>
</operation>

<operation id="1913" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5846">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1796" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_86 = load i32* %arrayB_addr_87, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_86"/></StgValue>
</operation>

<operation id="1914" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5847">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1806" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr192 = add i14 %j_1_cast6_cast, -7684

]]></node>
<StgValue><ssdm name="p_addr192"/></StgValue>
</operation>

<operation id="1915" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5847">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1807" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_219 = zext i14 %p_addr192 to i64

]]></node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="1916" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5847">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1808" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_88 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_219

]]></node>
<StgValue><ssdm name="arrayB_addr_88"/></StgValue>
</operation>

<operation id="1917" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5847">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1809" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_87 = load i32* %arrayB_addr_88, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_87"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1918" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="554" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:338  %arrayA_load_82 = load i32* %arrayA_addr_82, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_82"/></StgValue>
</operation>

<operation id="1919" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="558" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:342  %arrayA_load_83 = load i32* %arrayA_addr_83, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_83"/></StgValue>
</operation>

<operation id="1920" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="559" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:343  %p_addr85 = add i14 84, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr85"/></StgValue>
</operation>

<operation id="1921" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="560" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:344  %tmp_111 = zext i14 %p_addr85 to i64

]]></node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1922" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="561" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:345  %arrayA_addr_84 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_111

]]></node>
<StgValue><ssdm name="arrayA_addr_84"/></StgValue>
</operation>

<operation id="1923" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="562" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:346  %arrayA_load_84 = load i32* %arrayA_addr_84, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_84"/></StgValue>
</operation>

<operation id="1924" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="563" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:347  %p_addr86 = add i14 85, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr86"/></StgValue>
</operation>

<operation id="1925" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="564" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:348  %tmp_112 = zext i14 %p_addr86 to i64

]]></node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="1926" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="565" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:349  %arrayA_addr_85 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_112

]]></node>
<StgValue><ssdm name="arrayA_addr_85"/></StgValue>
</operation>

<operation id="1927" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="566" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:350  %arrayA_load_85 = load i32* %arrayA_addr_85, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_85"/></StgValue>
</operation>

<operation id="1928" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5772">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="807" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_12 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_12"/></StgValue>
</operation>

<operation id="1929" st_id="49" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5795">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_34 = mul nsw i32 %arrayA_load_35, %arrayB_load_35

]]></node>
<StgValue><ssdm name="tmp_32_34"/></StgValue>
</operation>

<operation id="1930" st_id="49" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5796">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_35 = mul nsw i32 %arrayA_load_36, %arrayB_load_36

]]></node>
<StgValue><ssdm name="tmp_32_35"/></StgValue>
</operation>

<operation id="1931" st_id="49" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5797">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_36 = mul nsw i32 %arrayA_load_37, %arrayB_load_37

]]></node>
<StgValue><ssdm name="tmp_32_36"/></StgValue>
</operation>

<operation id="1932" st_id="49" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5798">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_37 = mul nsw i32 %arrayA_load_38, %arrayB_load_38

]]></node>
<StgValue><ssdm name="tmp_32_37"/></StgValue>
</operation>

<operation id="1933" st_id="49" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5799">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_38 = mul nsw i32 %arrayA_load_39, %arrayB_load_39

]]></node>
<StgValue><ssdm name="tmp_32_38"/></StgValue>
</operation>

<operation id="1934" st_id="49" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5800">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_39 = mul nsw i32 %arrayA_load_40, %arrayB_load_40

]]></node>
<StgValue><ssdm name="tmp_32_39"/></StgValue>
</operation>

<operation id="1935" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5846">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1796" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_86 = load i32* %arrayB_addr_87, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_86"/></StgValue>
</operation>

<operation id="1936" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5847">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1809" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_87 = load i32* %arrayB_addr_88, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_87"/></StgValue>
</operation>

<operation id="1937" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5848">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1819" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr193 = add i14 %j_1_cast6_cast, -7584

]]></node>
<StgValue><ssdm name="p_addr193"/></StgValue>
</operation>

<operation id="1938" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5848">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1820" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_220 = zext i14 %p_addr193 to i64

]]></node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="1939" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5848">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1821" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_89 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_220

]]></node>
<StgValue><ssdm name="arrayB_addr_89"/></StgValue>
</operation>

<operation id="1940" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5848">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1822" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_88 = load i32* %arrayB_addr_89, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_88"/></StgValue>
</operation>

<operation id="1941" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5849">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1832" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr194 = add i14 %j_1_cast6_cast, -7484

]]></node>
<StgValue><ssdm name="p_addr194"/></StgValue>
</operation>

<operation id="1942" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5849">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1833" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_221 = zext i14 %p_addr194 to i64

]]></node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="1943" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5849">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1834" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_90 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_221

]]></node>
<StgValue><ssdm name="arrayB_addr_90"/></StgValue>
</operation>

<operation id="1944" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5849">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1835" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_89 = load i32* %arrayB_addr_90, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_89"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1945" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="562" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:346  %arrayA_load_84 = load i32* %arrayA_addr_84, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_84"/></StgValue>
</operation>

<operation id="1946" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="566" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:350  %arrayA_load_85 = load i32* %arrayA_addr_85, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_85"/></StgValue>
</operation>

<operation id="1947" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="567" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:351  %p_addr87 = add i14 86, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr87"/></StgValue>
</operation>

<operation id="1948" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="568" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:352  %tmp_113 = zext i14 %p_addr87 to i64

]]></node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1949" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="569" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:353  %arrayA_addr_86 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_113

]]></node>
<StgValue><ssdm name="arrayA_addr_86"/></StgValue>
</operation>

<operation id="1950" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="570" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:354  %arrayA_load_86 = load i32* %arrayA_addr_86, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_86"/></StgValue>
</operation>

<operation id="1951" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="571" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:355  %p_addr88 = add i14 87, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr88"/></StgValue>
</operation>

<operation id="1952" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="572" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:356  %tmp_114 = zext i14 %p_addr88 to i64

]]></node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1953" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="573" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:357  %arrayA_addr_87 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_114

]]></node>
<StgValue><ssdm name="arrayA_addr_87"/></StgValue>
</operation>

<operation id="1954" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="574" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:358  %arrayA_load_87 = load i32* %arrayA_addr_87, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_87"/></StgValue>
</operation>

<operation id="1955" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5772">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="806" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_11 = sext i32 %tmp_32_11 to i64

]]></node>
<StgValue><ssdm name="tmp_33_11"/></StgValue>
</operation>

<operation id="1956" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5772">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="807" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_12 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_12"/></StgValue>
</operation>

<operation id="1957" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5772">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_11 = add nsw i64 %tmp_33_11, %arrayC_load_12

]]></node>
<StgValue><ssdm name="tmp_34_11"/></StgValue>
</operation>

<operation id="1958" st_id="50" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5796">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_35 = mul nsw i32 %arrayA_load_36, %arrayB_load_36

]]></node>
<StgValue><ssdm name="tmp_32_35"/></StgValue>
</operation>

<operation id="1959" st_id="50" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5797">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_36 = mul nsw i32 %arrayA_load_37, %arrayB_load_37

]]></node>
<StgValue><ssdm name="tmp_32_36"/></StgValue>
</operation>

<operation id="1960" st_id="50" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5798">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_37 = mul nsw i32 %arrayA_load_38, %arrayB_load_38

]]></node>
<StgValue><ssdm name="tmp_32_37"/></StgValue>
</operation>

<operation id="1961" st_id="50" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5799">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_38 = mul nsw i32 %arrayA_load_39, %arrayB_load_39

]]></node>
<StgValue><ssdm name="tmp_32_38"/></StgValue>
</operation>

<operation id="1962" st_id="50" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5800">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_39 = mul nsw i32 %arrayA_load_40, %arrayB_load_40

]]></node>
<StgValue><ssdm name="tmp_32_39"/></StgValue>
</operation>

<operation id="1963" st_id="50" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5801">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_40 = mul nsw i32 %arrayA_load_41, %arrayB_load_41

]]></node>
<StgValue><ssdm name="tmp_32_40"/></StgValue>
</operation>

<operation id="1964" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5848">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1822" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_88 = load i32* %arrayB_addr_89, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_88"/></StgValue>
</operation>

<operation id="1965" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5849">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1835" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_89 = load i32* %arrayB_addr_90, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_89"/></StgValue>
</operation>

<operation id="1966" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5850">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1845" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr195 = add i14 %j_1_cast6_cast, -7384

]]></node>
<StgValue><ssdm name="p_addr195"/></StgValue>
</operation>

<operation id="1967" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5850">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1846" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_222 = zext i14 %p_addr195 to i64

]]></node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="1968" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5850">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1847" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_91 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_222

]]></node>
<StgValue><ssdm name="arrayB_addr_91"/></StgValue>
</operation>

<operation id="1969" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5850">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1848" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_90 = load i32* %arrayB_addr_91, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_90"/></StgValue>
</operation>

<operation id="1970" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5851">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1858" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr196 = add i14 %j_1_cast6_cast, -7284

]]></node>
<StgValue><ssdm name="p_addr196"/></StgValue>
</operation>

<operation id="1971" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5851">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1859" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_223 = zext i14 %p_addr196 to i64

]]></node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="1972" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5851">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1860" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_92 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_223

]]></node>
<StgValue><ssdm name="arrayB_addr_92"/></StgValue>
</operation>

<operation id="1973" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5851">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1861" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_91 = load i32* %arrayB_addr_92, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_91"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1974" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="570" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:354  %arrayA_load_86 = load i32* %arrayA_addr_86, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_86"/></StgValue>
</operation>

<operation id="1975" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="574" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:358  %arrayA_load_87 = load i32* %arrayA_addr_87, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_87"/></StgValue>
</operation>

<operation id="1976" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="575" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:359  %p_addr89 = add i14 88, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr89"/></StgValue>
</operation>

<operation id="1977" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="576" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:360  %tmp_115 = zext i14 %p_addr89 to i64

]]></node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1978" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="577" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:361  %arrayA_addr_88 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_115

]]></node>
<StgValue><ssdm name="arrayA_addr_88"/></StgValue>
</operation>

<operation id="1979" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="578" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:362  %arrayA_load_88 = load i32* %arrayA_addr_88, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_88"/></StgValue>
</operation>

<operation id="1980" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="579" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:363  %p_addr90 = add i14 89, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr90"/></StgValue>
</operation>

<operation id="1981" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="580" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:364  %tmp_116 = zext i14 %p_addr90 to i64

]]></node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1982" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="581" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:365  %arrayA_addr_89 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_116

]]></node>
<StgValue><ssdm name="arrayA_addr_89"/></StgValue>
</operation>

<operation id="1983" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="582" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:366  %arrayA_load_89 = load i32* %arrayA_addr_89, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_89"/></StgValue>
</operation>

<operation id="1984" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5772">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="809" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_11, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1985" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5772">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="810" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1986" st_id="51" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5797">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_36 = mul nsw i32 %arrayA_load_37, %arrayB_load_37

]]></node>
<StgValue><ssdm name="tmp_32_36"/></StgValue>
</operation>

<operation id="1987" st_id="51" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5798">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_37 = mul nsw i32 %arrayA_load_38, %arrayB_load_38

]]></node>
<StgValue><ssdm name="tmp_32_37"/></StgValue>
</operation>

<operation id="1988" st_id="51" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5799">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_38 = mul nsw i32 %arrayA_load_39, %arrayB_load_39

]]></node>
<StgValue><ssdm name="tmp_32_38"/></StgValue>
</operation>

<operation id="1989" st_id="51" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5800">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_39 = mul nsw i32 %arrayA_load_40, %arrayB_load_40

]]></node>
<StgValue><ssdm name="tmp_32_39"/></StgValue>
</operation>

<operation id="1990" st_id="51" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5801">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_40 = mul nsw i32 %arrayA_load_41, %arrayB_load_41

]]></node>
<StgValue><ssdm name="tmp_32_40"/></StgValue>
</operation>

<operation id="1991" st_id="51" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5802">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_41 = mul nsw i32 %arrayA_load_42, %arrayB_load_42

]]></node>
<StgValue><ssdm name="tmp_32_41"/></StgValue>
</operation>

<operation id="1992" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5850">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1848" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_90 = load i32* %arrayB_addr_91, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_90"/></StgValue>
</operation>

<operation id="1993" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5851">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1861" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_91 = load i32* %arrayB_addr_92, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_91"/></StgValue>
</operation>

<operation id="1994" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5852">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1871" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr197 = add i14 %j_1_cast6_cast, -7184

]]></node>
<StgValue><ssdm name="p_addr197"/></StgValue>
</operation>

<operation id="1995" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5852">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1872" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_224 = zext i14 %p_addr197 to i64

]]></node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="1996" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5852">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1873" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_93 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_224

]]></node>
<StgValue><ssdm name="arrayB_addr_93"/></StgValue>
</operation>

<operation id="1997" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5852">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1874" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_92 = load i32* %arrayB_addr_93, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_92"/></StgValue>
</operation>

<operation id="1998" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5853">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1884" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr198 = add i14 %j_1_cast6_cast, -7084

]]></node>
<StgValue><ssdm name="p_addr198"/></StgValue>
</operation>

<operation id="1999" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5853">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1885" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_225 = zext i14 %p_addr198 to i64

]]></node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="2000" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5853">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1886" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_94 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_225

]]></node>
<StgValue><ssdm name="arrayB_addr_94"/></StgValue>
</operation>

<operation id="2001" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5853">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1887" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_93 = load i32* %arrayB_addr_94, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_93"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="2002" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="578" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:362  %arrayA_load_88 = load i32* %arrayA_addr_88, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_88"/></StgValue>
</operation>

<operation id="2003" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="582" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:366  %arrayA_load_89 = load i32* %arrayA_addr_89, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_89"/></StgValue>
</operation>

<operation id="2004" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="583" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:367  %p_addr91 = add i14 90, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr91"/></StgValue>
</operation>

<operation id="2005" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="584" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:368  %tmp_117 = zext i14 %p_addr91 to i64

]]></node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="2006" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="585" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:369  %arrayA_addr_90 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_117

]]></node>
<StgValue><ssdm name="arrayA_addr_90"/></StgValue>
</operation>

<operation id="2007" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="586" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:370  %arrayA_load_90 = load i32* %arrayA_addr_90, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_90"/></StgValue>
</operation>

<operation id="2008" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:371  %p_addr92 = add i14 91, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr92"/></StgValue>
</operation>

<operation id="2009" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="588" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:372  %tmp_118 = zext i14 %p_addr92 to i64

]]></node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="2010" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="589" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:373  %arrayA_addr_91 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_118

]]></node>
<StgValue><ssdm name="arrayA_addr_91"/></StgValue>
</operation>

<operation id="2011" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="590" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:374  %arrayA_load_91 = load i32* %arrayA_addr_91, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_91"/></StgValue>
</operation>

<operation id="2012" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5773">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="820" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_13 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_13"/></StgValue>
</operation>

<operation id="2013" st_id="52" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5798">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_37 = mul nsw i32 %arrayA_load_38, %arrayB_load_38

]]></node>
<StgValue><ssdm name="tmp_32_37"/></StgValue>
</operation>

<operation id="2014" st_id="52" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5799">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_38 = mul nsw i32 %arrayA_load_39, %arrayB_load_39

]]></node>
<StgValue><ssdm name="tmp_32_38"/></StgValue>
</operation>

<operation id="2015" st_id="52" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5800">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_39 = mul nsw i32 %arrayA_load_40, %arrayB_load_40

]]></node>
<StgValue><ssdm name="tmp_32_39"/></StgValue>
</operation>

<operation id="2016" st_id="52" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5801">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_40 = mul nsw i32 %arrayA_load_41, %arrayB_load_41

]]></node>
<StgValue><ssdm name="tmp_32_40"/></StgValue>
</operation>

<operation id="2017" st_id="52" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5802">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_41 = mul nsw i32 %arrayA_load_42, %arrayB_load_42

]]></node>
<StgValue><ssdm name="tmp_32_41"/></StgValue>
</operation>

<operation id="2018" st_id="52" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5803">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_42 = mul nsw i32 %arrayA_load_43, %arrayB_load_43

]]></node>
<StgValue><ssdm name="tmp_32_42"/></StgValue>
</operation>

<operation id="2019" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5852">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1874" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_92 = load i32* %arrayB_addr_93, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_92"/></StgValue>
</operation>

<operation id="2020" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5853">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1887" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_93 = load i32* %arrayB_addr_94, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_93"/></StgValue>
</operation>

<operation id="2021" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5854">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1897" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr199 = add i14 %j_1_cast6_cast, -6984

]]></node>
<StgValue><ssdm name="p_addr199"/></StgValue>
</operation>

<operation id="2022" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5854">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1898" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_226 = zext i14 %p_addr199 to i64

]]></node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="2023" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5854">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1899" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_95 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_226

]]></node>
<StgValue><ssdm name="arrayB_addr_95"/></StgValue>
</operation>

<operation id="2024" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5854">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1900" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_94 = load i32* %arrayB_addr_95, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_94"/></StgValue>
</operation>

<operation id="2025" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5855">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1910" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr200 = add i14 %j_1_cast6_cast, -6884

]]></node>
<StgValue><ssdm name="p_addr200"/></StgValue>
</operation>

<operation id="2026" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5855">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1911" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_227 = zext i14 %p_addr200 to i64

]]></node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="2027" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5855">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1912" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_96 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_227

]]></node>
<StgValue><ssdm name="arrayB_addr_96"/></StgValue>
</operation>

<operation id="2028" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5855">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1913" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_95 = load i32* %arrayB_addr_96, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_95"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="2029" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="586" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:370  %arrayA_load_90 = load i32* %arrayA_addr_90, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_90"/></StgValue>
</operation>

<operation id="2030" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="590" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:374  %arrayA_load_91 = load i32* %arrayA_addr_91, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_91"/></StgValue>
</operation>

<operation id="2031" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="591" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:375  %p_addr93 = add i14 92, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr93"/></StgValue>
</operation>

<operation id="2032" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="592" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:376  %tmp_119 = zext i14 %p_addr93 to i64

]]></node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="2033" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="593" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:377  %arrayA_addr_92 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_119

]]></node>
<StgValue><ssdm name="arrayA_addr_92"/></StgValue>
</operation>

<operation id="2034" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="594" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:378  %arrayA_load_92 = load i32* %arrayA_addr_92, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_92"/></StgValue>
</operation>

<operation id="2035" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="595" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:379  %p_addr94 = add i14 93, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr94"/></StgValue>
</operation>

<operation id="2036" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="596" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:380  %tmp_120 = zext i14 %p_addr94 to i64

]]></node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="2037" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="597" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:381  %arrayA_addr_93 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_120

]]></node>
<StgValue><ssdm name="arrayA_addr_93"/></StgValue>
</operation>

<operation id="2038" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="598" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:382  %arrayA_load_93 = load i32* %arrayA_addr_93, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_93"/></StgValue>
</operation>

<operation id="2039" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5773">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="819" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_12 = sext i32 %tmp_32_12 to i64

]]></node>
<StgValue><ssdm name="tmp_33_12"/></StgValue>
</operation>

<operation id="2040" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5773">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="820" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_13 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_13"/></StgValue>
</operation>

<operation id="2041" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5773">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="821" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_12 = add nsw i64 %tmp_33_12, %arrayC_load_13

]]></node>
<StgValue><ssdm name="tmp_34_12"/></StgValue>
</operation>

<operation id="2042" st_id="53" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5799">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_38 = mul nsw i32 %arrayA_load_39, %arrayB_load_39

]]></node>
<StgValue><ssdm name="tmp_32_38"/></StgValue>
</operation>

<operation id="2043" st_id="53" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5800">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_39 = mul nsw i32 %arrayA_load_40, %arrayB_load_40

]]></node>
<StgValue><ssdm name="tmp_32_39"/></StgValue>
</operation>

<operation id="2044" st_id="53" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5801">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_40 = mul nsw i32 %arrayA_load_41, %arrayB_load_41

]]></node>
<StgValue><ssdm name="tmp_32_40"/></StgValue>
</operation>

<operation id="2045" st_id="53" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5802">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_41 = mul nsw i32 %arrayA_load_42, %arrayB_load_42

]]></node>
<StgValue><ssdm name="tmp_32_41"/></StgValue>
</operation>

<operation id="2046" st_id="53" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5803">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_42 = mul nsw i32 %arrayA_load_43, %arrayB_load_43

]]></node>
<StgValue><ssdm name="tmp_32_42"/></StgValue>
</operation>

<operation id="2047" st_id="53" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5804">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_43 = mul nsw i32 %arrayA_load_44, %arrayB_load_44

]]></node>
<StgValue><ssdm name="tmp_32_43"/></StgValue>
</operation>

<operation id="2048" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5854">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1900" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_94 = load i32* %arrayB_addr_95, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_94"/></StgValue>
</operation>

<operation id="2049" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5855">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1913" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_95 = load i32* %arrayB_addr_96, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_95"/></StgValue>
</operation>

<operation id="2050" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5856">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1923" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
:0  %p_addr201 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 75, i7 %j_1_mid2)

]]></node>
<StgValue><ssdm name="p_addr201"/></StgValue>
</operation>

<operation id="2051" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5856">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1924" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_228 = zext i32 %p_addr201 to i64

]]></node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="2052" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5856">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1925" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_97 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_228

]]></node>
<StgValue><ssdm name="arrayB_addr_97"/></StgValue>
</operation>

<operation id="2053" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5856">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1926" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_96 = load i32* %arrayB_addr_97, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_96"/></StgValue>
</operation>

<operation id="2054" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5857">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1936" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr202 = add i14 %j_1_cast6_cast, -6684

]]></node>
<StgValue><ssdm name="p_addr202"/></StgValue>
</operation>

<operation id="2055" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5857">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1937" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_229 = zext i14 %p_addr202 to i64

]]></node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="2056" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5857">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1938" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_98 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_229

]]></node>
<StgValue><ssdm name="arrayB_addr_98"/></StgValue>
</operation>

<operation id="2057" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5857">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1939" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_97 = load i32* %arrayB_addr_98, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_97"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="2058" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="594" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:378  %arrayA_load_92 = load i32* %arrayA_addr_92, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_92"/></StgValue>
</operation>

<operation id="2059" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="598" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:382  %arrayA_load_93 = load i32* %arrayA_addr_93, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_93"/></StgValue>
</operation>

<operation id="2060" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="599" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:383  %p_addr95 = add i14 94, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr95"/></StgValue>
</operation>

<operation id="2061" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="600" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:384  %tmp_121 = zext i14 %p_addr95 to i64

]]></node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="2062" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="601" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:385  %arrayA_addr_94 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_121

]]></node>
<StgValue><ssdm name="arrayA_addr_94"/></StgValue>
</operation>

<operation id="2063" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="602" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:386  %arrayA_load_94 = load i32* %arrayA_addr_94, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_94"/></StgValue>
</operation>

<operation id="2064" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="603" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:387  %p_addr96 = add i14 95, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr96"/></StgValue>
</operation>

<operation id="2065" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="604" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:388  %tmp_122 = zext i14 %p_addr96 to i64

]]></node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="2066" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="605" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:389  %arrayA_addr_95 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_122

]]></node>
<StgValue><ssdm name="arrayA_addr_95"/></StgValue>
</operation>

<operation id="2067" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="606" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:390  %arrayA_load_95 = load i32* %arrayA_addr_95, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_95"/></StgValue>
</operation>

<operation id="2068" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5773">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="822" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_12, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2069" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5773">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="823" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2070" st_id="54" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5800">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_39 = mul nsw i32 %arrayA_load_40, %arrayB_load_40

]]></node>
<StgValue><ssdm name="tmp_32_39"/></StgValue>
</operation>

<operation id="2071" st_id="54" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5801">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_40 = mul nsw i32 %arrayA_load_41, %arrayB_load_41

]]></node>
<StgValue><ssdm name="tmp_32_40"/></StgValue>
</operation>

<operation id="2072" st_id="54" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5802">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_41 = mul nsw i32 %arrayA_load_42, %arrayB_load_42

]]></node>
<StgValue><ssdm name="tmp_32_41"/></StgValue>
</operation>

<operation id="2073" st_id="54" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5803">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_42 = mul nsw i32 %arrayA_load_43, %arrayB_load_43

]]></node>
<StgValue><ssdm name="tmp_32_42"/></StgValue>
</operation>

<operation id="2074" st_id="54" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5804">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_43 = mul nsw i32 %arrayA_load_44, %arrayB_load_44

]]></node>
<StgValue><ssdm name="tmp_32_43"/></StgValue>
</operation>

<operation id="2075" st_id="54" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5805">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_44 = mul nsw i32 %arrayA_load_45, %arrayB_load_45

]]></node>
<StgValue><ssdm name="tmp_32_44"/></StgValue>
</operation>

<operation id="2076" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5856">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1926" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_96 = load i32* %arrayB_addr_97, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_96"/></StgValue>
</operation>

<operation id="2077" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5857">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1939" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_97 = load i32* %arrayB_addr_98, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_97"/></StgValue>
</operation>

<operation id="2078" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5858">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1949" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr203 = add i14 %j_1_cast6_cast, -6584

]]></node>
<StgValue><ssdm name="p_addr203"/></StgValue>
</operation>

<operation id="2079" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5858">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1950" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_230 = zext i14 %p_addr203 to i64

]]></node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="2080" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5858">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1951" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_99 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_230

]]></node>
<StgValue><ssdm name="arrayB_addr_99"/></StgValue>
</operation>

<operation id="2081" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5858">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1952" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_98 = load i32* %arrayB_addr_99, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_98"/></StgValue>
</operation>

<operation id="2082" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5859">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1962" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr204 = add i14 %j_1_cast6_cast, -6484

]]></node>
<StgValue><ssdm name="p_addr204"/></StgValue>
</operation>

<operation id="2083" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5859">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1963" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_231 = zext i14 %p_addr204 to i64

]]></node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="2084" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5859">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1964" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_addr_100 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_231

]]></node>
<StgValue><ssdm name="arrayB_addr_100"/></StgValue>
</operation>

<operation id="2085" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5859">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1965" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_99 = load i32* %arrayB_addr_100, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_99"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="2086" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="602" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:386  %arrayA_load_94 = load i32* %arrayA_addr_94, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_94"/></StgValue>
</operation>

<operation id="2087" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="606" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:390  %arrayA_load_95 = load i32* %arrayA_addr_95, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_95"/></StgValue>
</operation>

<operation id="2088" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="607" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:391  %p_addr97 = add i14 96, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr97"/></StgValue>
</operation>

<operation id="2089" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="608" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:392  %tmp_123 = zext i14 %p_addr97 to i64

]]></node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="2090" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="609" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:393  %arrayA_addr_96 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_123

]]></node>
<StgValue><ssdm name="arrayA_addr_96"/></StgValue>
</operation>

<operation id="2091" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="610" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:394  %arrayA_load_96 = load i32* %arrayA_addr_96, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_96"/></StgValue>
</operation>

<operation id="2092" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="611" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:395  %p_addr98 = add i14 97, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr98"/></StgValue>
</operation>

<operation id="2093" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="612" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:396  %tmp_124 = zext i14 %p_addr98 to i64

]]></node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="2094" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:397  %arrayA_addr_97 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_124

]]></node>
<StgValue><ssdm name="arrayA_addr_97"/></StgValue>
</operation>

<operation id="2095" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="614" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:398  %arrayA_load_97 = load i32* %arrayA_addr_97, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_97"/></StgValue>
</operation>

<operation id="2096" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5774">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="833" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_14 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_14"/></StgValue>
</operation>

<operation id="2097" st_id="55" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5801">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_40 = mul nsw i32 %arrayA_load_41, %arrayB_load_41

]]></node>
<StgValue><ssdm name="tmp_32_40"/></StgValue>
</operation>

<operation id="2098" st_id="55" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5802">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_41 = mul nsw i32 %arrayA_load_42, %arrayB_load_42

]]></node>
<StgValue><ssdm name="tmp_32_41"/></StgValue>
</operation>

<operation id="2099" st_id="55" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5803">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_42 = mul nsw i32 %arrayA_load_43, %arrayB_load_43

]]></node>
<StgValue><ssdm name="tmp_32_42"/></StgValue>
</operation>

<operation id="2100" st_id="55" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5804">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_43 = mul nsw i32 %arrayA_load_44, %arrayB_load_44

]]></node>
<StgValue><ssdm name="tmp_32_43"/></StgValue>
</operation>

<operation id="2101" st_id="55" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5805">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_44 = mul nsw i32 %arrayA_load_45, %arrayB_load_45

]]></node>
<StgValue><ssdm name="tmp_32_44"/></StgValue>
</operation>

<operation id="2102" st_id="55" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5806">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_45 = mul nsw i32 %arrayA_load_46, %arrayB_load_46

]]></node>
<StgValue><ssdm name="tmp_32_45"/></StgValue>
</operation>

<operation id="2103" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5858">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1952" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_98 = load i32* %arrayB_addr_99, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_98"/></StgValue>
</operation>

<operation id="2104" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5859">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1965" bw="32" op_0_bw="14">
<![CDATA[
:3  %arrayB_load_99 = load i32* %arrayB_addr_100, align 4

]]></node>
<StgValue><ssdm name="arrayB_load_99"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="2105" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="610" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:394  %arrayA_load_96 = load i32* %arrayA_addr_96, align 16

]]></node>
<StgValue><ssdm name="arrayA_load_96"/></StgValue>
</operation>

<operation id="2106" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="614" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:398  %arrayA_load_97 = load i32* %arrayA_addr_97, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_97"/></StgValue>
</operation>

<operation id="2107" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="615" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:399  %p_addr99 = add i14 98, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr99"/></StgValue>
</operation>

<operation id="2108" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="616" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:400  %tmp_125 = zext i14 %p_addr99 to i64

]]></node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="2109" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="617" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:401  %arrayA_addr_98 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_125

]]></node>
<StgValue><ssdm name="arrayA_addr_98"/></StgValue>
</operation>

<operation id="2110" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="618" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:402  %arrayA_load_98 = load i32* %arrayA_addr_98, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_98"/></StgValue>
</operation>

<operation id="2111" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="619" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:403  %p_addr100 = add i14 99, %tmp_232

]]></node>
<StgValue><ssdm name="p_addr100"/></StgValue>
</operation>

<operation id="2112" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="620" bw="64" op_0_bw="14">
<![CDATA[
.preheader10:404  %tmp_126 = zext i14 %p_addr100 to i64

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="2113" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="621" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:405  %arrayA_addr_99 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_126

]]></node>
<StgValue><ssdm name="arrayA_addr_99"/></StgValue>
</operation>

<operation id="2114" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="622" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:406  %arrayA_load_99 = load i32* %arrayA_addr_99, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_99"/></StgValue>
</operation>

<operation id="2115" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5774">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="832" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_13 = sext i32 %tmp_32_13 to i64

]]></node>
<StgValue><ssdm name="tmp_33_13"/></StgValue>
</operation>

<operation id="2116" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5774">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="833" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_14 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_14"/></StgValue>
</operation>

<operation id="2117" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5774">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="834" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_13 = add nsw i64 %tmp_33_13, %arrayC_load_14

]]></node>
<StgValue><ssdm name="tmp_34_13"/></StgValue>
</operation>

<operation id="2118" st_id="56" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5802">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_41 = mul nsw i32 %arrayA_load_42, %arrayB_load_42

]]></node>
<StgValue><ssdm name="tmp_32_41"/></StgValue>
</operation>

<operation id="2119" st_id="56" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5803">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_42 = mul nsw i32 %arrayA_load_43, %arrayB_load_43

]]></node>
<StgValue><ssdm name="tmp_32_42"/></StgValue>
</operation>

<operation id="2120" st_id="56" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5804">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_43 = mul nsw i32 %arrayA_load_44, %arrayB_load_44

]]></node>
<StgValue><ssdm name="tmp_32_43"/></StgValue>
</operation>

<operation id="2121" st_id="56" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5805">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_44 = mul nsw i32 %arrayA_load_45, %arrayB_load_45

]]></node>
<StgValue><ssdm name="tmp_32_44"/></StgValue>
</operation>

<operation id="2122" st_id="56" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5806">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_45 = mul nsw i32 %arrayA_load_46, %arrayB_load_46

]]></node>
<StgValue><ssdm name="tmp_32_45"/></StgValue>
</operation>

<operation id="2123" st_id="56" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5807">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_46 = mul nsw i32 %arrayA_load_47, %arrayB_load_47

]]></node>
<StgValue><ssdm name="tmp_32_46"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="2124" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader10:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @str2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2125" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10:1  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10000, i64 10000, i64 10000) nounwind

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="2126" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="618" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:402  %arrayA_load_98 = load i32* %arrayA_addr_98, align 8

]]></node>
<StgValue><ssdm name="arrayA_load_98"/></StgValue>
</operation>

<operation id="2127" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="622" bw="32" op_0_bw="14">
<![CDATA[
.preheader10:406  %arrayA_load_99 = load i32* %arrayA_addr_99, align 4

]]></node>
<StgValue><ssdm name="arrayA_load_99"/></StgValue>
</operation>

<operation id="2128" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="634" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader10:418  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2129" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5267">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="636" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.preheader10:420  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2130" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5774">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="835" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_13, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2131" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5774">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="836" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2132" st_id="57" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5803">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_42 = mul nsw i32 %arrayA_load_43, %arrayB_load_43

]]></node>
<StgValue><ssdm name="tmp_32_42"/></StgValue>
</operation>

<operation id="2133" st_id="57" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5804">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_43 = mul nsw i32 %arrayA_load_44, %arrayB_load_44

]]></node>
<StgValue><ssdm name="tmp_32_43"/></StgValue>
</operation>

<operation id="2134" st_id="57" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5805">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_44 = mul nsw i32 %arrayA_load_45, %arrayB_load_45

]]></node>
<StgValue><ssdm name="tmp_32_44"/></StgValue>
</operation>

<operation id="2135" st_id="57" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5806">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_45 = mul nsw i32 %arrayA_load_46, %arrayB_load_46

]]></node>
<StgValue><ssdm name="tmp_32_45"/></StgValue>
</operation>

<operation id="2136" st_id="57" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5807">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_46 = mul nsw i32 %arrayA_load_47, %arrayB_load_47

]]></node>
<StgValue><ssdm name="tmp_32_46"/></StgValue>
</operation>

<operation id="2137" st_id="57" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5808">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_47 = mul nsw i32 %arrayA_load_48, %arrayB_load_48

]]></node>
<StgValue><ssdm name="tmp_32_47"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="2138" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5775">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="846" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_15 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_15"/></StgValue>
</operation>

<operation id="2139" st_id="58" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5804">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_43 = mul nsw i32 %arrayA_load_44, %arrayB_load_44

]]></node>
<StgValue><ssdm name="tmp_32_43"/></StgValue>
</operation>

<operation id="2140" st_id="58" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5805">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_44 = mul nsw i32 %arrayA_load_45, %arrayB_load_45

]]></node>
<StgValue><ssdm name="tmp_32_44"/></StgValue>
</operation>

<operation id="2141" st_id="58" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5806">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_45 = mul nsw i32 %arrayA_load_46, %arrayB_load_46

]]></node>
<StgValue><ssdm name="tmp_32_45"/></StgValue>
</operation>

<operation id="2142" st_id="58" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5807">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_46 = mul nsw i32 %arrayA_load_47, %arrayB_load_47

]]></node>
<StgValue><ssdm name="tmp_32_46"/></StgValue>
</operation>

<operation id="2143" st_id="58" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5808">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_47 = mul nsw i32 %arrayA_load_48, %arrayB_load_48

]]></node>
<StgValue><ssdm name="tmp_32_47"/></StgValue>
</operation>

<operation id="2144" st_id="58" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5809">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_48 = mul nsw i32 %arrayA_load_49, %arrayB_load_49

]]></node>
<StgValue><ssdm name="tmp_32_48"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="2145" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5775">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="845" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_14 = sext i32 %tmp_32_14 to i64

]]></node>
<StgValue><ssdm name="tmp_33_14"/></StgValue>
</operation>

<operation id="2146" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5775">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="846" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_15 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_15"/></StgValue>
</operation>

<operation id="2147" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5775">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="847" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_14 = add nsw i64 %tmp_33_14, %arrayC_load_15

]]></node>
<StgValue><ssdm name="tmp_34_14"/></StgValue>
</operation>

<operation id="2148" st_id="59" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5805">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_44 = mul nsw i32 %arrayA_load_45, %arrayB_load_45

]]></node>
<StgValue><ssdm name="tmp_32_44"/></StgValue>
</operation>

<operation id="2149" st_id="59" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5806">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_45 = mul nsw i32 %arrayA_load_46, %arrayB_load_46

]]></node>
<StgValue><ssdm name="tmp_32_45"/></StgValue>
</operation>

<operation id="2150" st_id="59" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5807">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_46 = mul nsw i32 %arrayA_load_47, %arrayB_load_47

]]></node>
<StgValue><ssdm name="tmp_32_46"/></StgValue>
</operation>

<operation id="2151" st_id="59" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5808">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_47 = mul nsw i32 %arrayA_load_48, %arrayB_load_48

]]></node>
<StgValue><ssdm name="tmp_32_47"/></StgValue>
</operation>

<operation id="2152" st_id="59" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5809">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_48 = mul nsw i32 %arrayA_load_49, %arrayB_load_49

]]></node>
<StgValue><ssdm name="tmp_32_48"/></StgValue>
</operation>

<operation id="2153" st_id="59" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5810">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_49 = mul nsw i32 %arrayA_load_50, %arrayB_load_50

]]></node>
<StgValue><ssdm name="tmp_32_49"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="2154" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5775">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="848" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_14, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2155" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5775">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="849" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2156" st_id="60" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5806">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_45 = mul nsw i32 %arrayA_load_46, %arrayB_load_46

]]></node>
<StgValue><ssdm name="tmp_32_45"/></StgValue>
</operation>

<operation id="2157" st_id="60" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5807">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_46 = mul nsw i32 %arrayA_load_47, %arrayB_load_47

]]></node>
<StgValue><ssdm name="tmp_32_46"/></StgValue>
</operation>

<operation id="2158" st_id="60" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5808">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_47 = mul nsw i32 %arrayA_load_48, %arrayB_load_48

]]></node>
<StgValue><ssdm name="tmp_32_47"/></StgValue>
</operation>

<operation id="2159" st_id="60" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5809">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_48 = mul nsw i32 %arrayA_load_49, %arrayB_load_49

]]></node>
<StgValue><ssdm name="tmp_32_48"/></StgValue>
</operation>

<operation id="2160" st_id="60" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5810">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_49 = mul nsw i32 %arrayA_load_50, %arrayB_load_50

]]></node>
<StgValue><ssdm name="tmp_32_49"/></StgValue>
</operation>

<operation id="2161" st_id="60" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5811">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_50 = mul nsw i32 %arrayA_load_51, %arrayB_load_51

]]></node>
<StgValue><ssdm name="tmp_32_50"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="2162" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5776">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="860" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_16 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_16"/></StgValue>
</operation>

<operation id="2163" st_id="61" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5807">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_46 = mul nsw i32 %arrayA_load_47, %arrayB_load_47

]]></node>
<StgValue><ssdm name="tmp_32_46"/></StgValue>
</operation>

<operation id="2164" st_id="61" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5808">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_47 = mul nsw i32 %arrayA_load_48, %arrayB_load_48

]]></node>
<StgValue><ssdm name="tmp_32_47"/></StgValue>
</operation>

<operation id="2165" st_id="61" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5809">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_48 = mul nsw i32 %arrayA_load_49, %arrayB_load_49

]]></node>
<StgValue><ssdm name="tmp_32_48"/></StgValue>
</operation>

<operation id="2166" st_id="61" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5810">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_49 = mul nsw i32 %arrayA_load_50, %arrayB_load_50

]]></node>
<StgValue><ssdm name="tmp_32_49"/></StgValue>
</operation>

<operation id="2167" st_id="61" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5811">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_50 = mul nsw i32 %arrayA_load_51, %arrayB_load_51

]]></node>
<StgValue><ssdm name="tmp_32_50"/></StgValue>
</operation>

<operation id="2168" st_id="61" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5812">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_51 = mul nsw i32 %arrayA_load_52, %arrayB_load_52

]]></node>
<StgValue><ssdm name="tmp_32_51"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="2169" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5776">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="859" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_33_15 = sext i32 %tmp_32_15 to i64

]]></node>
<StgValue><ssdm name="tmp_33_15"/></StgValue>
</operation>

<operation id="2170" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5776">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="860" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_16 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_16"/></StgValue>
</operation>

<operation id="2171" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5776">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="861" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_34_15 = add nsw i64 %tmp_33_15, %arrayC_load_16

]]></node>
<StgValue><ssdm name="tmp_34_15"/></StgValue>
</operation>

<operation id="2172" st_id="62" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5808">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_47 = mul nsw i32 %arrayA_load_48, %arrayB_load_48

]]></node>
<StgValue><ssdm name="tmp_32_47"/></StgValue>
</operation>

<operation id="2173" st_id="62" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5809">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_48 = mul nsw i32 %arrayA_load_49, %arrayB_load_49

]]></node>
<StgValue><ssdm name="tmp_32_48"/></StgValue>
</operation>

<operation id="2174" st_id="62" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5810">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_49 = mul nsw i32 %arrayA_load_50, %arrayB_load_50

]]></node>
<StgValue><ssdm name="tmp_32_49"/></StgValue>
</operation>

<operation id="2175" st_id="62" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5811">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_50 = mul nsw i32 %arrayA_load_51, %arrayB_load_51

]]></node>
<StgValue><ssdm name="tmp_32_50"/></StgValue>
</operation>

<operation id="2176" st_id="62" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5812">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_51 = mul nsw i32 %arrayA_load_52, %arrayB_load_52

]]></node>
<StgValue><ssdm name="tmp_32_51"/></StgValue>
</operation>

<operation id="2177" st_id="62" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5813">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_52 = mul nsw i32 %arrayA_load_53, %arrayB_load_53

]]></node>
<StgValue><ssdm name="tmp_32_52"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="2178" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5776">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="862" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:9  store i64 %tmp_34_15, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2179" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5776">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="863" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge14.16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2180" st_id="63" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5809">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_48 = mul nsw i32 %arrayA_load_49, %arrayB_load_49

]]></node>
<StgValue><ssdm name="tmp_32_48"/></StgValue>
</operation>

<operation id="2181" st_id="63" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5810">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_49 = mul nsw i32 %arrayA_load_50, %arrayB_load_50

]]></node>
<StgValue><ssdm name="tmp_32_49"/></StgValue>
</operation>

<operation id="2182" st_id="63" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5811">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_50 = mul nsw i32 %arrayA_load_51, %arrayB_load_51

]]></node>
<StgValue><ssdm name="tmp_32_50"/></StgValue>
</operation>

<operation id="2183" st_id="63" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5812">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_51 = mul nsw i32 %arrayA_load_52, %arrayB_load_52

]]></node>
<StgValue><ssdm name="tmp_32_51"/></StgValue>
</operation>

<operation id="2184" st_id="63" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5813">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_52 = mul nsw i32 %arrayA_load_53, %arrayB_load_53

]]></node>
<StgValue><ssdm name="tmp_32_52"/></StgValue>
</operation>

<operation id="2185" st_id="63" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5814">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_53 = mul nsw i32 %arrayA_load_54, %arrayB_load_54

]]></node>
<StgValue><ssdm name="tmp_32_53"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="2186" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5777">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="874" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_17 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_17"/></StgValue>
</operation>

<operation id="2187" st_id="64" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5810">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_49 = mul nsw i32 %arrayA_load_50, %arrayB_load_50

]]></node>
<StgValue><ssdm name="tmp_32_49"/></StgValue>
</operation>

<operation id="2188" st_id="64" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5811">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_50 = mul nsw i32 %arrayA_load_51, %arrayB_load_51

]]></node>
<StgValue><ssdm name="tmp_32_50"/></StgValue>
</operation>

<operation id="2189" st_id="64" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5812">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_51 = mul nsw i32 %arrayA_load_52, %arrayB_load_52

]]></node>
<StgValue><ssdm name="tmp_32_51"/></StgValue>
</operation>

<operation id="2190" st_id="64" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5813">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_52 = mul nsw i32 %arrayA_load_53, %arrayB_load_53

]]></node>
<StgValue><ssdm name="tmp_32_52"/></StgValue>
</operation>

<operation id="2191" st_id="64" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5814">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_53 = mul nsw i32 %arrayA_load_54, %arrayB_load_54

]]></node>
<StgValue><ssdm name="tmp_32_53"/></StgValue>
</operation>

<operation id="2192" st_id="64" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5815">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_54 = mul nsw i32 %arrayA_load_55, %arrayB_load_55

]]></node>
<StgValue><ssdm name="tmp_32_54"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="2193" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5777">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="873" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_33_16 = sext i32 %tmp_32_16 to i64

]]></node>
<StgValue><ssdm name="tmp_33_16"/></StgValue>
</operation>

<operation id="2194" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5777">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="874" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_17 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_17"/></StgValue>
</operation>

<operation id="2195" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5777">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="875" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_34_16 = add nsw i64 %tmp_33_16, %arrayC_load_17

]]></node>
<StgValue><ssdm name="tmp_34_16"/></StgValue>
</operation>

<operation id="2196" st_id="65" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5811">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_50 = mul nsw i32 %arrayA_load_51, %arrayB_load_51

]]></node>
<StgValue><ssdm name="tmp_32_50"/></StgValue>
</operation>

<operation id="2197" st_id="65" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5812">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_51 = mul nsw i32 %arrayA_load_52, %arrayB_load_52

]]></node>
<StgValue><ssdm name="tmp_32_51"/></StgValue>
</operation>

<operation id="2198" st_id="65" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5813">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_52 = mul nsw i32 %arrayA_load_53, %arrayB_load_53

]]></node>
<StgValue><ssdm name="tmp_32_52"/></StgValue>
</operation>

<operation id="2199" st_id="65" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5814">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_53 = mul nsw i32 %arrayA_load_54, %arrayB_load_54

]]></node>
<StgValue><ssdm name="tmp_32_53"/></StgValue>
</operation>

<operation id="2200" st_id="65" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5815">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_54 = mul nsw i32 %arrayA_load_55, %arrayB_load_55

]]></node>
<StgValue><ssdm name="tmp_32_54"/></StgValue>
</operation>

<operation id="2201" st_id="65" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5816">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_55 = mul nsw i32 %arrayA_load_56, %arrayB_load_56

]]></node>
<StgValue><ssdm name="tmp_32_55"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="2202" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5777">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="876" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:9  store i64 %tmp_34_16, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2203" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5777">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="877" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge14.17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2204" st_id="66" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5812">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_51 = mul nsw i32 %arrayA_load_52, %arrayB_load_52

]]></node>
<StgValue><ssdm name="tmp_32_51"/></StgValue>
</operation>

<operation id="2205" st_id="66" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5813">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_52 = mul nsw i32 %arrayA_load_53, %arrayB_load_53

]]></node>
<StgValue><ssdm name="tmp_32_52"/></StgValue>
</operation>

<operation id="2206" st_id="66" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5814">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_53 = mul nsw i32 %arrayA_load_54, %arrayB_load_54

]]></node>
<StgValue><ssdm name="tmp_32_53"/></StgValue>
</operation>

<operation id="2207" st_id="66" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5815">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_54 = mul nsw i32 %arrayA_load_55, %arrayB_load_55

]]></node>
<StgValue><ssdm name="tmp_32_54"/></StgValue>
</operation>

<operation id="2208" st_id="66" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5816">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_55 = mul nsw i32 %arrayA_load_56, %arrayB_load_56

]]></node>
<StgValue><ssdm name="tmp_32_55"/></StgValue>
</operation>

<operation id="2209" st_id="66" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5817">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_56 = mul nsw i32 %arrayA_load_57, %arrayB_load_57

]]></node>
<StgValue><ssdm name="tmp_32_56"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="2210" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5778">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="888" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_18 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_18"/></StgValue>
</operation>

<operation id="2211" st_id="67" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5813">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_52 = mul nsw i32 %arrayA_load_53, %arrayB_load_53

]]></node>
<StgValue><ssdm name="tmp_32_52"/></StgValue>
</operation>

<operation id="2212" st_id="67" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5814">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_53 = mul nsw i32 %arrayA_load_54, %arrayB_load_54

]]></node>
<StgValue><ssdm name="tmp_32_53"/></StgValue>
</operation>

<operation id="2213" st_id="67" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5815">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_54 = mul nsw i32 %arrayA_load_55, %arrayB_load_55

]]></node>
<StgValue><ssdm name="tmp_32_54"/></StgValue>
</operation>

<operation id="2214" st_id="67" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5816">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_55 = mul nsw i32 %arrayA_load_56, %arrayB_load_56

]]></node>
<StgValue><ssdm name="tmp_32_55"/></StgValue>
</operation>

<operation id="2215" st_id="67" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5817">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_56 = mul nsw i32 %arrayA_load_57, %arrayB_load_57

]]></node>
<StgValue><ssdm name="tmp_32_56"/></StgValue>
</operation>

<operation id="2216" st_id="67" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5818">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_57 = mul nsw i32 %arrayA_load_58, %arrayB_load_58

]]></node>
<StgValue><ssdm name="tmp_32_57"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="2217" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5778">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="887" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_33_17 = sext i32 %tmp_32_17 to i64

]]></node>
<StgValue><ssdm name="tmp_33_17"/></StgValue>
</operation>

<operation id="2218" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5778">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="888" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_18 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_18"/></StgValue>
</operation>

<operation id="2219" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5778">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="889" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_34_17 = add nsw i64 %tmp_33_17, %arrayC_load_18

]]></node>
<StgValue><ssdm name="tmp_34_17"/></StgValue>
</operation>

<operation id="2220" st_id="68" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5814">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_53 = mul nsw i32 %arrayA_load_54, %arrayB_load_54

]]></node>
<StgValue><ssdm name="tmp_32_53"/></StgValue>
</operation>

<operation id="2221" st_id="68" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5815">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_54 = mul nsw i32 %arrayA_load_55, %arrayB_load_55

]]></node>
<StgValue><ssdm name="tmp_32_54"/></StgValue>
</operation>

<operation id="2222" st_id="68" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5816">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_55 = mul nsw i32 %arrayA_load_56, %arrayB_load_56

]]></node>
<StgValue><ssdm name="tmp_32_55"/></StgValue>
</operation>

<operation id="2223" st_id="68" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5817">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_56 = mul nsw i32 %arrayA_load_57, %arrayB_load_57

]]></node>
<StgValue><ssdm name="tmp_32_56"/></StgValue>
</operation>

<operation id="2224" st_id="68" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5818">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_57 = mul nsw i32 %arrayA_load_58, %arrayB_load_58

]]></node>
<StgValue><ssdm name="tmp_32_57"/></StgValue>
</operation>

<operation id="2225" st_id="68" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5819">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_58 = mul nsw i32 %arrayA_load_59, %arrayB_load_59

]]></node>
<StgValue><ssdm name="tmp_32_58"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="2226" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5778">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="890" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:9  store i64 %tmp_34_17, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2227" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5778">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="891" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge14.18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2228" st_id="69" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5815">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_54 = mul nsw i32 %arrayA_load_55, %arrayB_load_55

]]></node>
<StgValue><ssdm name="tmp_32_54"/></StgValue>
</operation>

<operation id="2229" st_id="69" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5816">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_55 = mul nsw i32 %arrayA_load_56, %arrayB_load_56

]]></node>
<StgValue><ssdm name="tmp_32_55"/></StgValue>
</operation>

<operation id="2230" st_id="69" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5817">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_56 = mul nsw i32 %arrayA_load_57, %arrayB_load_57

]]></node>
<StgValue><ssdm name="tmp_32_56"/></StgValue>
</operation>

<operation id="2231" st_id="69" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5818">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_57 = mul nsw i32 %arrayA_load_58, %arrayB_load_58

]]></node>
<StgValue><ssdm name="tmp_32_57"/></StgValue>
</operation>

<operation id="2232" st_id="69" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5819">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_58 = mul nsw i32 %arrayA_load_59, %arrayB_load_59

]]></node>
<StgValue><ssdm name="tmp_32_58"/></StgValue>
</operation>

<operation id="2233" st_id="69" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5820">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_59 = mul nsw i32 %arrayA_load_60, %arrayB_load_60

]]></node>
<StgValue><ssdm name="tmp_32_59"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="2234" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5779">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="902" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_19 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_19"/></StgValue>
</operation>

<operation id="2235" st_id="70" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5816">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_55 = mul nsw i32 %arrayA_load_56, %arrayB_load_56

]]></node>
<StgValue><ssdm name="tmp_32_55"/></StgValue>
</operation>

<operation id="2236" st_id="70" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5817">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_56 = mul nsw i32 %arrayA_load_57, %arrayB_load_57

]]></node>
<StgValue><ssdm name="tmp_32_56"/></StgValue>
</operation>

<operation id="2237" st_id="70" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5818">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_57 = mul nsw i32 %arrayA_load_58, %arrayB_load_58

]]></node>
<StgValue><ssdm name="tmp_32_57"/></StgValue>
</operation>

<operation id="2238" st_id="70" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5819">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_58 = mul nsw i32 %arrayA_load_59, %arrayB_load_59

]]></node>
<StgValue><ssdm name="tmp_32_58"/></StgValue>
</operation>

<operation id="2239" st_id="70" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5820">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_59 = mul nsw i32 %arrayA_load_60, %arrayB_load_60

]]></node>
<StgValue><ssdm name="tmp_32_59"/></StgValue>
</operation>

<operation id="2240" st_id="70" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5821">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_60 = mul nsw i32 %arrayA_load_61, %arrayB_load_61

]]></node>
<StgValue><ssdm name="tmp_32_60"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="2241" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5779">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="901" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_33_18 = sext i32 %tmp_32_18 to i64

]]></node>
<StgValue><ssdm name="tmp_33_18"/></StgValue>
</operation>

<operation id="2242" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5779">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="902" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_19 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_19"/></StgValue>
</operation>

<operation id="2243" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5779">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="903" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_34_18 = add nsw i64 %tmp_33_18, %arrayC_load_19

]]></node>
<StgValue><ssdm name="tmp_34_18"/></StgValue>
</operation>

<operation id="2244" st_id="71" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5817">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_56 = mul nsw i32 %arrayA_load_57, %arrayB_load_57

]]></node>
<StgValue><ssdm name="tmp_32_56"/></StgValue>
</operation>

<operation id="2245" st_id="71" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5818">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_57 = mul nsw i32 %arrayA_load_58, %arrayB_load_58

]]></node>
<StgValue><ssdm name="tmp_32_57"/></StgValue>
</operation>

<operation id="2246" st_id="71" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5819">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_58 = mul nsw i32 %arrayA_load_59, %arrayB_load_59

]]></node>
<StgValue><ssdm name="tmp_32_58"/></StgValue>
</operation>

<operation id="2247" st_id="71" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5820">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_59 = mul nsw i32 %arrayA_load_60, %arrayB_load_60

]]></node>
<StgValue><ssdm name="tmp_32_59"/></StgValue>
</operation>

<operation id="2248" st_id="71" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5821">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_60 = mul nsw i32 %arrayA_load_61, %arrayB_load_61

]]></node>
<StgValue><ssdm name="tmp_32_60"/></StgValue>
</operation>

<operation id="2249" st_id="71" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5822">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_61 = mul nsw i32 %arrayA_load_62, %arrayB_load_62

]]></node>
<StgValue><ssdm name="tmp_32_61"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="2250" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5779">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="904" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:9  store i64 %tmp_34_18, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2251" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5779">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="905" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge14.19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2252" st_id="72" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5818">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_57 = mul nsw i32 %arrayA_load_58, %arrayB_load_58

]]></node>
<StgValue><ssdm name="tmp_32_57"/></StgValue>
</operation>

<operation id="2253" st_id="72" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5819">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_58 = mul nsw i32 %arrayA_load_59, %arrayB_load_59

]]></node>
<StgValue><ssdm name="tmp_32_58"/></StgValue>
</operation>

<operation id="2254" st_id="72" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5820">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_59 = mul nsw i32 %arrayA_load_60, %arrayB_load_60

]]></node>
<StgValue><ssdm name="tmp_32_59"/></StgValue>
</operation>

<operation id="2255" st_id="72" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5821">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_60 = mul nsw i32 %arrayA_load_61, %arrayB_load_61

]]></node>
<StgValue><ssdm name="tmp_32_60"/></StgValue>
</operation>

<operation id="2256" st_id="72" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5822">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_61 = mul nsw i32 %arrayA_load_62, %arrayB_load_62

]]></node>
<StgValue><ssdm name="tmp_32_61"/></StgValue>
</operation>

<operation id="2257" st_id="72" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5823">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_62 = mul nsw i32 %arrayA_load_63, %arrayB_load_63

]]></node>
<StgValue><ssdm name="tmp_32_62"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="2258" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5780">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="915" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_20 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_20"/></StgValue>
</operation>

<operation id="2259" st_id="73" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5819">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_58 = mul nsw i32 %arrayA_load_59, %arrayB_load_59

]]></node>
<StgValue><ssdm name="tmp_32_58"/></StgValue>
</operation>

<operation id="2260" st_id="73" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5820">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_59 = mul nsw i32 %arrayA_load_60, %arrayB_load_60

]]></node>
<StgValue><ssdm name="tmp_32_59"/></StgValue>
</operation>

<operation id="2261" st_id="73" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5821">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_60 = mul nsw i32 %arrayA_load_61, %arrayB_load_61

]]></node>
<StgValue><ssdm name="tmp_32_60"/></StgValue>
</operation>

<operation id="2262" st_id="73" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5822">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_61 = mul nsw i32 %arrayA_load_62, %arrayB_load_62

]]></node>
<StgValue><ssdm name="tmp_32_61"/></StgValue>
</operation>

<operation id="2263" st_id="73" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5823">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_62 = mul nsw i32 %arrayA_load_63, %arrayB_load_63

]]></node>
<StgValue><ssdm name="tmp_32_62"/></StgValue>
</operation>

<operation id="2264" st_id="73" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5824">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_63 = mul nsw i32 %arrayB_load_64, %arrayA_load_64

]]></node>
<StgValue><ssdm name="tmp_32_63"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="2265" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5780">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="914" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_19 = sext i32 %tmp_32_19 to i64

]]></node>
<StgValue><ssdm name="tmp_33_19"/></StgValue>
</operation>

<operation id="2266" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5780">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="915" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_20 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_20"/></StgValue>
</operation>

<operation id="2267" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5780">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="916" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_19 = add nsw i64 %tmp_33_19, %arrayC_load_20

]]></node>
<StgValue><ssdm name="tmp_34_19"/></StgValue>
</operation>

<operation id="2268" st_id="74" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5820">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_59 = mul nsw i32 %arrayA_load_60, %arrayB_load_60

]]></node>
<StgValue><ssdm name="tmp_32_59"/></StgValue>
</operation>

<operation id="2269" st_id="74" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5821">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_60 = mul nsw i32 %arrayA_load_61, %arrayB_load_61

]]></node>
<StgValue><ssdm name="tmp_32_60"/></StgValue>
</operation>

<operation id="2270" st_id="74" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5822">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_61 = mul nsw i32 %arrayA_load_62, %arrayB_load_62

]]></node>
<StgValue><ssdm name="tmp_32_61"/></StgValue>
</operation>

<operation id="2271" st_id="74" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5823">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_62 = mul nsw i32 %arrayA_load_63, %arrayB_load_63

]]></node>
<StgValue><ssdm name="tmp_32_62"/></StgValue>
</operation>

<operation id="2272" st_id="74" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5824">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_63 = mul nsw i32 %arrayB_load_64, %arrayA_load_64

]]></node>
<StgValue><ssdm name="tmp_32_63"/></StgValue>
</operation>

<operation id="2273" st_id="74" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5825">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_64 = mul nsw i32 %arrayA_load_65, %arrayB_load_65

]]></node>
<StgValue><ssdm name="tmp_32_64"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="2274" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5780">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="917" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_19, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2275" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5780">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="918" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2276" st_id="75" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5821">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_60 = mul nsw i32 %arrayA_load_61, %arrayB_load_61

]]></node>
<StgValue><ssdm name="tmp_32_60"/></StgValue>
</operation>

<operation id="2277" st_id="75" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5822">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_61 = mul nsw i32 %arrayA_load_62, %arrayB_load_62

]]></node>
<StgValue><ssdm name="tmp_32_61"/></StgValue>
</operation>

<operation id="2278" st_id="75" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5823">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_62 = mul nsw i32 %arrayA_load_63, %arrayB_load_63

]]></node>
<StgValue><ssdm name="tmp_32_62"/></StgValue>
</operation>

<operation id="2279" st_id="75" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5824">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_63 = mul nsw i32 %arrayB_load_64, %arrayA_load_64

]]></node>
<StgValue><ssdm name="tmp_32_63"/></StgValue>
</operation>

<operation id="2280" st_id="75" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5825">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_64 = mul nsw i32 %arrayA_load_65, %arrayB_load_65

]]></node>
<StgValue><ssdm name="tmp_32_64"/></StgValue>
</operation>

<operation id="2281" st_id="75" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5826">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_65 = mul nsw i32 %arrayA_load_66, %arrayB_load_66

]]></node>
<StgValue><ssdm name="tmp_32_65"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="2282" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5781">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="928" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_21 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_21"/></StgValue>
</operation>

<operation id="2283" st_id="76" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5822">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_61 = mul nsw i32 %arrayA_load_62, %arrayB_load_62

]]></node>
<StgValue><ssdm name="tmp_32_61"/></StgValue>
</operation>

<operation id="2284" st_id="76" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5823">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_62 = mul nsw i32 %arrayA_load_63, %arrayB_load_63

]]></node>
<StgValue><ssdm name="tmp_32_62"/></StgValue>
</operation>

<operation id="2285" st_id="76" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5824">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_63 = mul nsw i32 %arrayB_load_64, %arrayA_load_64

]]></node>
<StgValue><ssdm name="tmp_32_63"/></StgValue>
</operation>

<operation id="2286" st_id="76" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5825">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_64 = mul nsw i32 %arrayA_load_65, %arrayB_load_65

]]></node>
<StgValue><ssdm name="tmp_32_64"/></StgValue>
</operation>

<operation id="2287" st_id="76" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5826">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_65 = mul nsw i32 %arrayA_load_66, %arrayB_load_66

]]></node>
<StgValue><ssdm name="tmp_32_65"/></StgValue>
</operation>

<operation id="2288" st_id="76" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5827">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_66 = mul nsw i32 %arrayA_load_67, %arrayB_load_67

]]></node>
<StgValue><ssdm name="tmp_32_66"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="2289" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5781">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="927" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_20 = sext i32 %tmp_32_20 to i64

]]></node>
<StgValue><ssdm name="tmp_33_20"/></StgValue>
</operation>

<operation id="2290" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5781">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="928" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_21 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_21"/></StgValue>
</operation>

<operation id="2291" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5781">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="929" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_20 = add nsw i64 %tmp_33_20, %arrayC_load_21

]]></node>
<StgValue><ssdm name="tmp_34_20"/></StgValue>
</operation>

<operation id="2292" st_id="77" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5823">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_62 = mul nsw i32 %arrayA_load_63, %arrayB_load_63

]]></node>
<StgValue><ssdm name="tmp_32_62"/></StgValue>
</operation>

<operation id="2293" st_id="77" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5824">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_63 = mul nsw i32 %arrayB_load_64, %arrayA_load_64

]]></node>
<StgValue><ssdm name="tmp_32_63"/></StgValue>
</operation>

<operation id="2294" st_id="77" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5825">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_64 = mul nsw i32 %arrayA_load_65, %arrayB_load_65

]]></node>
<StgValue><ssdm name="tmp_32_64"/></StgValue>
</operation>

<operation id="2295" st_id="77" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5826">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_65 = mul nsw i32 %arrayA_load_66, %arrayB_load_66

]]></node>
<StgValue><ssdm name="tmp_32_65"/></StgValue>
</operation>

<operation id="2296" st_id="77" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5827">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_66 = mul nsw i32 %arrayA_load_67, %arrayB_load_67

]]></node>
<StgValue><ssdm name="tmp_32_66"/></StgValue>
</operation>

<operation id="2297" st_id="77" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5828">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_67 = mul nsw i32 %arrayA_load_68, %arrayB_load_68

]]></node>
<StgValue><ssdm name="tmp_32_67"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="2298" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5781">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="930" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_20, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2299" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5781">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="931" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2300" st_id="78" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5824">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_63 = mul nsw i32 %arrayB_load_64, %arrayA_load_64

]]></node>
<StgValue><ssdm name="tmp_32_63"/></StgValue>
</operation>

<operation id="2301" st_id="78" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5825">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_64 = mul nsw i32 %arrayA_load_65, %arrayB_load_65

]]></node>
<StgValue><ssdm name="tmp_32_64"/></StgValue>
</operation>

<operation id="2302" st_id="78" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5826">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_65 = mul nsw i32 %arrayA_load_66, %arrayB_load_66

]]></node>
<StgValue><ssdm name="tmp_32_65"/></StgValue>
</operation>

<operation id="2303" st_id="78" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5827">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_66 = mul nsw i32 %arrayA_load_67, %arrayB_load_67

]]></node>
<StgValue><ssdm name="tmp_32_66"/></StgValue>
</operation>

<operation id="2304" st_id="78" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5828">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_67 = mul nsw i32 %arrayA_load_68, %arrayB_load_68

]]></node>
<StgValue><ssdm name="tmp_32_67"/></StgValue>
</operation>

<operation id="2305" st_id="78" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5829">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_68 = mul nsw i32 %arrayA_load_69, %arrayB_load_69

]]></node>
<StgValue><ssdm name="tmp_32_68"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="2306" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5782">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="941" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_22 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_22"/></StgValue>
</operation>

<operation id="2307" st_id="79" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5825">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_64 = mul nsw i32 %arrayA_load_65, %arrayB_load_65

]]></node>
<StgValue><ssdm name="tmp_32_64"/></StgValue>
</operation>

<operation id="2308" st_id="79" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5826">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_65 = mul nsw i32 %arrayA_load_66, %arrayB_load_66

]]></node>
<StgValue><ssdm name="tmp_32_65"/></StgValue>
</operation>

<operation id="2309" st_id="79" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5827">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_66 = mul nsw i32 %arrayA_load_67, %arrayB_load_67

]]></node>
<StgValue><ssdm name="tmp_32_66"/></StgValue>
</operation>

<operation id="2310" st_id="79" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5828">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_67 = mul nsw i32 %arrayA_load_68, %arrayB_load_68

]]></node>
<StgValue><ssdm name="tmp_32_67"/></StgValue>
</operation>

<operation id="2311" st_id="79" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5829">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_68 = mul nsw i32 %arrayA_load_69, %arrayB_load_69

]]></node>
<StgValue><ssdm name="tmp_32_68"/></StgValue>
</operation>

<operation id="2312" st_id="79" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5830">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_69 = mul nsw i32 %arrayA_load_70, %arrayB_load_70

]]></node>
<StgValue><ssdm name="tmp_32_69"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="2313" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5782">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="940" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_21 = sext i32 %tmp_32_21 to i64

]]></node>
<StgValue><ssdm name="tmp_33_21"/></StgValue>
</operation>

<operation id="2314" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5782">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="941" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_22 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_22"/></StgValue>
</operation>

<operation id="2315" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5782">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="942" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_21 = add nsw i64 %tmp_33_21, %arrayC_load_22

]]></node>
<StgValue><ssdm name="tmp_34_21"/></StgValue>
</operation>

<operation id="2316" st_id="80" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5826">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_65 = mul nsw i32 %arrayA_load_66, %arrayB_load_66

]]></node>
<StgValue><ssdm name="tmp_32_65"/></StgValue>
</operation>

<operation id="2317" st_id="80" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5827">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_66 = mul nsw i32 %arrayA_load_67, %arrayB_load_67

]]></node>
<StgValue><ssdm name="tmp_32_66"/></StgValue>
</operation>

<operation id="2318" st_id="80" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5828">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_67 = mul nsw i32 %arrayA_load_68, %arrayB_load_68

]]></node>
<StgValue><ssdm name="tmp_32_67"/></StgValue>
</operation>

<operation id="2319" st_id="80" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5829">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_68 = mul nsw i32 %arrayA_load_69, %arrayB_load_69

]]></node>
<StgValue><ssdm name="tmp_32_68"/></StgValue>
</operation>

<operation id="2320" st_id="80" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5830">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_69 = mul nsw i32 %arrayA_load_70, %arrayB_load_70

]]></node>
<StgValue><ssdm name="tmp_32_69"/></StgValue>
</operation>

<operation id="2321" st_id="80" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5831">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_70 = mul nsw i32 %arrayA_load_71, %arrayB_load_71

]]></node>
<StgValue><ssdm name="tmp_32_70"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="2322" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5782">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="943" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_21, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2323" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5782">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="944" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2324" st_id="81" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5827">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_66 = mul nsw i32 %arrayA_load_67, %arrayB_load_67

]]></node>
<StgValue><ssdm name="tmp_32_66"/></StgValue>
</operation>

<operation id="2325" st_id="81" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5828">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_67 = mul nsw i32 %arrayA_load_68, %arrayB_load_68

]]></node>
<StgValue><ssdm name="tmp_32_67"/></StgValue>
</operation>

<operation id="2326" st_id="81" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5829">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_68 = mul nsw i32 %arrayA_load_69, %arrayB_load_69

]]></node>
<StgValue><ssdm name="tmp_32_68"/></StgValue>
</operation>

<operation id="2327" st_id="81" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5830">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_69 = mul nsw i32 %arrayA_load_70, %arrayB_load_70

]]></node>
<StgValue><ssdm name="tmp_32_69"/></StgValue>
</operation>

<operation id="2328" st_id="81" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5831">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_70 = mul nsw i32 %arrayA_load_71, %arrayB_load_71

]]></node>
<StgValue><ssdm name="tmp_32_70"/></StgValue>
</operation>

<operation id="2329" st_id="81" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5832">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_71 = mul nsw i32 %arrayA_load_72, %arrayB_load_72

]]></node>
<StgValue><ssdm name="tmp_32_71"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="2330" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5783">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="954" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_23 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_23"/></StgValue>
</operation>

<operation id="2331" st_id="82" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5828">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_67 = mul nsw i32 %arrayA_load_68, %arrayB_load_68

]]></node>
<StgValue><ssdm name="tmp_32_67"/></StgValue>
</operation>

<operation id="2332" st_id="82" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5829">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_68 = mul nsw i32 %arrayA_load_69, %arrayB_load_69

]]></node>
<StgValue><ssdm name="tmp_32_68"/></StgValue>
</operation>

<operation id="2333" st_id="82" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5830">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_69 = mul nsw i32 %arrayA_load_70, %arrayB_load_70

]]></node>
<StgValue><ssdm name="tmp_32_69"/></StgValue>
</operation>

<operation id="2334" st_id="82" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5831">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_70 = mul nsw i32 %arrayA_load_71, %arrayB_load_71

]]></node>
<StgValue><ssdm name="tmp_32_70"/></StgValue>
</operation>

<operation id="2335" st_id="82" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5832">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_71 = mul nsw i32 %arrayA_load_72, %arrayB_load_72

]]></node>
<StgValue><ssdm name="tmp_32_71"/></StgValue>
</operation>

<operation id="2336" st_id="82" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5833">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_72 = mul nsw i32 %arrayA_load_73, %arrayB_load_73

]]></node>
<StgValue><ssdm name="tmp_32_72"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="2337" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5783">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="953" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_22 = sext i32 %tmp_32_22 to i64

]]></node>
<StgValue><ssdm name="tmp_33_22"/></StgValue>
</operation>

<operation id="2338" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5783">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="954" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_23 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_23"/></StgValue>
</operation>

<operation id="2339" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5783">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="955" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_22 = add nsw i64 %tmp_33_22, %arrayC_load_23

]]></node>
<StgValue><ssdm name="tmp_34_22"/></StgValue>
</operation>

<operation id="2340" st_id="83" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5829">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_68 = mul nsw i32 %arrayA_load_69, %arrayB_load_69

]]></node>
<StgValue><ssdm name="tmp_32_68"/></StgValue>
</operation>

<operation id="2341" st_id="83" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5830">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_69 = mul nsw i32 %arrayA_load_70, %arrayB_load_70

]]></node>
<StgValue><ssdm name="tmp_32_69"/></StgValue>
</operation>

<operation id="2342" st_id="83" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5831">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_70 = mul nsw i32 %arrayA_load_71, %arrayB_load_71

]]></node>
<StgValue><ssdm name="tmp_32_70"/></StgValue>
</operation>

<operation id="2343" st_id="83" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5832">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_71 = mul nsw i32 %arrayA_load_72, %arrayB_load_72

]]></node>
<StgValue><ssdm name="tmp_32_71"/></StgValue>
</operation>

<operation id="2344" st_id="83" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5833">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_72 = mul nsw i32 %arrayA_load_73, %arrayB_load_73

]]></node>
<StgValue><ssdm name="tmp_32_72"/></StgValue>
</operation>

<operation id="2345" st_id="83" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5834">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_73 = mul nsw i32 %arrayA_load_74, %arrayB_load_74

]]></node>
<StgValue><ssdm name="tmp_32_73"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="2346" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5783">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="956" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_22, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2347" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5783">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="957" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2348" st_id="84" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5830">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_69 = mul nsw i32 %arrayA_load_70, %arrayB_load_70

]]></node>
<StgValue><ssdm name="tmp_32_69"/></StgValue>
</operation>

<operation id="2349" st_id="84" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5831">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_70 = mul nsw i32 %arrayA_load_71, %arrayB_load_71

]]></node>
<StgValue><ssdm name="tmp_32_70"/></StgValue>
</operation>

<operation id="2350" st_id="84" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5832">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_71 = mul nsw i32 %arrayA_load_72, %arrayB_load_72

]]></node>
<StgValue><ssdm name="tmp_32_71"/></StgValue>
</operation>

<operation id="2351" st_id="84" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5833">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_72 = mul nsw i32 %arrayA_load_73, %arrayB_load_73

]]></node>
<StgValue><ssdm name="tmp_32_72"/></StgValue>
</operation>

<operation id="2352" st_id="84" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5834">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_73 = mul nsw i32 %arrayA_load_74, %arrayB_load_74

]]></node>
<StgValue><ssdm name="tmp_32_73"/></StgValue>
</operation>

<operation id="2353" st_id="84" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5835">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_74 = mul nsw i32 %arrayA_load_75, %arrayB_load_75

]]></node>
<StgValue><ssdm name="tmp_32_74"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="2354" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5784">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="967" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_24 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_24"/></StgValue>
</operation>

<operation id="2355" st_id="85" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5831">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_70 = mul nsw i32 %arrayA_load_71, %arrayB_load_71

]]></node>
<StgValue><ssdm name="tmp_32_70"/></StgValue>
</operation>

<operation id="2356" st_id="85" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5832">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_71 = mul nsw i32 %arrayA_load_72, %arrayB_load_72

]]></node>
<StgValue><ssdm name="tmp_32_71"/></StgValue>
</operation>

<operation id="2357" st_id="85" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5833">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_72 = mul nsw i32 %arrayA_load_73, %arrayB_load_73

]]></node>
<StgValue><ssdm name="tmp_32_72"/></StgValue>
</operation>

<operation id="2358" st_id="85" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5834">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_73 = mul nsw i32 %arrayA_load_74, %arrayB_load_74

]]></node>
<StgValue><ssdm name="tmp_32_73"/></StgValue>
</operation>

<operation id="2359" st_id="85" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5835">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_74 = mul nsw i32 %arrayA_load_75, %arrayB_load_75

]]></node>
<StgValue><ssdm name="tmp_32_74"/></StgValue>
</operation>

<operation id="2360" st_id="85" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5836">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_75 = mul nsw i32 %arrayA_load_76, %arrayB_load_76

]]></node>
<StgValue><ssdm name="tmp_32_75"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="2361" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5784">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="966" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_23 = sext i32 %tmp_32_23 to i64

]]></node>
<StgValue><ssdm name="tmp_33_23"/></StgValue>
</operation>

<operation id="2362" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5784">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="967" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_24 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_24"/></StgValue>
</operation>

<operation id="2363" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5784">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="968" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_23 = add nsw i64 %tmp_33_23, %arrayC_load_24

]]></node>
<StgValue><ssdm name="tmp_34_23"/></StgValue>
</operation>

<operation id="2364" st_id="86" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5832">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_71 = mul nsw i32 %arrayA_load_72, %arrayB_load_72

]]></node>
<StgValue><ssdm name="tmp_32_71"/></StgValue>
</operation>

<operation id="2365" st_id="86" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5833">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_72 = mul nsw i32 %arrayA_load_73, %arrayB_load_73

]]></node>
<StgValue><ssdm name="tmp_32_72"/></StgValue>
</operation>

<operation id="2366" st_id="86" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5834">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_73 = mul nsw i32 %arrayA_load_74, %arrayB_load_74

]]></node>
<StgValue><ssdm name="tmp_32_73"/></StgValue>
</operation>

<operation id="2367" st_id="86" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5835">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_74 = mul nsw i32 %arrayA_load_75, %arrayB_load_75

]]></node>
<StgValue><ssdm name="tmp_32_74"/></StgValue>
</operation>

<operation id="2368" st_id="86" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5836">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_75 = mul nsw i32 %arrayA_load_76, %arrayB_load_76

]]></node>
<StgValue><ssdm name="tmp_32_75"/></StgValue>
</operation>

<operation id="2369" st_id="86" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5837">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_76 = mul nsw i32 %arrayA_load_77, %arrayB_load_77

]]></node>
<StgValue><ssdm name="tmp_32_76"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="2370" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5784">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="969" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_23, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2371" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5784">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="970" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2372" st_id="87" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5833">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_72 = mul nsw i32 %arrayA_load_73, %arrayB_load_73

]]></node>
<StgValue><ssdm name="tmp_32_72"/></StgValue>
</operation>

<operation id="2373" st_id="87" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5834">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_73 = mul nsw i32 %arrayA_load_74, %arrayB_load_74

]]></node>
<StgValue><ssdm name="tmp_32_73"/></StgValue>
</operation>

<operation id="2374" st_id="87" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5835">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_74 = mul nsw i32 %arrayA_load_75, %arrayB_load_75

]]></node>
<StgValue><ssdm name="tmp_32_74"/></StgValue>
</operation>

<operation id="2375" st_id="87" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5836">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_75 = mul nsw i32 %arrayA_load_76, %arrayB_load_76

]]></node>
<StgValue><ssdm name="tmp_32_75"/></StgValue>
</operation>

<operation id="2376" st_id="87" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5837">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_76 = mul nsw i32 %arrayA_load_77, %arrayB_load_77

]]></node>
<StgValue><ssdm name="tmp_32_76"/></StgValue>
</operation>

<operation id="2377" st_id="87" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5838">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_77 = mul nsw i32 %arrayA_load_78, %arrayB_load_78

]]></node>
<StgValue><ssdm name="tmp_32_77"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="2378" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5785">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="980" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_25 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_25"/></StgValue>
</operation>

<operation id="2379" st_id="88" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5834">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_73 = mul nsw i32 %arrayA_load_74, %arrayB_load_74

]]></node>
<StgValue><ssdm name="tmp_32_73"/></StgValue>
</operation>

<operation id="2380" st_id="88" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5835">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_74 = mul nsw i32 %arrayA_load_75, %arrayB_load_75

]]></node>
<StgValue><ssdm name="tmp_32_74"/></StgValue>
</operation>

<operation id="2381" st_id="88" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5836">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_75 = mul nsw i32 %arrayA_load_76, %arrayB_load_76

]]></node>
<StgValue><ssdm name="tmp_32_75"/></StgValue>
</operation>

<operation id="2382" st_id="88" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5837">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_76 = mul nsw i32 %arrayA_load_77, %arrayB_load_77

]]></node>
<StgValue><ssdm name="tmp_32_76"/></StgValue>
</operation>

<operation id="2383" st_id="88" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5838">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_77 = mul nsw i32 %arrayA_load_78, %arrayB_load_78

]]></node>
<StgValue><ssdm name="tmp_32_77"/></StgValue>
</operation>

<operation id="2384" st_id="88" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5839">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_78 = mul nsw i32 %arrayA_load_79, %arrayB_load_79

]]></node>
<StgValue><ssdm name="tmp_32_78"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="2385" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5785">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="979" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_24 = sext i32 %tmp_32_24 to i64

]]></node>
<StgValue><ssdm name="tmp_33_24"/></StgValue>
</operation>

<operation id="2386" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5785">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="980" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_25 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_25"/></StgValue>
</operation>

<operation id="2387" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5785">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="981" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_24 = add nsw i64 %tmp_33_24, %arrayC_load_25

]]></node>
<StgValue><ssdm name="tmp_34_24"/></StgValue>
</operation>

<operation id="2388" st_id="89" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5835">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_74 = mul nsw i32 %arrayA_load_75, %arrayB_load_75

]]></node>
<StgValue><ssdm name="tmp_32_74"/></StgValue>
</operation>

<operation id="2389" st_id="89" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5836">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_75 = mul nsw i32 %arrayA_load_76, %arrayB_load_76

]]></node>
<StgValue><ssdm name="tmp_32_75"/></StgValue>
</operation>

<operation id="2390" st_id="89" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5837">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_76 = mul nsw i32 %arrayA_load_77, %arrayB_load_77

]]></node>
<StgValue><ssdm name="tmp_32_76"/></StgValue>
</operation>

<operation id="2391" st_id="89" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5838">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_77 = mul nsw i32 %arrayA_load_78, %arrayB_load_78

]]></node>
<StgValue><ssdm name="tmp_32_77"/></StgValue>
</operation>

<operation id="2392" st_id="89" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5839">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_78 = mul nsw i32 %arrayA_load_79, %arrayB_load_79

]]></node>
<StgValue><ssdm name="tmp_32_78"/></StgValue>
</operation>

<operation id="2393" st_id="89" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5840">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_79 = mul nsw i32 %arrayA_load_80, %arrayB_load_80

]]></node>
<StgValue><ssdm name="tmp_32_79"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="2394" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5785">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="982" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_24, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2395" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5785">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="983" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2396" st_id="90" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5836">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_75 = mul nsw i32 %arrayA_load_76, %arrayB_load_76

]]></node>
<StgValue><ssdm name="tmp_32_75"/></StgValue>
</operation>

<operation id="2397" st_id="90" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5837">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_76 = mul nsw i32 %arrayA_load_77, %arrayB_load_77

]]></node>
<StgValue><ssdm name="tmp_32_76"/></StgValue>
</operation>

<operation id="2398" st_id="90" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5838">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_77 = mul nsw i32 %arrayA_load_78, %arrayB_load_78

]]></node>
<StgValue><ssdm name="tmp_32_77"/></StgValue>
</operation>

<operation id="2399" st_id="90" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5839">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_78 = mul nsw i32 %arrayA_load_79, %arrayB_load_79

]]></node>
<StgValue><ssdm name="tmp_32_78"/></StgValue>
</operation>

<operation id="2400" st_id="90" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5840">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_79 = mul nsw i32 %arrayA_load_80, %arrayB_load_80

]]></node>
<StgValue><ssdm name="tmp_32_79"/></StgValue>
</operation>

<operation id="2401" st_id="90" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5841">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_80 = mul nsw i32 %arrayA_load_81, %arrayB_load_81

]]></node>
<StgValue><ssdm name="tmp_32_80"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="2402" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5786">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="993" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_26 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_26"/></StgValue>
</operation>

<operation id="2403" st_id="91" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5837">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_76 = mul nsw i32 %arrayA_load_77, %arrayB_load_77

]]></node>
<StgValue><ssdm name="tmp_32_76"/></StgValue>
</operation>

<operation id="2404" st_id="91" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5838">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_77 = mul nsw i32 %arrayA_load_78, %arrayB_load_78

]]></node>
<StgValue><ssdm name="tmp_32_77"/></StgValue>
</operation>

<operation id="2405" st_id="91" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5839">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_78 = mul nsw i32 %arrayA_load_79, %arrayB_load_79

]]></node>
<StgValue><ssdm name="tmp_32_78"/></StgValue>
</operation>

<operation id="2406" st_id="91" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5840">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_79 = mul nsw i32 %arrayA_load_80, %arrayB_load_80

]]></node>
<StgValue><ssdm name="tmp_32_79"/></StgValue>
</operation>

<operation id="2407" st_id="91" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5841">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_80 = mul nsw i32 %arrayA_load_81, %arrayB_load_81

]]></node>
<StgValue><ssdm name="tmp_32_80"/></StgValue>
</operation>

<operation id="2408" st_id="91" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5842">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_81 = mul nsw i32 %arrayA_load_82, %arrayB_load_82

]]></node>
<StgValue><ssdm name="tmp_32_81"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="2409" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5786">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="992" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_25 = sext i32 %tmp_32_25 to i64

]]></node>
<StgValue><ssdm name="tmp_33_25"/></StgValue>
</operation>

<operation id="2410" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5786">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="993" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_26 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_26"/></StgValue>
</operation>

<operation id="2411" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5786">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="994" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_25 = add nsw i64 %tmp_33_25, %arrayC_load_26

]]></node>
<StgValue><ssdm name="tmp_34_25"/></StgValue>
</operation>

<operation id="2412" st_id="92" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5838">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_77 = mul nsw i32 %arrayA_load_78, %arrayB_load_78

]]></node>
<StgValue><ssdm name="tmp_32_77"/></StgValue>
</operation>

<operation id="2413" st_id="92" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5839">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_78 = mul nsw i32 %arrayA_load_79, %arrayB_load_79

]]></node>
<StgValue><ssdm name="tmp_32_78"/></StgValue>
</operation>

<operation id="2414" st_id="92" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5840">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_79 = mul nsw i32 %arrayA_load_80, %arrayB_load_80

]]></node>
<StgValue><ssdm name="tmp_32_79"/></StgValue>
</operation>

<operation id="2415" st_id="92" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5841">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_80 = mul nsw i32 %arrayA_load_81, %arrayB_load_81

]]></node>
<StgValue><ssdm name="tmp_32_80"/></StgValue>
</operation>

<operation id="2416" st_id="92" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5842">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_81 = mul nsw i32 %arrayA_load_82, %arrayB_load_82

]]></node>
<StgValue><ssdm name="tmp_32_81"/></StgValue>
</operation>

<operation id="2417" st_id="92" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5843">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_82 = mul nsw i32 %arrayA_load_83, %arrayB_load_83

]]></node>
<StgValue><ssdm name="tmp_32_82"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="2418" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5786">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="995" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_25, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2419" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5786">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="996" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2420" st_id="93" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5839">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_78 = mul nsw i32 %arrayA_load_79, %arrayB_load_79

]]></node>
<StgValue><ssdm name="tmp_32_78"/></StgValue>
</operation>

<operation id="2421" st_id="93" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5840">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_79 = mul nsw i32 %arrayA_load_80, %arrayB_load_80

]]></node>
<StgValue><ssdm name="tmp_32_79"/></StgValue>
</operation>

<operation id="2422" st_id="93" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5841">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_80 = mul nsw i32 %arrayA_load_81, %arrayB_load_81

]]></node>
<StgValue><ssdm name="tmp_32_80"/></StgValue>
</operation>

<operation id="2423" st_id="93" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5842">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_81 = mul nsw i32 %arrayA_load_82, %arrayB_load_82

]]></node>
<StgValue><ssdm name="tmp_32_81"/></StgValue>
</operation>

<operation id="2424" st_id="93" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5843">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_82 = mul nsw i32 %arrayA_load_83, %arrayB_load_83

]]></node>
<StgValue><ssdm name="tmp_32_82"/></StgValue>
</operation>

<operation id="2425" st_id="93" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5844">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_83 = mul nsw i32 %arrayA_load_84, %arrayB_load_84

]]></node>
<StgValue><ssdm name="tmp_32_83"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="2426" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5787">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_27 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_27"/></StgValue>
</operation>

<operation id="2427" st_id="94" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5840">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_79 = mul nsw i32 %arrayA_load_80, %arrayB_load_80

]]></node>
<StgValue><ssdm name="tmp_32_79"/></StgValue>
</operation>

<operation id="2428" st_id="94" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5841">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_80 = mul nsw i32 %arrayA_load_81, %arrayB_load_81

]]></node>
<StgValue><ssdm name="tmp_32_80"/></StgValue>
</operation>

<operation id="2429" st_id="94" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5842">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_81 = mul nsw i32 %arrayA_load_82, %arrayB_load_82

]]></node>
<StgValue><ssdm name="tmp_32_81"/></StgValue>
</operation>

<operation id="2430" st_id="94" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5843">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_82 = mul nsw i32 %arrayA_load_83, %arrayB_load_83

]]></node>
<StgValue><ssdm name="tmp_32_82"/></StgValue>
</operation>

<operation id="2431" st_id="94" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5844">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_83 = mul nsw i32 %arrayA_load_84, %arrayB_load_84

]]></node>
<StgValue><ssdm name="tmp_32_83"/></StgValue>
</operation>

<operation id="2432" st_id="94" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5845">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_84 = mul nsw i32 %arrayA_load_85, %arrayB_load_85

]]></node>
<StgValue><ssdm name="tmp_32_84"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="2433" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5787">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1005" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_26 = sext i32 %tmp_32_26 to i64

]]></node>
<StgValue><ssdm name="tmp_33_26"/></StgValue>
</operation>

<operation id="2434" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5787">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_27 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_27"/></StgValue>
</operation>

<operation id="2435" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5787">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1007" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_26 = add nsw i64 %tmp_33_26, %arrayC_load_27

]]></node>
<StgValue><ssdm name="tmp_34_26"/></StgValue>
</operation>

<operation id="2436" st_id="95" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5841">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_80 = mul nsw i32 %arrayA_load_81, %arrayB_load_81

]]></node>
<StgValue><ssdm name="tmp_32_80"/></StgValue>
</operation>

<operation id="2437" st_id="95" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5842">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_81 = mul nsw i32 %arrayA_load_82, %arrayB_load_82

]]></node>
<StgValue><ssdm name="tmp_32_81"/></StgValue>
</operation>

<operation id="2438" st_id="95" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5843">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_82 = mul nsw i32 %arrayA_load_83, %arrayB_load_83

]]></node>
<StgValue><ssdm name="tmp_32_82"/></StgValue>
</operation>

<operation id="2439" st_id="95" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5844">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_83 = mul nsw i32 %arrayA_load_84, %arrayB_load_84

]]></node>
<StgValue><ssdm name="tmp_32_83"/></StgValue>
</operation>

<operation id="2440" st_id="95" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5845">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_84 = mul nsw i32 %arrayA_load_85, %arrayB_load_85

]]></node>
<StgValue><ssdm name="tmp_32_84"/></StgValue>
</operation>

<operation id="2441" st_id="95" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5846">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_85 = mul nsw i32 %arrayA_load_86, %arrayB_load_86

]]></node>
<StgValue><ssdm name="tmp_32_85"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="2442" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5787">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1008" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_26, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2443" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5787">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1009" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2444" st_id="96" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5842">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_81 = mul nsw i32 %arrayA_load_82, %arrayB_load_82

]]></node>
<StgValue><ssdm name="tmp_32_81"/></StgValue>
</operation>

<operation id="2445" st_id="96" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5843">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_82 = mul nsw i32 %arrayA_load_83, %arrayB_load_83

]]></node>
<StgValue><ssdm name="tmp_32_82"/></StgValue>
</operation>

<operation id="2446" st_id="96" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5844">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_83 = mul nsw i32 %arrayA_load_84, %arrayB_load_84

]]></node>
<StgValue><ssdm name="tmp_32_83"/></StgValue>
</operation>

<operation id="2447" st_id="96" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5845">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_84 = mul nsw i32 %arrayA_load_85, %arrayB_load_85

]]></node>
<StgValue><ssdm name="tmp_32_84"/></StgValue>
</operation>

<operation id="2448" st_id="96" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5846">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_85 = mul nsw i32 %arrayA_load_86, %arrayB_load_86

]]></node>
<StgValue><ssdm name="tmp_32_85"/></StgValue>
</operation>

<operation id="2449" st_id="96" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5847">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_86 = mul nsw i32 %arrayA_load_87, %arrayB_load_87

]]></node>
<StgValue><ssdm name="tmp_32_86"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="2450" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5788">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1019" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_28 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_28"/></StgValue>
</operation>

<operation id="2451" st_id="97" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5843">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_82 = mul nsw i32 %arrayA_load_83, %arrayB_load_83

]]></node>
<StgValue><ssdm name="tmp_32_82"/></StgValue>
</operation>

<operation id="2452" st_id="97" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5844">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_83 = mul nsw i32 %arrayA_load_84, %arrayB_load_84

]]></node>
<StgValue><ssdm name="tmp_32_83"/></StgValue>
</operation>

<operation id="2453" st_id="97" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5845">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_84 = mul nsw i32 %arrayA_load_85, %arrayB_load_85

]]></node>
<StgValue><ssdm name="tmp_32_84"/></StgValue>
</operation>

<operation id="2454" st_id="97" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5846">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_85 = mul nsw i32 %arrayA_load_86, %arrayB_load_86

]]></node>
<StgValue><ssdm name="tmp_32_85"/></StgValue>
</operation>

<operation id="2455" st_id="97" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5847">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_86 = mul nsw i32 %arrayA_load_87, %arrayB_load_87

]]></node>
<StgValue><ssdm name="tmp_32_86"/></StgValue>
</operation>

<operation id="2456" st_id="97" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5848">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_87 = mul nsw i32 %arrayA_load_88, %arrayB_load_88

]]></node>
<StgValue><ssdm name="tmp_32_87"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="2457" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5788">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1018" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_27 = sext i32 %tmp_32_27 to i64

]]></node>
<StgValue><ssdm name="tmp_33_27"/></StgValue>
</operation>

<operation id="2458" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5788">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1019" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_28 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_28"/></StgValue>
</operation>

<operation id="2459" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5788">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1020" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_27 = add nsw i64 %tmp_33_27, %arrayC_load_28

]]></node>
<StgValue><ssdm name="tmp_34_27"/></StgValue>
</operation>

<operation id="2460" st_id="98" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5844">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_83 = mul nsw i32 %arrayA_load_84, %arrayB_load_84

]]></node>
<StgValue><ssdm name="tmp_32_83"/></StgValue>
</operation>

<operation id="2461" st_id="98" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5845">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_84 = mul nsw i32 %arrayA_load_85, %arrayB_load_85

]]></node>
<StgValue><ssdm name="tmp_32_84"/></StgValue>
</operation>

<operation id="2462" st_id="98" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5846">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_85 = mul nsw i32 %arrayA_load_86, %arrayB_load_86

]]></node>
<StgValue><ssdm name="tmp_32_85"/></StgValue>
</operation>

<operation id="2463" st_id="98" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5847">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_86 = mul nsw i32 %arrayA_load_87, %arrayB_load_87

]]></node>
<StgValue><ssdm name="tmp_32_86"/></StgValue>
</operation>

<operation id="2464" st_id="98" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5848">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_87 = mul nsw i32 %arrayA_load_88, %arrayB_load_88

]]></node>
<StgValue><ssdm name="tmp_32_87"/></StgValue>
</operation>

<operation id="2465" st_id="98" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5849">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_88 = mul nsw i32 %arrayA_load_89, %arrayB_load_89

]]></node>
<StgValue><ssdm name="tmp_32_88"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="2466" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5788">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1021" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_27, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2467" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5788">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1022" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2468" st_id="99" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5845">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_84 = mul nsw i32 %arrayA_load_85, %arrayB_load_85

]]></node>
<StgValue><ssdm name="tmp_32_84"/></StgValue>
</operation>

<operation id="2469" st_id="99" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5846">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_85 = mul nsw i32 %arrayA_load_86, %arrayB_load_86

]]></node>
<StgValue><ssdm name="tmp_32_85"/></StgValue>
</operation>

<operation id="2470" st_id="99" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5847">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_86 = mul nsw i32 %arrayA_load_87, %arrayB_load_87

]]></node>
<StgValue><ssdm name="tmp_32_86"/></StgValue>
</operation>

<operation id="2471" st_id="99" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5848">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_87 = mul nsw i32 %arrayA_load_88, %arrayB_load_88

]]></node>
<StgValue><ssdm name="tmp_32_87"/></StgValue>
</operation>

<operation id="2472" st_id="99" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5849">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_88 = mul nsw i32 %arrayA_load_89, %arrayB_load_89

]]></node>
<StgValue><ssdm name="tmp_32_88"/></StgValue>
</operation>

<operation id="2473" st_id="99" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5850">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_89 = mul nsw i32 %arrayA_load_90, %arrayB_load_90

]]></node>
<StgValue><ssdm name="tmp_32_89"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="2474" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5789">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1032" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_29 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_29"/></StgValue>
</operation>

<operation id="2475" st_id="100" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5846">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_85 = mul nsw i32 %arrayA_load_86, %arrayB_load_86

]]></node>
<StgValue><ssdm name="tmp_32_85"/></StgValue>
</operation>

<operation id="2476" st_id="100" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5847">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_86 = mul nsw i32 %arrayA_load_87, %arrayB_load_87

]]></node>
<StgValue><ssdm name="tmp_32_86"/></StgValue>
</operation>

<operation id="2477" st_id="100" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5848">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_87 = mul nsw i32 %arrayA_load_88, %arrayB_load_88

]]></node>
<StgValue><ssdm name="tmp_32_87"/></StgValue>
</operation>

<operation id="2478" st_id="100" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5849">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_88 = mul nsw i32 %arrayA_load_89, %arrayB_load_89

]]></node>
<StgValue><ssdm name="tmp_32_88"/></StgValue>
</operation>

<operation id="2479" st_id="100" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5850">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_89 = mul nsw i32 %arrayA_load_90, %arrayB_load_90

]]></node>
<StgValue><ssdm name="tmp_32_89"/></StgValue>
</operation>

<operation id="2480" st_id="100" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5851">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_90 = mul nsw i32 %arrayA_load_91, %arrayB_load_91

]]></node>
<StgValue><ssdm name="tmp_32_90"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="2481" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5789">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1031" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_28 = sext i32 %tmp_32_28 to i64

]]></node>
<StgValue><ssdm name="tmp_33_28"/></StgValue>
</operation>

<operation id="2482" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5789">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1032" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_29 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_29"/></StgValue>
</operation>

<operation id="2483" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5789">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1033" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_28 = add nsw i64 %tmp_33_28, %arrayC_load_29

]]></node>
<StgValue><ssdm name="tmp_34_28"/></StgValue>
</operation>

<operation id="2484" st_id="101" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5847">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_86 = mul nsw i32 %arrayA_load_87, %arrayB_load_87

]]></node>
<StgValue><ssdm name="tmp_32_86"/></StgValue>
</operation>

<operation id="2485" st_id="101" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5848">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_87 = mul nsw i32 %arrayA_load_88, %arrayB_load_88

]]></node>
<StgValue><ssdm name="tmp_32_87"/></StgValue>
</operation>

<operation id="2486" st_id="101" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5849">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_88 = mul nsw i32 %arrayA_load_89, %arrayB_load_89

]]></node>
<StgValue><ssdm name="tmp_32_88"/></StgValue>
</operation>

<operation id="2487" st_id="101" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5850">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_89 = mul nsw i32 %arrayA_load_90, %arrayB_load_90

]]></node>
<StgValue><ssdm name="tmp_32_89"/></StgValue>
</operation>

<operation id="2488" st_id="101" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5851">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_90 = mul nsw i32 %arrayA_load_91, %arrayB_load_91

]]></node>
<StgValue><ssdm name="tmp_32_90"/></StgValue>
</operation>

<operation id="2489" st_id="101" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5852">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_91 = mul nsw i32 %arrayA_load_92, %arrayB_load_92

]]></node>
<StgValue><ssdm name="tmp_32_91"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="2490" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5789">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1034" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_28, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2491" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5789">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1035" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2492" st_id="102" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5848">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_87 = mul nsw i32 %arrayA_load_88, %arrayB_load_88

]]></node>
<StgValue><ssdm name="tmp_32_87"/></StgValue>
</operation>

<operation id="2493" st_id="102" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5849">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_88 = mul nsw i32 %arrayA_load_89, %arrayB_load_89

]]></node>
<StgValue><ssdm name="tmp_32_88"/></StgValue>
</operation>

<operation id="2494" st_id="102" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5850">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_89 = mul nsw i32 %arrayA_load_90, %arrayB_load_90

]]></node>
<StgValue><ssdm name="tmp_32_89"/></StgValue>
</operation>

<operation id="2495" st_id="102" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5851">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_90 = mul nsw i32 %arrayA_load_91, %arrayB_load_91

]]></node>
<StgValue><ssdm name="tmp_32_90"/></StgValue>
</operation>

<operation id="2496" st_id="102" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5852">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_91 = mul nsw i32 %arrayA_load_92, %arrayB_load_92

]]></node>
<StgValue><ssdm name="tmp_32_91"/></StgValue>
</operation>

<operation id="2497" st_id="102" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5853">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_92 = mul nsw i32 %arrayA_load_93, %arrayB_load_93

]]></node>
<StgValue><ssdm name="tmp_32_92"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="2498" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5790">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1045" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_30 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_30"/></StgValue>
</operation>

<operation id="2499" st_id="103" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5849">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_88 = mul nsw i32 %arrayA_load_89, %arrayB_load_89

]]></node>
<StgValue><ssdm name="tmp_32_88"/></StgValue>
</operation>

<operation id="2500" st_id="103" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5850">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_89 = mul nsw i32 %arrayA_load_90, %arrayB_load_90

]]></node>
<StgValue><ssdm name="tmp_32_89"/></StgValue>
</operation>

<operation id="2501" st_id="103" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5851">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_90 = mul nsw i32 %arrayA_load_91, %arrayB_load_91

]]></node>
<StgValue><ssdm name="tmp_32_90"/></StgValue>
</operation>

<operation id="2502" st_id="103" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5852">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_91 = mul nsw i32 %arrayA_load_92, %arrayB_load_92

]]></node>
<StgValue><ssdm name="tmp_32_91"/></StgValue>
</operation>

<operation id="2503" st_id="103" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5853">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_92 = mul nsw i32 %arrayA_load_93, %arrayB_load_93

]]></node>
<StgValue><ssdm name="tmp_32_92"/></StgValue>
</operation>

<operation id="2504" st_id="103" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5854">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_93 = mul nsw i32 %arrayA_load_94, %arrayB_load_94

]]></node>
<StgValue><ssdm name="tmp_32_93"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="2505" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5790">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1044" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_29 = sext i32 %tmp_32_29 to i64

]]></node>
<StgValue><ssdm name="tmp_33_29"/></StgValue>
</operation>

<operation id="2506" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5790">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1045" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_30 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_30"/></StgValue>
</operation>

<operation id="2507" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5790">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1046" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_29 = add nsw i64 %tmp_33_29, %arrayC_load_30

]]></node>
<StgValue><ssdm name="tmp_34_29"/></StgValue>
</operation>

<operation id="2508" st_id="104" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5850">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_89 = mul nsw i32 %arrayA_load_90, %arrayB_load_90

]]></node>
<StgValue><ssdm name="tmp_32_89"/></StgValue>
</operation>

<operation id="2509" st_id="104" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5851">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_90 = mul nsw i32 %arrayA_load_91, %arrayB_load_91

]]></node>
<StgValue><ssdm name="tmp_32_90"/></StgValue>
</operation>

<operation id="2510" st_id="104" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5852">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_91 = mul nsw i32 %arrayA_load_92, %arrayB_load_92

]]></node>
<StgValue><ssdm name="tmp_32_91"/></StgValue>
</operation>

<operation id="2511" st_id="104" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5853">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_92 = mul nsw i32 %arrayA_load_93, %arrayB_load_93

]]></node>
<StgValue><ssdm name="tmp_32_92"/></StgValue>
</operation>

<operation id="2512" st_id="104" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5854">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_93 = mul nsw i32 %arrayA_load_94, %arrayB_load_94

]]></node>
<StgValue><ssdm name="tmp_32_93"/></StgValue>
</operation>

<operation id="2513" st_id="104" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5855">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_30_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_94 = mul nsw i32 %arrayA_load_95, %arrayB_load_95

]]></node>
<StgValue><ssdm name="tmp_32_94"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="2514" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5860">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1047" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_29, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2515" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5860">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1048" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.30

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2516" st_id="105" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6074">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_90 = mul nsw i32 %arrayA_load_91, %arrayB_load_91

]]></node>
<StgValue><ssdm name="tmp_32_90"/></StgValue>
</operation>

<operation id="2517" st_id="105" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6077">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_91 = mul nsw i32 %arrayA_load_92, %arrayB_load_92

]]></node>
<StgValue><ssdm name="tmp_32_91"/></StgValue>
</operation>

<operation id="2518" st_id="105" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6080">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_92 = mul nsw i32 %arrayA_load_93, %arrayB_load_93

]]></node>
<StgValue><ssdm name="tmp_32_92"/></StgValue>
</operation>

<operation id="2519" st_id="105" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6083">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_93 = mul nsw i32 %arrayA_load_94, %arrayB_load_94

]]></node>
<StgValue><ssdm name="tmp_32_93"/></StgValue>
</operation>

<operation id="2520" st_id="105" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6086">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_94 = mul nsw i32 %arrayA_load_95, %arrayB_load_95

]]></node>
<StgValue><ssdm name="tmp_32_94"/></StgValue>
</operation>

<operation id="2521" st_id="105" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6089">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_95 = mul nsw i32 %arrayB_load_96, %arrayA_load_96

]]></node>
<StgValue><ssdm name="tmp_32_95"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="2522" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5894">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1059" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_31 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_31"/></StgValue>
</operation>

<operation id="2523" st_id="106" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6077">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_91 = mul nsw i32 %arrayA_load_92, %arrayB_load_92

]]></node>
<StgValue><ssdm name="tmp_32_91"/></StgValue>
</operation>

<operation id="2524" st_id="106" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6080">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_92 = mul nsw i32 %arrayA_load_93, %arrayB_load_93

]]></node>
<StgValue><ssdm name="tmp_32_92"/></StgValue>
</operation>

<operation id="2525" st_id="106" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6083">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_93 = mul nsw i32 %arrayA_load_94, %arrayB_load_94

]]></node>
<StgValue><ssdm name="tmp_32_93"/></StgValue>
</operation>

<operation id="2526" st_id="106" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6086">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_94 = mul nsw i32 %arrayA_load_95, %arrayB_load_95

]]></node>
<StgValue><ssdm name="tmp_32_94"/></StgValue>
</operation>

<operation id="2527" st_id="106" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6089">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_95 = mul nsw i32 %arrayB_load_96, %arrayA_load_96

]]></node>
<StgValue><ssdm name="tmp_32_95"/></StgValue>
</operation>

<operation id="2528" st_id="106" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6092">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_96 = mul nsw i32 %arrayA_load_97, %arrayB_load_97

]]></node>
<StgValue><ssdm name="tmp_32_96"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="2529" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5894">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1058" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_33_30 = sext i32 %tmp_32_30 to i64

]]></node>
<StgValue><ssdm name="tmp_33_30"/></StgValue>
</operation>

<operation id="2530" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5894">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1059" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_31 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_31"/></StgValue>
</operation>

<operation id="2531" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5894">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1060" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_34_30 = add nsw i64 %tmp_33_30, %arrayC_load_31

]]></node>
<StgValue><ssdm name="tmp_34_30"/></StgValue>
</operation>

<operation id="2532" st_id="107" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6080">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_92 = mul nsw i32 %arrayA_load_93, %arrayB_load_93

]]></node>
<StgValue><ssdm name="tmp_32_92"/></StgValue>
</operation>

<operation id="2533" st_id="107" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6083">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_93 = mul nsw i32 %arrayA_load_94, %arrayB_load_94

]]></node>
<StgValue><ssdm name="tmp_32_93"/></StgValue>
</operation>

<operation id="2534" st_id="107" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6086">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_94 = mul nsw i32 %arrayA_load_95, %arrayB_load_95

]]></node>
<StgValue><ssdm name="tmp_32_94"/></StgValue>
</operation>

<operation id="2535" st_id="107" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6089">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_95 = mul nsw i32 %arrayB_load_96, %arrayA_load_96

]]></node>
<StgValue><ssdm name="tmp_32_95"/></StgValue>
</operation>

<operation id="2536" st_id="107" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6092">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_96 = mul nsw i32 %arrayA_load_97, %arrayB_load_97

]]></node>
<StgValue><ssdm name="tmp_32_96"/></StgValue>
</operation>

<operation id="2537" st_id="107" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6095">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_97 = mul nsw i32 %arrayA_load_98, %arrayB_load_98

]]></node>
<StgValue><ssdm name="tmp_32_97"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="2538" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5894">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1061" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:9  store i64 %tmp_34_30, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2539" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5894">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1062" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge14.31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2540" st_id="108" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6083">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_93 = mul nsw i32 %arrayA_load_94, %arrayB_load_94

]]></node>
<StgValue><ssdm name="tmp_32_93"/></StgValue>
</operation>

<operation id="2541" st_id="108" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6086">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_94 = mul nsw i32 %arrayA_load_95, %arrayB_load_95

]]></node>
<StgValue><ssdm name="tmp_32_94"/></StgValue>
</operation>

<operation id="2542" st_id="108" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6089">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_95 = mul nsw i32 %arrayB_load_96, %arrayA_load_96

]]></node>
<StgValue><ssdm name="tmp_32_95"/></StgValue>
</operation>

<operation id="2543" st_id="108" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6092">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_96 = mul nsw i32 %arrayA_load_97, %arrayB_load_97

]]></node>
<StgValue><ssdm name="tmp_32_96"/></StgValue>
</operation>

<operation id="2544" st_id="108" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6095">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_97 = mul nsw i32 %arrayA_load_98, %arrayB_load_98

]]></node>
<StgValue><ssdm name="tmp_32_97"/></StgValue>
</operation>

<operation id="2545" st_id="108" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6098">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_98 = mul nsw i32 %arrayA_load_99, %arrayB_load_99

]]></node>
<StgValue><ssdm name="tmp_32_98"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="2546" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5897">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1072" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_32 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_32"/></StgValue>
</operation>

<operation id="2547" st_id="109" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6086">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_94 = mul nsw i32 %arrayA_load_95, %arrayB_load_95

]]></node>
<StgValue><ssdm name="tmp_32_94"/></StgValue>
</operation>

<operation id="2548" st_id="109" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6089">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_95 = mul nsw i32 %arrayB_load_96, %arrayA_load_96

]]></node>
<StgValue><ssdm name="tmp_32_95"/></StgValue>
</operation>

<operation id="2549" st_id="109" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6092">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_96 = mul nsw i32 %arrayA_load_97, %arrayB_load_97

]]></node>
<StgValue><ssdm name="tmp_32_96"/></StgValue>
</operation>

<operation id="2550" st_id="109" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6095">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_97 = mul nsw i32 %arrayA_load_98, %arrayB_load_98

]]></node>
<StgValue><ssdm name="tmp_32_97"/></StgValue>
</operation>

<operation id="2551" st_id="109" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6098">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_98 = mul nsw i32 %arrayA_load_99, %arrayB_load_99

]]></node>
<StgValue><ssdm name="tmp_32_98"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="2552" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5897">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1071" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_31 = sext i32 %tmp_32_31 to i64

]]></node>
<StgValue><ssdm name="tmp_33_31"/></StgValue>
</operation>

<operation id="2553" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5897">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1072" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_32 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_32"/></StgValue>
</operation>

<operation id="2554" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5897">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1073" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_31 = add nsw i64 %arrayC_load_32, %tmp_33_31

]]></node>
<StgValue><ssdm name="tmp_34_31"/></StgValue>
</operation>

<operation id="2555" st_id="110" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6089">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_95 = mul nsw i32 %arrayB_load_96, %arrayA_load_96

]]></node>
<StgValue><ssdm name="tmp_32_95"/></StgValue>
</operation>

<operation id="2556" st_id="110" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6092">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_96 = mul nsw i32 %arrayA_load_97, %arrayB_load_97

]]></node>
<StgValue><ssdm name="tmp_32_96"/></StgValue>
</operation>

<operation id="2557" st_id="110" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6095">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_97 = mul nsw i32 %arrayA_load_98, %arrayB_load_98

]]></node>
<StgValue><ssdm name="tmp_32_97"/></StgValue>
</operation>

<operation id="2558" st_id="110" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6098">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_98 = mul nsw i32 %arrayA_load_99, %arrayB_load_99

]]></node>
<StgValue><ssdm name="tmp_32_98"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="2559" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5897">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1074" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_31, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2560" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5897">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1075" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2561" st_id="111" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6092">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_96 = mul nsw i32 %arrayA_load_97, %arrayB_load_97

]]></node>
<StgValue><ssdm name="tmp_32_96"/></StgValue>
</operation>

<operation id="2562" st_id="111" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6095">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_97 = mul nsw i32 %arrayA_load_98, %arrayB_load_98

]]></node>
<StgValue><ssdm name="tmp_32_97"/></StgValue>
</operation>

<operation id="2563" st_id="111" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6098">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_98 = mul nsw i32 %arrayA_load_99, %arrayB_load_99

]]></node>
<StgValue><ssdm name="tmp_32_98"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="2564" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5900">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1086" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_33 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_33"/></StgValue>
</operation>

<operation id="2565" st_id="112" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6095">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_97 = mul nsw i32 %arrayA_load_98, %arrayB_load_98

]]></node>
<StgValue><ssdm name="tmp_32_97"/></StgValue>
</operation>

<operation id="2566" st_id="112" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6098">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_98 = mul nsw i32 %arrayA_load_99, %arrayB_load_99

]]></node>
<StgValue><ssdm name="tmp_32_98"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="2567" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5900">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1085" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_33_32 = sext i32 %tmp_32_32 to i64

]]></node>
<StgValue><ssdm name="tmp_33_32"/></StgValue>
</operation>

<operation id="2568" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5900">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1086" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_33 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_33"/></StgValue>
</operation>

<operation id="2569" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5900">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1087" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_34_32 = add nsw i64 %tmp_33_32, %arrayC_load_33

]]></node>
<StgValue><ssdm name="tmp_34_32"/></StgValue>
</operation>

<operation id="2570" st_id="113" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6098">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32_98 = mul nsw i32 %arrayA_load_99, %arrayB_load_99

]]></node>
<StgValue><ssdm name="tmp_32_98"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="2571" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5900">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1088" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:9  store i64 %tmp_34_32, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2572" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5900">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1089" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge14.33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="2573" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5903">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1100" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_34 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_34"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="2574" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5903">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1099" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_33_33 = sext i32 %tmp_32_33 to i64

]]></node>
<StgValue><ssdm name="tmp_33_33"/></StgValue>
</operation>

<operation id="2575" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5903">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1100" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_34 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_34"/></StgValue>
</operation>

<operation id="2576" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5903">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_34_33 = add nsw i64 %tmp_33_33, %arrayC_load_34

]]></node>
<StgValue><ssdm name="tmp_34_33"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="2577" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5903">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1102" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:9  store i64 %tmp_34_33, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2578" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5903">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1103" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge14.34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="2579" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5906">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1114" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_35 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_35"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="2580" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5906">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1113" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_33_34 = sext i32 %tmp_32_34 to i64

]]></node>
<StgValue><ssdm name="tmp_33_34"/></StgValue>
</operation>

<operation id="2581" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5906">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1114" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_35 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_35"/></StgValue>
</operation>

<operation id="2582" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5906">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_34_34 = add nsw i64 %tmp_33_34, %arrayC_load_35

]]></node>
<StgValue><ssdm name="tmp_34_34"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="2583" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5906">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1116" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:9  store i64 %tmp_34_34, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2584" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5906">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1117" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge14.35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="2585" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5909">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1128" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_36 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_36"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="2586" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5909">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1127" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_33_35 = sext i32 %tmp_32_35 to i64

]]></node>
<StgValue><ssdm name="tmp_33_35"/></StgValue>
</operation>

<operation id="2587" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5909">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1128" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_36 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_36"/></StgValue>
</operation>

<operation id="2588" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5909">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_34_35 = add nsw i64 %tmp_33_35, %arrayC_load_36

]]></node>
<StgValue><ssdm name="tmp_34_35"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="2589" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5909">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1130" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:9  store i64 %tmp_34_35, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2590" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5909">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1131" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge14.36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="2591" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5912">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1142" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_37 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_37"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="2592" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5912">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1141" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_33_36 = sext i32 %tmp_32_36 to i64

]]></node>
<StgValue><ssdm name="tmp_33_36"/></StgValue>
</operation>

<operation id="2593" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5912">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1142" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_37 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_37"/></StgValue>
</operation>

<operation id="2594" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5912">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_34_36 = add nsw i64 %tmp_33_36, %arrayC_load_37

]]></node>
<StgValue><ssdm name="tmp_34_36"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="2595" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5912">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1144" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:9  store i64 %tmp_34_36, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2596" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5912">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1145" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge14.37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="2597" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5915">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1156" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_38 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_38"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="2598" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5915">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1155" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_33_37 = sext i32 %tmp_32_37 to i64

]]></node>
<StgValue><ssdm name="tmp_33_37"/></StgValue>
</operation>

<operation id="2599" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5915">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1156" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_38 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_38"/></StgValue>
</operation>

<operation id="2600" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5915">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_34_37 = add nsw i64 %tmp_33_37, %arrayC_load_38

]]></node>
<StgValue><ssdm name="tmp_34_37"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="2601" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5915">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1158" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:9  store i64 %tmp_34_37, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2602" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5915">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1159" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge14.38

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="2603" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5918">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1170" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_39 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_39"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="2604" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5918">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1169" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_33_38 = sext i32 %tmp_32_38 to i64

]]></node>
<StgValue><ssdm name="tmp_33_38"/></StgValue>
</operation>

<operation id="2605" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5918">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1170" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_39 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_39"/></StgValue>
</operation>

<operation id="2606" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5918">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_34_38 = add nsw i64 %tmp_33_38, %arrayC_load_39

]]></node>
<StgValue><ssdm name="tmp_34_38"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="2607" st_id="132" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5918">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1172" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:9  store i64 %tmp_34_38, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2608" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5918">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1173" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge14.39

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="2609" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5921">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1183" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_40 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_40"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="2610" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5921">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1182" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_39 = sext i32 %tmp_32_39 to i64

]]></node>
<StgValue><ssdm name="tmp_33_39"/></StgValue>
</operation>

<operation id="2611" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5921">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1183" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_40 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_40"/></StgValue>
</operation>

<operation id="2612" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5921">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_39 = add nsw i64 %tmp_33_39, %arrayC_load_40

]]></node>
<StgValue><ssdm name="tmp_34_39"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="2613" st_id="135" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5921">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1185" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_39, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2614" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5921">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1186" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.40

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="2615" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5924">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1196" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_41 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_41"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="2616" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5924">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1195" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_40 = sext i32 %tmp_32_40 to i64

]]></node>
<StgValue><ssdm name="tmp_33_40"/></StgValue>
</operation>

<operation id="2617" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5924">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1196" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_41 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_41"/></StgValue>
</operation>

<operation id="2618" st_id="137" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5924">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_40 = add nsw i64 %tmp_33_40, %arrayC_load_41

]]></node>
<StgValue><ssdm name="tmp_34_40"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="2619" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5924">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1198" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_40, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2620" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5924">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1199" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.41

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="2621" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5927">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1209" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_42 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_42"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="2622" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5927">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1208" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_41 = sext i32 %tmp_32_41 to i64

]]></node>
<StgValue><ssdm name="tmp_33_41"/></StgValue>
</operation>

<operation id="2623" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5927">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1209" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_42 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_42"/></StgValue>
</operation>

<operation id="2624" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5927">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_41 = add nsw i64 %tmp_33_41, %arrayC_load_42

]]></node>
<StgValue><ssdm name="tmp_34_41"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="2625" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5927">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1211" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_41, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2626" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5927">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1212" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.42

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="2627" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5930">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1222" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_43 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_43"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="2628" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5930">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1221" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_42 = sext i32 %tmp_32_42 to i64

]]></node>
<StgValue><ssdm name="tmp_33_42"/></StgValue>
</operation>

<operation id="2629" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5930">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1222" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_43 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_43"/></StgValue>
</operation>

<operation id="2630" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5930">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_42 = add nsw i64 %tmp_33_42, %arrayC_load_43

]]></node>
<StgValue><ssdm name="tmp_34_42"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="2631" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5930">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1224" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_42, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2632" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5930">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1225" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="2633" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5933">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1235" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_44 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_44"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="2634" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5933">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1234" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_43 = sext i32 %tmp_32_43 to i64

]]></node>
<StgValue><ssdm name="tmp_33_43"/></StgValue>
</operation>

<operation id="2635" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5933">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1235" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_44 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_44"/></StgValue>
</operation>

<operation id="2636" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5933">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_43 = add nsw i64 %tmp_33_43, %arrayC_load_44

]]></node>
<StgValue><ssdm name="tmp_34_43"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="2637" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5933">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1237" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_43, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2638" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5933">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1238" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.44

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="2639" st_id="148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5936">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1248" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_45 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_45"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="2640" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5936">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1247" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_44 = sext i32 %tmp_32_44 to i64

]]></node>
<StgValue><ssdm name="tmp_33_44"/></StgValue>
</operation>

<operation id="2641" st_id="149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5936">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1248" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_45 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_45"/></StgValue>
</operation>

<operation id="2642" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5936">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_44 = add nsw i64 %tmp_33_44, %arrayC_load_45

]]></node>
<StgValue><ssdm name="tmp_34_44"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="2643" st_id="150" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5936">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1250" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_44, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2644" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5936">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1251" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.45

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="2645" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5939">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1261" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_46 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_46"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="2646" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5939">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1260" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_45 = sext i32 %tmp_32_45 to i64

]]></node>
<StgValue><ssdm name="tmp_33_45"/></StgValue>
</operation>

<operation id="2647" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5939">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1261" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_46 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_46"/></StgValue>
</operation>

<operation id="2648" st_id="152" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5939">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_45 = add nsw i64 %tmp_33_45, %arrayC_load_46

]]></node>
<StgValue><ssdm name="tmp_34_45"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="2649" st_id="153" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5939">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1263" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_45, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2650" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5939">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1264" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="2651" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5942">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1274" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_47 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_47"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="2652" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5942">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1273" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_46 = sext i32 %tmp_32_46 to i64

]]></node>
<StgValue><ssdm name="tmp_33_46"/></StgValue>
</operation>

<operation id="2653" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5942">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1274" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_47 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_47"/></StgValue>
</operation>

<operation id="2654" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5942">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_46 = add nsw i64 %tmp_33_46, %arrayC_load_47

]]></node>
<StgValue><ssdm name="tmp_34_46"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="2655" st_id="156" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5942">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1276" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_46, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2656" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5942">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1277" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="2657" st_id="157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5945">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1287" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_48 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_48"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="2658" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5945">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1286" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_47 = sext i32 %tmp_32_47 to i64

]]></node>
<StgValue><ssdm name="tmp_33_47"/></StgValue>
</operation>

<operation id="2659" st_id="158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5945">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1287" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_48 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_48"/></StgValue>
</operation>

<operation id="2660" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5945">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_47 = add nsw i64 %tmp_33_47, %arrayC_load_48

]]></node>
<StgValue><ssdm name="tmp_34_47"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="2661" st_id="159" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5945">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1289" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_47, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2662" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5945">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1290" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.48

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="2663" st_id="160" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5948">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1300" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_49 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_49"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="2664" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5948">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1299" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_48 = sext i32 %tmp_32_48 to i64

]]></node>
<StgValue><ssdm name="tmp_33_48"/></StgValue>
</operation>

<operation id="2665" st_id="161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5948">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1300" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_49 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_49"/></StgValue>
</operation>

<operation id="2666" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5948">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_48 = add nsw i64 %tmp_33_48, %arrayC_load_49

]]></node>
<StgValue><ssdm name="tmp_34_48"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="2667" st_id="162" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5948">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1302" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_48, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2668" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5948">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1303" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.49

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="2669" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5951">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1313" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_50 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_50"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="2670" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5951">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1312" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_49 = sext i32 %tmp_32_49 to i64

]]></node>
<StgValue><ssdm name="tmp_33_49"/></StgValue>
</operation>

<operation id="2671" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5951">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1313" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_50 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_50"/></StgValue>
</operation>

<operation id="2672" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5951">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_49 = add nsw i64 %tmp_33_49, %arrayC_load_50

]]></node>
<StgValue><ssdm name="tmp_34_49"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="2673" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5951">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1315" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_49, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2674" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5951">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1316" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.50

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="2675" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5954">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1326" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_51 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_51"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="2676" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5954">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1325" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_50 = sext i32 %tmp_32_50 to i64

]]></node>
<StgValue><ssdm name="tmp_33_50"/></StgValue>
</operation>

<operation id="2677" st_id="167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5954">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1326" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_51 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_51"/></StgValue>
</operation>

<operation id="2678" st_id="167" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5954">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_50 = add nsw i64 %tmp_33_50, %arrayC_load_51

]]></node>
<StgValue><ssdm name="tmp_34_50"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="2679" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5954">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1328" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_50, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2680" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5954">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1329" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.51

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="2681" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5957">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1339" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_52 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_52"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="2682" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5957">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1338" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_51 = sext i32 %tmp_32_51 to i64

]]></node>
<StgValue><ssdm name="tmp_33_51"/></StgValue>
</operation>

<operation id="2683" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5957">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1339" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_52 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_52"/></StgValue>
</operation>

<operation id="2684" st_id="170" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5957">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_51 = add nsw i64 %tmp_33_51, %arrayC_load_52

]]></node>
<StgValue><ssdm name="tmp_34_51"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="2685" st_id="171" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5957">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1341" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_51, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2686" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5957">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1342" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.52

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="2687" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5960">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1352" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_53 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_53"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="2688" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5960">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1351" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_52 = sext i32 %tmp_32_52 to i64

]]></node>
<StgValue><ssdm name="tmp_33_52"/></StgValue>
</operation>

<operation id="2689" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5960">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1352" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_53 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_53"/></StgValue>
</operation>

<operation id="2690" st_id="173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5960">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_52 = add nsw i64 %tmp_33_52, %arrayC_load_53

]]></node>
<StgValue><ssdm name="tmp_34_52"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="2691" st_id="174" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5960">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1354" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_52, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2692" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5960">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1355" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.53

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="2693" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5963">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1365" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_54 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_54"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="2694" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5963">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1364" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_53 = sext i32 %tmp_32_53 to i64

]]></node>
<StgValue><ssdm name="tmp_33_53"/></StgValue>
</operation>

<operation id="2695" st_id="176" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5963">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1365" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_54 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_54"/></StgValue>
</operation>

<operation id="2696" st_id="176" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5963">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_53 = add nsw i64 %tmp_33_53, %arrayC_load_54

]]></node>
<StgValue><ssdm name="tmp_34_53"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="2697" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5963">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1367" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_53, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2698" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5963">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1368" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.54

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="2699" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5966">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1378" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_55 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_55"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="2700" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5966">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1377" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_54 = sext i32 %tmp_32_54 to i64

]]></node>
<StgValue><ssdm name="tmp_33_54"/></StgValue>
</operation>

<operation id="2701" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5966">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1378" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_55 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_55"/></StgValue>
</operation>

<operation id="2702" st_id="179" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5966">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_54 = add nsw i64 %tmp_33_54, %arrayC_load_55

]]></node>
<StgValue><ssdm name="tmp_34_54"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="2703" st_id="180" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5966">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1380" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_54, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2704" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5966">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1381" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.55

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="2705" st_id="181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5969">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1391" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_56 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_56"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="2706" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5969">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1390" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_55 = sext i32 %tmp_32_55 to i64

]]></node>
<StgValue><ssdm name="tmp_33_55"/></StgValue>
</operation>

<operation id="2707" st_id="182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5969">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1391" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_56 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_56"/></StgValue>
</operation>

<operation id="2708" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5969">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_55 = add nsw i64 %tmp_33_55, %arrayC_load_56

]]></node>
<StgValue><ssdm name="tmp_34_55"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="2709" st_id="183" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5969">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1393" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_55, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2710" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5969">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1394" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.56

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="2711" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5972">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1404" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_57 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_57"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="2712" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5972">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1403" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_56 = sext i32 %tmp_32_56 to i64

]]></node>
<StgValue><ssdm name="tmp_33_56"/></StgValue>
</operation>

<operation id="2713" st_id="185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5972">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1404" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_57 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_57"/></StgValue>
</operation>

<operation id="2714" st_id="185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5972">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_56 = add nsw i64 %tmp_33_56, %arrayC_load_57

]]></node>
<StgValue><ssdm name="tmp_34_56"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="2715" st_id="186" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5972">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1406" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_56, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2716" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5972">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1407" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.57

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="2717" st_id="187" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5975">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1417" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_58 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_58"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="2718" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5975">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1416" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_57 = sext i32 %tmp_32_57 to i64

]]></node>
<StgValue><ssdm name="tmp_33_57"/></StgValue>
</operation>

<operation id="2719" st_id="188" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5975">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1417" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_58 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_58"/></StgValue>
</operation>

<operation id="2720" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5975">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_57 = add nsw i64 %tmp_33_57, %arrayC_load_58

]]></node>
<StgValue><ssdm name="tmp_34_57"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="2721" st_id="189" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5975">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1419" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_57, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2722" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5975">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1420" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.58

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="2723" st_id="190" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5978">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1430" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_59 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_59"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="2724" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5978">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1429" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_58 = sext i32 %tmp_32_58 to i64

]]></node>
<StgValue><ssdm name="tmp_33_58"/></StgValue>
</operation>

<operation id="2725" st_id="191" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5978">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1430" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_59 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_59"/></StgValue>
</operation>

<operation id="2726" st_id="191" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5978">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_58 = add nsw i64 %tmp_33_58, %arrayC_load_59

]]></node>
<StgValue><ssdm name="tmp_34_58"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="2727" st_id="192" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5978">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1432" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_58, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2728" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5978">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1433" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.59

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="2729" st_id="193" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5981">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1443" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_60 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_60"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="2730" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5981">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1442" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_59 = sext i32 %tmp_32_59 to i64

]]></node>
<StgValue><ssdm name="tmp_33_59"/></StgValue>
</operation>

<operation id="2731" st_id="194" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5981">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1443" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_60 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_60"/></StgValue>
</operation>

<operation id="2732" st_id="194" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5981">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_59 = add nsw i64 %tmp_33_59, %arrayC_load_60

]]></node>
<StgValue><ssdm name="tmp_34_59"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="2733" st_id="195" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5981">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1445" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_59, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2734" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5981">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1446" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.60

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="2735" st_id="196" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5984">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1456" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_61 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_61"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="2736" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5984">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1455" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_60 = sext i32 %tmp_32_60 to i64

]]></node>
<StgValue><ssdm name="tmp_33_60"/></StgValue>
</operation>

<operation id="2737" st_id="197" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5984">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1456" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_61 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_61"/></StgValue>
</operation>

<operation id="2738" st_id="197" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5984">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_60 = add nsw i64 %tmp_33_60, %arrayC_load_61

]]></node>
<StgValue><ssdm name="tmp_34_60"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="2739" st_id="198" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5984">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1458" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_60, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2740" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5984">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1459" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.61

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="2741" st_id="199" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5987">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1470" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_62 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_62"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="2742" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5987">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1469" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_33_61 = sext i32 %tmp_32_61 to i64

]]></node>
<StgValue><ssdm name="tmp_33_61"/></StgValue>
</operation>

<operation id="2743" st_id="200" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5987">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1470" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_62 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_62"/></StgValue>
</operation>

<operation id="2744" st_id="200" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5987">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_34_61 = add nsw i64 %tmp_33_61, %arrayC_load_62

]]></node>
<StgValue><ssdm name="tmp_34_61"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="2745" st_id="201" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5987">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1472" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:9  store i64 %tmp_34_61, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2746" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5987">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1473" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge14.62

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="2747" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5990">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1484" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_63 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_63"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="2748" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5990">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1483" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_33_62 = sext i32 %tmp_32_62 to i64

]]></node>
<StgValue><ssdm name="tmp_33_62"/></StgValue>
</operation>

<operation id="2749" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5990">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1484" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_63 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_63"/></StgValue>
</operation>

<operation id="2750" st_id="203" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5990">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_34_62 = add nsw i64 %tmp_33_62, %arrayC_load_63

]]></node>
<StgValue><ssdm name="tmp_34_62"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="2751" st_id="204" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5990">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1486" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:9  store i64 %tmp_34_62, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2752" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5990">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1487" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge14.63

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="2753" st_id="205" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5993">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1497" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_64 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_64"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="2754" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5993">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1496" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_63 = sext i32 %tmp_32_63 to i64

]]></node>
<StgValue><ssdm name="tmp_33_63"/></StgValue>
</operation>

<operation id="2755" st_id="206" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5993">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1497" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_64 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_64"/></StgValue>
</operation>

<operation id="2756" st_id="206" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5993">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_63 = add nsw i64 %arrayC_load_64, %tmp_33_63

]]></node>
<StgValue><ssdm name="tmp_34_63"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="2757" st_id="207" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5993">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1499" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_63, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2758" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5993">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1500" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.64

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="2759" st_id="208" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5996">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1511" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_65 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_65"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="2760" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5996">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1510" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_33_64 = sext i32 %tmp_32_64 to i64

]]></node>
<StgValue><ssdm name="tmp_33_64"/></StgValue>
</operation>

<operation id="2761" st_id="209" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5996">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1511" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_65 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_65"/></StgValue>
</operation>

<operation id="2762" st_id="209" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5996">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_34_64 = add nsw i64 %tmp_33_64, %arrayC_load_65

]]></node>
<StgValue><ssdm name="tmp_34_64"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="2763" st_id="210" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5996">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1513" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:9  store i64 %tmp_34_64, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2764" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5996">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1514" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge14.65

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="2765" st_id="211" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5999">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1525" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_66 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_66"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="2766" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5999">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1524" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_33_65 = sext i32 %tmp_32_65 to i64

]]></node>
<StgValue><ssdm name="tmp_33_65"/></StgValue>
</operation>

<operation id="2767" st_id="212" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5999">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1525" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_66 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_66"/></StgValue>
</operation>

<operation id="2768" st_id="212" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5999">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1526" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_34_65 = add nsw i64 %tmp_33_65, %arrayC_load_66

]]></node>
<StgValue><ssdm name="tmp_34_65"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="2769" st_id="213" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5999">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1527" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:9  store i64 %tmp_34_65, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2770" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5999">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1528" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge14.66

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="2771" st_id="214" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6002">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1539" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_67 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_67"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="2772" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6002">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1538" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_33_66 = sext i32 %tmp_32_66 to i64

]]></node>
<StgValue><ssdm name="tmp_33_66"/></StgValue>
</operation>

<operation id="2773" st_id="215" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6002">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1539" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_67 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_67"/></StgValue>
</operation>

<operation id="2774" st_id="215" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6002">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1540" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_34_66 = add nsw i64 %tmp_33_66, %arrayC_load_67

]]></node>
<StgValue><ssdm name="tmp_34_66"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="2775" st_id="216" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6002">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1541" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:9  store i64 %tmp_34_66, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2776" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6002">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1542" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge14.67

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="2777" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6005">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1553" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_68 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_68"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="2778" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6005">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1552" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_33_67 = sext i32 %tmp_32_67 to i64

]]></node>
<StgValue><ssdm name="tmp_33_67"/></StgValue>
</operation>

<operation id="2779" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6005">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1553" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_68 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_68"/></StgValue>
</operation>

<operation id="2780" st_id="218" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6005">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1554" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_34_67 = add nsw i64 %tmp_33_67, %arrayC_load_68

]]></node>
<StgValue><ssdm name="tmp_34_67"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="2781" st_id="219" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6005">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1555" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:9  store i64 %tmp_34_67, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2782" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6005">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1556" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge14.68

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="2783" st_id="220" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6008">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1567" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_69 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_69"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="2784" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6008">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1566" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_33_68 = sext i32 %tmp_32_68 to i64

]]></node>
<StgValue><ssdm name="tmp_33_68"/></StgValue>
</operation>

<operation id="2785" st_id="221" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6008">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1567" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_69 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_69"/></StgValue>
</operation>

<operation id="2786" st_id="221" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6008">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_34_68 = add nsw i64 %tmp_33_68, %arrayC_load_69

]]></node>
<StgValue><ssdm name="tmp_34_68"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="2787" st_id="222" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6008">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1569" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:9  store i64 %tmp_34_68, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2788" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6008">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1570" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge14.69

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="2789" st_id="223" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6011">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1581" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_70 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_70"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="2790" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6011">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1580" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_33_69 = sext i32 %tmp_32_69 to i64

]]></node>
<StgValue><ssdm name="tmp_33_69"/></StgValue>
</operation>

<operation id="2791" st_id="224" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6011">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1581" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_70 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_70"/></StgValue>
</operation>

<operation id="2792" st_id="224" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6011">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_34_69 = add nsw i64 %tmp_33_69, %arrayC_load_70

]]></node>
<StgValue><ssdm name="tmp_34_69"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="2793" st_id="225" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6011">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1583" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:9  store i64 %tmp_34_69, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2794" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6011">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1584" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge14.70

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="2795" st_id="226" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6014">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1595" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_71 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_71"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="2796" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6014">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1594" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_33_70 = sext i32 %tmp_32_70 to i64

]]></node>
<StgValue><ssdm name="tmp_33_70"/></StgValue>
</operation>

<operation id="2797" st_id="227" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6014">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1595" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_71 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_71"/></StgValue>
</operation>

<operation id="2798" st_id="227" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6014">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_34_70 = add nsw i64 %tmp_33_70, %arrayC_load_71

]]></node>
<StgValue><ssdm name="tmp_34_70"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="2799" st_id="228" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6014">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1597" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:9  store i64 %tmp_34_70, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2800" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6014">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1598" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge14.71

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="2801" st_id="229" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6017">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1609" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_72 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_72"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="2802" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6017">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1608" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_33_71 = sext i32 %tmp_32_71 to i64

]]></node>
<StgValue><ssdm name="tmp_33_71"/></StgValue>
</operation>

<operation id="2803" st_id="230" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6017">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1609" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_72 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_72"/></StgValue>
</operation>

<operation id="2804" st_id="230" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6017">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1610" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_34_71 = add nsw i64 %tmp_33_71, %arrayC_load_72

]]></node>
<StgValue><ssdm name="tmp_34_71"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="2805" st_id="231" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6017">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1611" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:9  store i64 %tmp_34_71, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2806" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6017">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1612" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge14.72

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="2807" st_id="232" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6020">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1623" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_73 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_73"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="2808" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6020">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1622" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_33_72 = sext i32 %tmp_32_72 to i64

]]></node>
<StgValue><ssdm name="tmp_33_72"/></StgValue>
</operation>

<operation id="2809" st_id="233" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6020">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1623" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_73 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_73"/></StgValue>
</operation>

<operation id="2810" st_id="233" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6020">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1624" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_34_72 = add nsw i64 %tmp_33_72, %arrayC_load_73

]]></node>
<StgValue><ssdm name="tmp_34_72"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="2811" st_id="234" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6020">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1625" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:9  store i64 %tmp_34_72, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2812" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6020">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1626" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge14.73

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="2813" st_id="235" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6023">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1637" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_74 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_74"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="2814" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6023">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1636" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_33_73 = sext i32 %tmp_32_73 to i64

]]></node>
<StgValue><ssdm name="tmp_33_73"/></StgValue>
</operation>

<operation id="2815" st_id="236" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6023">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1637" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_74 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_74"/></StgValue>
</operation>

<operation id="2816" st_id="236" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6023">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_34_73 = add nsw i64 %tmp_33_73, %arrayC_load_74

]]></node>
<StgValue><ssdm name="tmp_34_73"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="2817" st_id="237" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6023">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1639" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:9  store i64 %tmp_34_73, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2818" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6023">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1640" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge14.74

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="2819" st_id="238" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6026">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1651" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_75 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_75"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="2820" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6026">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1650" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_33_74 = sext i32 %tmp_32_74 to i64

]]></node>
<StgValue><ssdm name="tmp_33_74"/></StgValue>
</operation>

<operation id="2821" st_id="239" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6026">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1651" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_75 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_75"/></StgValue>
</operation>

<operation id="2822" st_id="239" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6026">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_34_74 = add nsw i64 %tmp_33_74, %arrayC_load_75

]]></node>
<StgValue><ssdm name="tmp_34_74"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="2823" st_id="240" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6026">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1653" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:9  store i64 %tmp_34_74, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2824" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6026">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1654" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge14.75

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="2825" st_id="241" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6029">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1665" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_76 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_76"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="2826" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6029">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1664" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_33_75 = sext i32 %tmp_32_75 to i64

]]></node>
<StgValue><ssdm name="tmp_33_75"/></StgValue>
</operation>

<operation id="2827" st_id="242" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6029">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1665" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_76 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_76"/></StgValue>
</operation>

<operation id="2828" st_id="242" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6029">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_34_75 = add nsw i64 %tmp_33_75, %arrayC_load_76

]]></node>
<StgValue><ssdm name="tmp_34_75"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="2829" st_id="243" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6029">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1667" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:9  store i64 %tmp_34_75, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2830" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6029">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1668" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge14.76

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="2831" st_id="244" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6032">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1679" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_77 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_77"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="2832" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6032">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1678" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_33_76 = sext i32 %tmp_32_76 to i64

]]></node>
<StgValue><ssdm name="tmp_33_76"/></StgValue>
</operation>

<operation id="2833" st_id="245" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6032">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1679" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_77 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_77"/></StgValue>
</operation>

<operation id="2834" st_id="245" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6032">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1680" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_34_76 = add nsw i64 %tmp_33_76, %arrayC_load_77

]]></node>
<StgValue><ssdm name="tmp_34_76"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="2835" st_id="246" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6032">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1681" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:9  store i64 %tmp_34_76, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2836" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6032">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1682" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge14.77

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="2837" st_id="247" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6035">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1693" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_78 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_78"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="2838" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6035">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1692" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_33_77 = sext i32 %tmp_32_77 to i64

]]></node>
<StgValue><ssdm name="tmp_33_77"/></StgValue>
</operation>

<operation id="2839" st_id="248" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6035">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1693" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_78 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_78"/></StgValue>
</operation>

<operation id="2840" st_id="248" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6035">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1694" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_34_77 = add nsw i64 %tmp_33_77, %arrayC_load_78

]]></node>
<StgValue><ssdm name="tmp_34_77"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="2841" st_id="249" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6035">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1695" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:9  store i64 %tmp_34_77, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2842" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6035">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1696" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge14.78

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="2843" st_id="250" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6038">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1707" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_79 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_79"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="2844" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6038">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1706" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_33_78 = sext i32 %tmp_32_78 to i64

]]></node>
<StgValue><ssdm name="tmp_33_78"/></StgValue>
</operation>

<operation id="2845" st_id="251" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6038">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1707" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_79 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_79"/></StgValue>
</operation>

<operation id="2846" st_id="251" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6038">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1708" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_34_78 = add nsw i64 %tmp_33_78, %arrayC_load_79

]]></node>
<StgValue><ssdm name="tmp_34_78"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="2847" st_id="252" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6038">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1709" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:9  store i64 %tmp_34_78, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2848" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6038">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1710" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge14.79

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="2849" st_id="253" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6041">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1721" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_80 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_80"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="2850" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6041">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1720" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_33_79 = sext i32 %tmp_32_79 to i64

]]></node>
<StgValue><ssdm name="tmp_33_79"/></StgValue>
</operation>

<operation id="2851" st_id="254" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6041">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1721" bw="64" op_0_bw="14">
<![CDATA[
:7  %arrayC_load_80 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_80"/></StgValue>
</operation>

<operation id="2852" st_id="254" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6041">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1722" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_34_79 = add nsw i64 %tmp_33_79, %arrayC_load_80

]]></node>
<StgValue><ssdm name="tmp_34_79"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="2853" st_id="255" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6041">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1723" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:9  store i64 %tmp_34_79, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2854" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6041">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1724" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge14.80

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="2855" st_id="256" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6044">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1734" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_81 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_81"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="2856" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6044">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1733" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_80 = sext i32 %tmp_32_80 to i64

]]></node>
<StgValue><ssdm name="tmp_33_80"/></StgValue>
</operation>

<operation id="2857" st_id="257" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6044">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1734" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_81 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_81"/></StgValue>
</operation>

<operation id="2858" st_id="257" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6044">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1735" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_80 = add nsw i64 %tmp_33_80, %arrayC_load_81

]]></node>
<StgValue><ssdm name="tmp_34_80"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="2859" st_id="258" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6044">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1736" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_80, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2860" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6044">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1737" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.81

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="2861" st_id="259" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6047">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1747" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_82 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_82"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="2862" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6047">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1746" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_81 = sext i32 %tmp_32_81 to i64

]]></node>
<StgValue><ssdm name="tmp_33_81"/></StgValue>
</operation>

<operation id="2863" st_id="260" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6047">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1747" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_82 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_82"/></StgValue>
</operation>

<operation id="2864" st_id="260" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6047">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1748" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_81 = add nsw i64 %tmp_33_81, %arrayC_load_82

]]></node>
<StgValue><ssdm name="tmp_34_81"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="2865" st_id="261" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6047">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1749" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_81, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2866" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6047">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1750" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.82

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="2867" st_id="262" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6050">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1760" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_83 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_83"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="2868" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6050">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1759" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_82 = sext i32 %tmp_32_82 to i64

]]></node>
<StgValue><ssdm name="tmp_33_82"/></StgValue>
</operation>

<operation id="2869" st_id="263" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6050">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1760" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_83 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_83"/></StgValue>
</operation>

<operation id="2870" st_id="263" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6050">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1761" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_82 = add nsw i64 %tmp_33_82, %arrayC_load_83

]]></node>
<StgValue><ssdm name="tmp_34_82"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="2871" st_id="264" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6050">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1762" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_82, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2872" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6050">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1763" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.83

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="2873" st_id="265" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6053">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1773" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_84 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_84"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="2874" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6053">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1772" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_83 = sext i32 %tmp_32_83 to i64

]]></node>
<StgValue><ssdm name="tmp_33_83"/></StgValue>
</operation>

<operation id="2875" st_id="266" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6053">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1773" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_84 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_84"/></StgValue>
</operation>

<operation id="2876" st_id="266" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6053">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_83 = add nsw i64 %tmp_33_83, %arrayC_load_84

]]></node>
<StgValue><ssdm name="tmp_34_83"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="2877" st_id="267" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6053">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1775" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_83, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2878" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6053">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1776" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.84

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="2879" st_id="268" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6056">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1786" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_85 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_85"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="2880" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6056">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1785" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_84 = sext i32 %tmp_32_84 to i64

]]></node>
<StgValue><ssdm name="tmp_33_84"/></StgValue>
</operation>

<operation id="2881" st_id="269" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6056">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1786" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_85 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_85"/></StgValue>
</operation>

<operation id="2882" st_id="269" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6056">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1787" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_84 = add nsw i64 %tmp_33_84, %arrayC_load_85

]]></node>
<StgValue><ssdm name="tmp_34_84"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="2883" st_id="270" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6056">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1788" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_84, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2884" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6056">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1789" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.85

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="2885" st_id="271" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6059">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1799" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_86 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_86"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="2886" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6059">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1798" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_85 = sext i32 %tmp_32_85 to i64

]]></node>
<StgValue><ssdm name="tmp_33_85"/></StgValue>
</operation>

<operation id="2887" st_id="272" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6059">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1799" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_86 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_86"/></StgValue>
</operation>

<operation id="2888" st_id="272" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6059">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1800" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_85 = add nsw i64 %tmp_33_85, %arrayC_load_86

]]></node>
<StgValue><ssdm name="tmp_34_85"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="2889" st_id="273" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6059">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1801" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_85, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2890" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6059">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1802" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.86

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="2891" st_id="274" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6062">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1812" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_87 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_87"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="2892" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6062">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1811" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_86 = sext i32 %tmp_32_86 to i64

]]></node>
<StgValue><ssdm name="tmp_33_86"/></StgValue>
</operation>

<operation id="2893" st_id="275" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6062">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1812" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_87 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_87"/></StgValue>
</operation>

<operation id="2894" st_id="275" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6062">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_86 = add nsw i64 %tmp_33_86, %arrayC_load_87

]]></node>
<StgValue><ssdm name="tmp_34_86"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="2895" st_id="276" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6062">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1814" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_86, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2896" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6062">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1815" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.87

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="2897" st_id="277" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6065">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1825" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_88 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_88"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="2898" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6065">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1824" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_87 = sext i32 %tmp_32_87 to i64

]]></node>
<StgValue><ssdm name="tmp_33_87"/></StgValue>
</operation>

<operation id="2899" st_id="278" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6065">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1825" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_88 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_88"/></StgValue>
</operation>

<operation id="2900" st_id="278" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6065">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1826" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_87 = add nsw i64 %tmp_33_87, %arrayC_load_88

]]></node>
<StgValue><ssdm name="tmp_34_87"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="2901" st_id="279" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6065">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1827" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_87, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2902" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6065">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1828" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.88

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="2903" st_id="280" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6068">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1838" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_89 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_89"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="2904" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6068">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1837" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_88 = sext i32 %tmp_32_88 to i64

]]></node>
<StgValue><ssdm name="tmp_33_88"/></StgValue>
</operation>

<operation id="2905" st_id="281" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6068">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1838" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_89 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_89"/></StgValue>
</operation>

<operation id="2906" st_id="281" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6068">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_88 = add nsw i64 %tmp_33_88, %arrayC_load_89

]]></node>
<StgValue><ssdm name="tmp_34_88"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="2907" st_id="282" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6068">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1840" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_88, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2908" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6068">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1841" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.89

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="2909" st_id="283" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6071">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1851" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_90 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_90"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="2910" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6071">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1850" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_89 = sext i32 %tmp_32_89 to i64

]]></node>
<StgValue><ssdm name="tmp_33_89"/></StgValue>
</operation>

<operation id="2911" st_id="284" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6071">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1851" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_90 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_90"/></StgValue>
</operation>

<operation id="2912" st_id="284" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6071">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1852" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_89 = add nsw i64 %tmp_33_89, %arrayC_load_90

]]></node>
<StgValue><ssdm name="tmp_34_89"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="2913" st_id="285" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6071">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1853" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_89, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2914" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6071">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1854" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.90

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="2915" st_id="286" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6074">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1864" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_91 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_91"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="2916" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6074">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1863" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_90 = sext i32 %tmp_32_90 to i64

]]></node>
<StgValue><ssdm name="tmp_33_90"/></StgValue>
</operation>

<operation id="2917" st_id="287" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6074">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1864" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_91 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_91"/></StgValue>
</operation>

<operation id="2918" st_id="287" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6074">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1865" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_90 = add nsw i64 %tmp_33_90, %arrayC_load_91

]]></node>
<StgValue><ssdm name="tmp_34_90"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="2919" st_id="288" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6074">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1866" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_90, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2920" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6074">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1867" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.91

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="2921" st_id="289" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6077">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1877" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_92 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_92"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="2922" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6077">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1876" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_91 = sext i32 %tmp_32_91 to i64

]]></node>
<StgValue><ssdm name="tmp_33_91"/></StgValue>
</operation>

<operation id="2923" st_id="290" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6077">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1877" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_92 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_92"/></StgValue>
</operation>

<operation id="2924" st_id="290" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6077">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1878" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_91 = add nsw i64 %tmp_33_91, %arrayC_load_92

]]></node>
<StgValue><ssdm name="tmp_34_91"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="2925" st_id="291" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6077">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1879" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_91, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2926" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6077">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1880" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.92

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="2927" st_id="292" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6080">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1890" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_93 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_93"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="2928" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6080">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1889" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_92 = sext i32 %tmp_32_92 to i64

]]></node>
<StgValue><ssdm name="tmp_33_92"/></StgValue>
</operation>

<operation id="2929" st_id="293" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6080">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1890" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_93 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_93"/></StgValue>
</operation>

<operation id="2930" st_id="293" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6080">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1891" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_92 = add nsw i64 %tmp_33_92, %arrayC_load_93

]]></node>
<StgValue><ssdm name="tmp_34_92"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="2931" st_id="294" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6080">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1892" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_92, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2932" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6080">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1893" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.93

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="2933" st_id="295" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6083">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1903" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_94 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_94"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="2934" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6083">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1902" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_93 = sext i32 %tmp_32_93 to i64

]]></node>
<StgValue><ssdm name="tmp_33_93"/></StgValue>
</operation>

<operation id="2935" st_id="296" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6083">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1903" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_94 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_94"/></StgValue>
</operation>

<operation id="2936" st_id="296" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6083">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1904" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_93 = add nsw i64 %tmp_33_93, %arrayC_load_94

]]></node>
<StgValue><ssdm name="tmp_34_93"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="2937" st_id="297" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6083">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1905" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_93, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2938" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6083">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1906" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.94

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="2939" st_id="298" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6086">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1916" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_95 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_95"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="2940" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6086">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1915" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_94 = sext i32 %tmp_32_94 to i64

]]></node>
<StgValue><ssdm name="tmp_33_94"/></StgValue>
</operation>

<operation id="2941" st_id="299" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6086">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1916" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_95 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_95"/></StgValue>
</operation>

<operation id="2942" st_id="299" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6086">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1917" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_94 = add nsw i64 %tmp_33_94, %arrayC_load_95

]]></node>
<StgValue><ssdm name="tmp_34_94"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="2943" st_id="300" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6086">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1918" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_94, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2944" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6086">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1919" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.95

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="2945" st_id="301" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6089">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1929" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_96 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_96"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="2946" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6089">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1928" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_95 = sext i32 %tmp_32_95 to i64

]]></node>
<StgValue><ssdm name="tmp_33_95"/></StgValue>
</operation>

<operation id="2947" st_id="302" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6089">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1929" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_96 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_96"/></StgValue>
</operation>

<operation id="2948" st_id="302" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6089">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1930" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_95 = add nsw i64 %arrayC_load_96, %tmp_33_95

]]></node>
<StgValue><ssdm name="tmp_34_95"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="2949" st_id="303" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6089">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1931" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_95, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2950" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6089">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1932" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.96

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="2951" st_id="304" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6092">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1942" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_97 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_97"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="2952" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6092">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1941" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_96 = sext i32 %tmp_32_96 to i64

]]></node>
<StgValue><ssdm name="tmp_33_96"/></StgValue>
</operation>

<operation id="2953" st_id="305" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6092">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1942" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_97 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_97"/></StgValue>
</operation>

<operation id="2954" st_id="305" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6092">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_96 = add nsw i64 %tmp_33_96, %arrayC_load_97

]]></node>
<StgValue><ssdm name="tmp_34_96"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="2955" st_id="306" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6092">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1944" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_96, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2956" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6092">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1945" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.97

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="307" st_id="307">
</state>

<state id="308" st_id="308">
</state>

<state id="309" st_id="309">

<operation id="2957" st_id="309" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6095">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1955" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_98 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_98"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="2958" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6095">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1954" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_97 = sext i32 %tmp_32_97 to i64

]]></node>
<StgValue><ssdm name="tmp_33_97"/></StgValue>
</operation>

<operation id="2959" st_id="310" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6095">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1955" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_98 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_98"/></StgValue>
</operation>

<operation id="2960" st_id="310" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6095">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1956" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_97 = add nsw i64 %tmp_33_97, %arrayC_load_98

]]></node>
<StgValue><ssdm name="tmp_34_97"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">
</state>

<state id="312" st_id="312">

<operation id="2961" st_id="312" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6095">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1957" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_97, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2962" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6095">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1958" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.98

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="2963" st_id="313" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6098">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1968" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_99 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_99"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="2964" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6098">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1967" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_33_98 = sext i32 %tmp_32_98 to i64

]]></node>
<StgValue><ssdm name="tmp_33_98"/></StgValue>
</operation>

<operation id="2965" st_id="314" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6098">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1968" bw="64" op_0_bw="14">
<![CDATA[
:6  %arrayC_load_99 = load i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name="arrayC_load_99"/></StgValue>
</operation>

<operation id="2966" st_id="314" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6098">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1969" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_34_98 = add nsw i64 %tmp_33_98, %arrayC_load_99

]]></node>
<StgValue><ssdm name="tmp_34_98"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">
</state>

<state id="316" st_id="316">
</state>

<state id="317" st_id="317">
</state>

<state id="318" st_id="318">
</state>

<state id="319" st_id="319">
</state>

<state id="320" st_id="320">
</state>

<state id="321" st_id="321">
</state>

<state id="322" st_id="322">
</state>

<state id="323" st_id="323">
</state>

<state id="324" st_id="324">
</state>

<state id="325" st_id="325">
</state>

<state id="326" st_id="326">
</state>

<state id="327" st_id="327">
</state>

<state id="328" st_id="328">
</state>

<state id="329" st_id="329">
</state>

<state id="330" st_id="330">
</state>

<state id="331" st_id="331">
</state>

<state id="332" st_id="332">
</state>

<state id="333" st_id="333">
</state>

<state id="334" st_id="334">
</state>

<state id="335" st_id="335">
</state>

<state id="336" st_id="336">
</state>

<state id="337" st_id="337">
</state>

<state id="338" st_id="338">
</state>

<state id="339" st_id="339">
</state>

<state id="340" st_id="340">
</state>

<state id="341" st_id="341">
</state>

<state id="342" st_id="342">
</state>

<state id="343" st_id="343">
</state>

<state id="344" st_id="344">
</state>

<state id="345" st_id="345">
</state>

<state id="346" st_id="346">
</state>

<state id="347" st_id="347">
</state>

<state id="348" st_id="348">
</state>

<state id="349" st_id="349">
</state>

<state id="350" st_id="350">
</state>

<state id="351" st_id="351">
</state>

<state id="352" st_id="352">
</state>

<state id="353" st_id="353">
</state>

<state id="354" st_id="354">
</state>

<state id="355" st_id="355">
</state>

<state id="356" st_id="356">
</state>

<state id="357" st_id="357">
</state>

<state id="358" st_id="358">
</state>

<state id="359" st_id="359">
</state>

<state id="360" st_id="360">
</state>

<state id="361" st_id="361">
</state>

<state id="362" st_id="362">
</state>

<state id="363" st_id="363">
</state>

<state id="364" st_id="364">
</state>

<state id="365" st_id="365">
</state>

<state id="366" st_id="366">
</state>

<state id="367" st_id="367">
</state>

<state id="368" st_id="368">
</state>

<state id="369" st_id="369">
</state>

<state id="370" st_id="370">
</state>

<state id="371" st_id="371">
</state>

<state id="372" st_id="372">
</state>

<state id="373" st_id="373">
</state>

<state id="374" st_id="374">
</state>

<state id="375" st_id="375">
</state>

<state id="376" st_id="376">
</state>

<state id="377" st_id="377">
</state>

<state id="378" st_id="378">
</state>

<state id="379" st_id="379">
</state>

<state id="380" st_id="380">
</state>

<state id="381" st_id="381">
</state>

<state id="382" st_id="382">
</state>

<state id="383" st_id="383">
</state>

<state id="384" st_id="384">
</state>

<state id="385" st_id="385">
</state>

<state id="386" st_id="386">
</state>

<state id="387" st_id="387">
</state>

<state id="388" st_id="388">
</state>

<state id="389" st_id="389">
</state>

<state id="390" st_id="390">
</state>

<state id="391" st_id="391">
</state>

<state id="392" st_id="392">
</state>

<state id="393" st_id="393">
</state>

<state id="394" st_id="394">
</state>

<state id="395" st_id="395">
</state>

<state id="396" st_id="396">
</state>

<state id="397" st_id="397">
</state>

<state id="398" st_id="398">
</state>

<state id="399" st_id="399">
</state>

<state id="400" st_id="400">
</state>

<state id="401" st_id="401">
</state>

<state id="402" st_id="402">
</state>

<state id="403" st_id="403">
</state>

<state id="404" st_id="404">
</state>

<state id="405" st_id="405">
</state>

<state id="406" st_id="406">
</state>

<state id="407" st_id="407">
</state>

<state id="408" st_id="408">
</state>

<state id="409" st_id="409">
</state>

<state id="410" st_id="410">

<operation id="2967" st_id="410" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6098">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1970" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store i64 %tmp_34_98, i64* %arrayC_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2968" st_id="410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6098">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_30_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1971" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.99

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="411" st_id="411">

<operation id="2969" st_id="411" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1979" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader.preheader:0  %indvar_flatten2 = phi i14 [ %indvar_flatten_next1, %._crit_edge15 ], [ 0, %4 ]

]]></node>
<StgValue><ssdm name="indvar_flatten2"/></StgValue>
</operation>

<operation id="2970" st_id="411" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1980" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader.preheader:1  %i_2 = phi i7 [ %i_2_mid2, %._crit_edge15 ], [ 0, %4 ]

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="2971" st_id="411" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1981" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader.preheader:2  %j_2 = phi i7 [ %j_4, %._crit_edge15 ], [ 0, %4 ]

]]></node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="2972" st_id="411" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1982" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader:3  %exitcond_flatten2 = icmp eq i14 %indvar_flatten2, -6384

]]></node>
<StgValue><ssdm name="exitcond_flatten2"/></StgValue>
</operation>

<operation id="2973" st_id="411" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1983" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader:4  %indvar_flatten_next1 = add i14 %indvar_flatten2, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="2974" st_id="411" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1984" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:5  br i1 %exitcond_flatten2, label %.loopexit, label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2975" st_id="411" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5277">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1988" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:2  %exitcond2 = icmp eq i7 %j_2, -28

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="2976" st_id="411" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5277">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1989" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader:3  %j_2_mid2 = select i1 %exitcond2, i7 0, i7 %j_2

]]></node>
<StgValue><ssdm name="j_2_mid2"/></StgValue>
</operation>

<operation id="2977" st_id="411" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5277">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1990" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:4  %i_4 = add i7 %i_2, 1

]]></node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="2978" st_id="411" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5277">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1991" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader:5  %i_2_mid2 = select i1 %exitcond2, i7 %i_4, i7 %i_2

]]></node>
<StgValue><ssdm name="i_2_mid2"/></StgValue>
</operation>

<operation id="2979" st_id="411" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5277">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1992" bw="32" op_0_bw="7">
<![CDATA[
.preheader:6  %i_2_cast4 = zext i7 %i_2_mid2 to i32

]]></node>
<StgValue><ssdm name="i_2_cast4"/></StgValue>
</operation>

<operation id="2980" st_id="411" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5277">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1994" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:8  %tmp_15 = icmp ult i32 %i_2_cast4, %mC_read

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="2981" st_id="411" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5277">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1995" bw="32" op_0_bw="7">
<![CDATA[
.preheader:9  %j_2_cast2 = zext i7 %j_2_mid2 to i32

]]></node>
<StgValue><ssdm name="j_2_cast2"/></StgValue>
</operation>

<operation id="2982" st_id="411" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5277">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1998" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader:12  %tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str8) nounwind

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="2983" st_id="411" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5277">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2000" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:14  %tmp_25 = icmp ult i32 %j_2_cast2, %nC_read

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="2984" st_id="411" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5277">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:15  %tmp_26 = and i1 %tmp_15, %tmp_25

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="2985" st_id="411" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5277">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2002" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:16  br i1 %tmp_26, label %106, label %._crit_edge15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2986" st_id="411" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6202">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2012" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge15:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str8, i32 %tmp_34) nounwind

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="2987" st_id="411" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6202">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2013" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge15:1  %j_4 = add i7 %j_2_mid2, 1

]]></node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="2988" st_id="411" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6202">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2014" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge15:2  br label %.preheader.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="412" st_id="412">

<operation id="2989" st_id="412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5277">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1986" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader:0  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @str3)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2990" st_id="412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5277">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1987" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:1  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10000, i64 10000, i64 10000) nounwind

]]></node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="2991" st_id="412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5277">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1993" bw="14" op_0_bw="7">
<![CDATA[
.preheader:7  %i_2_cast4_cast = zext i7 %i_2_mid2 to i14

]]></node>
<StgValue><ssdm name="i_2_cast4_cast"/></StgValue>
</operation>

<operation id="2992" st_id="412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5277">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1996" bw="14" op_0_bw="7">
<![CDATA[
.preheader:10  %j_2_cast2_cast = zext i7 %j_2_mid2 to i14

]]></node>
<StgValue><ssdm name="j_2_cast2_cast"/></StgValue>
</operation>

<operation id="2993" st_id="412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5277">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1997" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader:11  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str8) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2994" st_id="412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5277">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1999" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.preheader:13  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2995" st_id="412" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6203">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2004" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %p_addr104 = mul i14 %i_2_cast4_cast, 100

]]></node>
<StgValue><ssdm name="p_addr104"/></StgValue>
</operation>

<operation id="2996" st_id="412" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6203">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2005" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %p_addr105 = add i14 %j_2_cast2_cast, %p_addr104

]]></node>
<StgValue><ssdm name="p_addr105"/></StgValue>
</operation>

<operation id="2997" st_id="412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6203">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2006" bw="64" op_0_bw="14">
<![CDATA[
:2  %tmp_132 = zext i14 %p_addr105 to i64

]]></node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="2998" st_id="412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6203">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2007" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayC_addr_2 = getelementptr [10000 x i64]* %arrayC, i64 0, i64 %tmp_132

]]></node>
<StgValue><ssdm name="arrayC_addr_2"/></StgValue>
</operation>

<operation id="2999" st_id="412" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6203">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2008" bw="64" op_0_bw="14">
<![CDATA[
:4  %arrayC_load = load i64* %arrayC_addr_2, align 8

]]></node>
<StgValue><ssdm name="arrayC_load"/></StgValue>
</operation>
</state>

<state id="413" st_id="413">

<operation id="3000" st_id="413" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6203">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2008" bw="64" op_0_bw="14">
<![CDATA[
:4  %arrayC_load = load i64* %arrayC_addr_2, align 8

]]></node>
<StgValue><ssdm name="arrayC_load"/></StgValue>
</operation>

<operation id="3001" st_id="413" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6203">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2009" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  call void @_ssdm_op_Write.ap_fifo.i64P(i64* %C, i64 %arrayC_load) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3002" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6203">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2010" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="414" st_id="414">

<operation id="3003" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2016" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
