Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov 14 11:42:10 2024
| Host         : CS152A-04 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stopwatch_control_sets_placed.rpt
| Design       : stopwatch
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            1 |
|      8 |            2 |
|     10 |            1 |
|     12 |            1 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             206 |           28 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              28 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+----------------------------+--------------------------------------+------------------+----------------+
|       Clock Signal       |        Enable Signal       |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+--------------------------+----------------------------+--------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG           |                            |                                      |                3 |              6 |
|  divider/clk_2hz         |                            |                                      |                1 |              8 |
|  button_last_reg_i_1_n_0 |                            | divider/SR[0]                        |                1 |              8 |
|  button_last_reg_i_1_n_0 |                            | display/digit_to_display_reg_n_0_[3] |                1 |             10 |
|  divider/clk_2hz         | divider/E[0]               | counter/reset_state                  |                2 |             12 |
|  divider/clk_2hz         | counter/min_cnt[7]_i_2_n_0 | counter/min_cnt[7]_i_1_n_0           |                4 |             16 |
|  button_last_reg_i_1_n_0 |                            | db_pause/counter[8]_i_1__0_n_0       |                3 |             18 |
|  button_last_reg_i_1_n_0 |                            | db_rst/counter[8]_i_1_n_0            |                3 |             18 |
|  button_last_reg_i_1_n_0 |                            |                                      |                5 |             24 |
|  clk_IBUF_BUFG           |                            | divider/ticks_5000                   |                6 |             42 |
|  clk_IBUF_BUFG           |                            | divider/ticks_10                     |                7 |             54 |
|  clk_IBUF_BUFG           |                            | divider/ticks_20                     |                7 |             56 |
+--------------------------+----------------------------+--------------------------------------+------------------+----------------+


