Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Dec 10 15:26:58 2024
| Host         : PC running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     703         
LUTAR-1    Warning           LUT drives async reset alert    4           
TIMING-20  Warning           Non-clocked latch               45          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1143)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1733)
5. checking no_input_delay (8)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1143)
---------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: P15 (HIGH)

 There are 255 register/latch pins with no clock driven by root clock pin: P17 (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: P4 (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: P5 (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: button_touch_length_checker_1/whether_long_touch_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: button_touch_length_checker_1/whether_short_touch_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_2/button_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_4/button_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/left_right_signal_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/process_begin_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/next_state_machine_1/state_in_edit_state_next_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/next_state_machine_1/state_in_edit_state_next_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/next_state_machine_1/state_in_edit_state_next_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/right_left_signal_1/current_time_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/right_left_signal_1/current_time_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/right_left_signal_1/current_time_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/right_left_signal_1/current_time_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/right_left_signal_1/current_time_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/right_left_signal_1/current_time_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/right_left_signal_1/left_right_signal_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/right_left_signal_1/process_begin_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/scan_seg_1/clkout_reg/Q (HIGH)

 There are 148 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/standard_clock_generator_edit_1/standard_clock_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_in_edit_state_reg[0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_in_edit_state_reg[1]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_in_edit_state_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[9]/Q (HIGH)

 There are 297 register/latch pins with no clock driven by root clock pin: standard_clock_generator_60_1/nolabel_line31/standard_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1733)
---------------------------------------------------
 There are 1733 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1771          inf        0.000                      0                 1771           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1771 Endpoints
Min Delay          1771 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_state_switcher_1/strong_standby_timer_standard_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_4_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.872ns  (logic 9.752ns (32.646%)  route 20.120ns (67.354%))
  Logic Levels:           31  (CARRY4=17 FDCE=1 LUT1=2 LUT2=3 LUT3=2 LUT4=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDCE                         0.000     0.000 r  main_state_switcher_1/strong_standby_timer_standard_reg[10]/C
    SLICE_X47Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_state_switcher_1/strong_standby_timer_standard_reg[10]/Q
                         net (fo=54, routed)          4.318     4.774    main_state_switcher_1/second_time_switcher_for_strong_standby/Q[10]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.898 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_131/O
                         net (fo=1, routed)           0.000     4.898    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_131_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     5.146 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_69/O[2]
                         net (fo=37, routed)          3.048     8.194    main_state_switcher_1/second_time_switcher_for_strong_standby/total_seconds00_out[10]
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.302     8.496 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_527/O
                         net (fo=1, routed)           0.474     8.970    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_527_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.496 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_456/CO[3]
                         net (fo=1, routed)           0.000     9.496    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_456_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.610 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_382/CO[3]
                         net (fo=1, routed)           0.000     9.610    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_382_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.923 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_300/O[3]
                         net (fo=3, routed)           1.000    10.923    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_300_n_4
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.306    11.229 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_245/O
                         net (fo=1, routed)           0.797    12.026    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_245_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.533 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_179/CO[3]
                         net (fo=1, routed)           0.001    12.534    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_179_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.868 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_135/O[1]
                         net (fo=3, routed)           0.813    13.680    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_135_n_6
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.303    13.983 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_185/O
                         net (fo=1, routed)           0.000    13.983    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_185_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    14.527 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_134/O[2]
                         net (fo=1, routed)           0.837    15.364    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_134_n_5
    SLICE_X44Y50         LUT2 (Prop_lut2_I1_O)        0.301    15.665 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_70/O
                         net (fo=1, routed)           0.000    15.665    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_70_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.066 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.066    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_17_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.288 f  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_124/O[0]
                         net (fo=1, routed)           0.714    17.002    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_124_n_7
    SLICE_X47Y53         LUT1 (Prop_lut1_I0_O)        0.299    17.301 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_67/O
                         net (fo=1, routed)           0.000    17.301    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_67_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    17.665 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_16/CO[0]
                         net (fo=44, routed)          0.947    18.612    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_16_n_3
    SLICE_X46Y52         LUT4 (Prop_lut4_I1_O)        0.373    18.985 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_85/O
                         net (fo=1, routed)           0.000    18.985    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_85_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.518 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.518    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_20_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.635 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.635    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_5_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.958 f  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3_reg[2]_i_25/O[1]
                         net (fo=8, routed)           1.612    21.570    main_state_switcher_1/second_time_switcher_for_strong_standby/content_3_reg[2]_i_25_n_6
    SLICE_X46Y49         LUT1 (Prop_lut1_I0_O)        0.306    21.876 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_195/O
                         net (fo=1, routed)           0.000    21.876    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_195_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.256 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_136/CO[3]
                         net (fo=1, routed)           0.001    22.257    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_136_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.476 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_74/O[0]
                         net (fo=3, routed)           1.150    23.626    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_74_n_7
    SLICE_X47Y49         LUT4 (Prop_lut4_I0_O)        0.295    23.921 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_145/O
                         net (fo=1, routed)           0.538    24.459    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_145_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.985 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    24.985    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_77_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.256 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_19/CO[0]
                         net (fo=3, routed)           0.833    26.089    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_19_n_3
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.373    26.462 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[2]_i_26/O
                         net (fo=5, routed)           0.663    27.125    main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[2]_i_26_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I4_O)        0.124    27.249 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[3]_i_21/O
                         net (fo=1, routed)           1.404    28.653    main_state_switcher_1/second_time_switcher_for_clock/strong_standby_minute_1[1]
    SLICE_X46Y39         LUT6 (Prop_lut6_I3_O)        0.124    28.777 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[3]_i_6/O
                         net (fo=1, routed)           0.971    29.748    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[3]_2
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124    29.872 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[3]_i_1/O
                         net (fo=1, routed)           0.000    29.872    main_state_switcher_1/content_4[3]
    SLICE_X46Y37         FDRE                                         r  main_state_switcher_1/content_4_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/strong_standby_timer_standard_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_4_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.640ns  (logic 9.752ns (32.901%)  route 19.888ns (67.099%))
  Logic Levels:           31  (CARRY4=17 FDCE=1 LUT1=2 LUT2=3 LUT3=2 LUT4=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDCE                         0.000     0.000 r  main_state_switcher_1/strong_standby_timer_standard_reg[10]/C
    SLICE_X47Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_state_switcher_1/strong_standby_timer_standard_reg[10]/Q
                         net (fo=54, routed)          4.318     4.774    main_state_switcher_1/second_time_switcher_for_strong_standby/Q[10]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.898 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_131/O
                         net (fo=1, routed)           0.000     4.898    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_131_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     5.146 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_69/O[2]
                         net (fo=37, routed)          3.048     8.194    main_state_switcher_1/second_time_switcher_for_strong_standby/total_seconds00_out[10]
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.302     8.496 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_527/O
                         net (fo=1, routed)           0.474     8.970    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_527_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.496 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_456/CO[3]
                         net (fo=1, routed)           0.000     9.496    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_456_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.610 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_382/CO[3]
                         net (fo=1, routed)           0.000     9.610    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_382_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.923 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_300/O[3]
                         net (fo=3, routed)           1.000    10.923    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_300_n_4
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.306    11.229 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_245/O
                         net (fo=1, routed)           0.797    12.026    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_245_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.533 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_179/CO[3]
                         net (fo=1, routed)           0.001    12.534    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_179_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.868 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_135/O[1]
                         net (fo=3, routed)           0.813    13.680    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_135_n_6
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.303    13.983 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_185/O
                         net (fo=1, routed)           0.000    13.983    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_185_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    14.527 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_134/O[2]
                         net (fo=1, routed)           0.837    15.364    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_134_n_5
    SLICE_X44Y50         LUT2 (Prop_lut2_I1_O)        0.301    15.665 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_70/O
                         net (fo=1, routed)           0.000    15.665    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_70_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.066 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.066    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_17_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.288 f  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_124/O[0]
                         net (fo=1, routed)           0.714    17.002    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_124_n_7
    SLICE_X47Y53         LUT1 (Prop_lut1_I0_O)        0.299    17.301 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_67/O
                         net (fo=1, routed)           0.000    17.301    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_67_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    17.665 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_16/CO[0]
                         net (fo=44, routed)          0.947    18.612    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_16_n_3
    SLICE_X46Y52         LUT4 (Prop_lut4_I1_O)        0.373    18.985 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_85/O
                         net (fo=1, routed)           0.000    18.985    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_85_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.518 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.518    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_20_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.635 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.635    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_5_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.958 f  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3_reg[2]_i_25/O[1]
                         net (fo=8, routed)           1.612    21.570    main_state_switcher_1/second_time_switcher_for_strong_standby/content_3_reg[2]_i_25_n_6
    SLICE_X46Y49         LUT1 (Prop_lut1_I0_O)        0.306    21.876 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_195/O
                         net (fo=1, routed)           0.000    21.876    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_195_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.256 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_136/CO[3]
                         net (fo=1, routed)           0.001    22.257    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_136_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.476 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_74/O[0]
                         net (fo=3, routed)           1.150    23.626    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_74_n_7
    SLICE_X47Y49         LUT4 (Prop_lut4_I0_O)        0.295    23.921 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_145/O
                         net (fo=1, routed)           0.538    24.459    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_145_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.985 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    24.985    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_77_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.256 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_19/CO[0]
                         net (fo=3, routed)           0.833    26.089    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_19_n_3
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.373    26.462 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[2]_i_26/O
                         net (fo=5, routed)           0.532    26.994    main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[2]_i_26_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I5_O)        0.124    27.118 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[0]_i_18/O
                         net (fo=2, routed)           1.554    28.672    main_state_switcher_1/second_time_switcher_for_strong_standby/strong_standby_minute_0[0]
    SLICE_X46Y39         LUT6 (Prop_lut6_I0_O)        0.124    28.796 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_7/O
                         net (fo=1, routed)           0.720    29.516    main_state_switcher_1/second_time_switcher_for_self_clean_edit/content_4_reg[1]_3
    SLICE_X45Y38         LUT6 (Prop_lut6_I5_O)        0.124    29.640 r  main_state_switcher_1/second_time_switcher_for_self_clean_edit/content_4[1]_i_1/O
                         net (fo=1, routed)           0.000    29.640    main_state_switcher_1/content_4[1]
    SLICE_X45Y38         FDRE                                         r  main_state_switcher_1/content_4_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/strong_standby_timer_standard_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_3_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.546ns  (logic 9.752ns (33.006%)  route 19.794ns (66.994%))
  Logic Levels:           31  (CARRY4=17 FDCE=1 LUT1=2 LUT2=3 LUT3=2 LUT4=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDCE                         0.000     0.000 r  main_state_switcher_1/strong_standby_timer_standard_reg[10]/C
    SLICE_X47Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_state_switcher_1/strong_standby_timer_standard_reg[10]/Q
                         net (fo=54, routed)          4.318     4.774    main_state_switcher_1/second_time_switcher_for_strong_standby/Q[10]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.898 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_131/O
                         net (fo=1, routed)           0.000     4.898    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_131_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     5.146 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_69/O[2]
                         net (fo=37, routed)          3.048     8.194    main_state_switcher_1/second_time_switcher_for_strong_standby/total_seconds00_out[10]
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.302     8.496 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_527/O
                         net (fo=1, routed)           0.474     8.970    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_527_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.496 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_456/CO[3]
                         net (fo=1, routed)           0.000     9.496    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_456_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.610 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_382/CO[3]
                         net (fo=1, routed)           0.000     9.610    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_382_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.923 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_300/O[3]
                         net (fo=3, routed)           1.000    10.923    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_300_n_4
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.306    11.229 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_245/O
                         net (fo=1, routed)           0.797    12.026    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_245_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.533 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_179/CO[3]
                         net (fo=1, routed)           0.001    12.534    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_179_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.868 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_135/O[1]
                         net (fo=3, routed)           0.813    13.680    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_135_n_6
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.303    13.983 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_185/O
                         net (fo=1, routed)           0.000    13.983    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_185_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    14.527 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_134/O[2]
                         net (fo=1, routed)           0.837    15.364    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_134_n_5
    SLICE_X44Y50         LUT2 (Prop_lut2_I1_O)        0.301    15.665 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_70/O
                         net (fo=1, routed)           0.000    15.665    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_70_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.066 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.066    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_17_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.288 f  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_124/O[0]
                         net (fo=1, routed)           0.714    17.002    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_124_n_7
    SLICE_X47Y53         LUT1 (Prop_lut1_I0_O)        0.299    17.301 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_67/O
                         net (fo=1, routed)           0.000    17.301    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_67_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    17.665 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_16/CO[0]
                         net (fo=44, routed)          0.947    18.612    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_16_n_3
    SLICE_X46Y52         LUT4 (Prop_lut4_I1_O)        0.373    18.985 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_85/O
                         net (fo=1, routed)           0.000    18.985    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_85_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.518 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.518    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_20_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.635 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.635    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_5_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.958 f  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3_reg[2]_i_25/O[1]
                         net (fo=8, routed)           1.612    21.570    main_state_switcher_1/second_time_switcher_for_strong_standby/content_3_reg[2]_i_25_n_6
    SLICE_X46Y49         LUT1 (Prop_lut1_I0_O)        0.306    21.876 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_195/O
                         net (fo=1, routed)           0.000    21.876    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_195_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.256 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_136/CO[3]
                         net (fo=1, routed)           0.001    22.257    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_136_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.476 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_74/O[0]
                         net (fo=3, routed)           1.150    23.626    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_74_n_7
    SLICE_X47Y49         LUT4 (Prop_lut4_I0_O)        0.295    23.921 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_145/O
                         net (fo=1, routed)           0.538    24.459    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_145_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.985 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    24.985    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_77_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.256 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_19/CO[0]
                         net (fo=3, routed)           0.833    26.089    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_19_n_3
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.373    26.462 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[2]_i_26/O
                         net (fo=5, routed)           0.750    27.212    main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[2]_i_26_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I3_O)        0.124    27.336 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[2]_i_10/O
                         net (fo=1, routed)           1.412    28.748    main_state_switcher_1/second_time_switcher_for_clock/strong_standby_minute_0[2]
    SLICE_X46Y42         LUT6 (Prop_lut6_I5_O)        0.124    28.872 r  main_state_switcher_1/second_time_switcher_for_clock/content_3[2]_i_2/O
                         net (fo=1, routed)           0.550    29.422    main_state_switcher_1/second_time_switcher_for_clock/content_3[2]_i_2_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I0_O)        0.124    29.546 r  main_state_switcher_1/second_time_switcher_for_clock/content_3[2]_i_1/O
                         net (fo=1, routed)           0.000    29.546    main_state_switcher_1/content_3[2]
    SLICE_X45Y41         FDRE                                         r  main_state_switcher_1/content_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/strong_standby_timer_standard_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_3_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.328ns  (logic 9.752ns (33.251%)  route 19.576ns (66.749%))
  Logic Levels:           31  (CARRY4=17 FDCE=1 LUT1=2 LUT2=3 LUT3=2 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDCE                         0.000     0.000 r  main_state_switcher_1/strong_standby_timer_standard_reg[10]/C
    SLICE_X47Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_state_switcher_1/strong_standby_timer_standard_reg[10]/Q
                         net (fo=54, routed)          4.318     4.774    main_state_switcher_1/second_time_switcher_for_strong_standby/Q[10]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.898 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_131/O
                         net (fo=1, routed)           0.000     4.898    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_131_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     5.146 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_69/O[2]
                         net (fo=37, routed)          3.048     8.194    main_state_switcher_1/second_time_switcher_for_strong_standby/total_seconds00_out[10]
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.302     8.496 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_527/O
                         net (fo=1, routed)           0.474     8.970    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_527_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.496 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_456/CO[3]
                         net (fo=1, routed)           0.000     9.496    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_456_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.610 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_382/CO[3]
                         net (fo=1, routed)           0.000     9.610    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_382_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.923 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_300/O[3]
                         net (fo=3, routed)           1.000    10.923    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_300_n_4
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.306    11.229 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_245/O
                         net (fo=1, routed)           0.797    12.026    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_245_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.533 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_179/CO[3]
                         net (fo=1, routed)           0.001    12.534    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_179_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.868 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_135/O[1]
                         net (fo=3, routed)           0.813    13.680    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_135_n_6
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.303    13.983 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_185/O
                         net (fo=1, routed)           0.000    13.983    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_185_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    14.527 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_134/O[2]
                         net (fo=1, routed)           0.837    15.364    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_134_n_5
    SLICE_X44Y50         LUT2 (Prop_lut2_I1_O)        0.301    15.665 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_70/O
                         net (fo=1, routed)           0.000    15.665    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_70_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.066 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.066    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_17_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.288 f  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_124/O[0]
                         net (fo=1, routed)           0.714    17.002    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_124_n_7
    SLICE_X47Y53         LUT1 (Prop_lut1_I0_O)        0.299    17.301 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_67/O
                         net (fo=1, routed)           0.000    17.301    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_67_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    17.665 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_16/CO[0]
                         net (fo=44, routed)          0.947    18.612    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_16_n_3
    SLICE_X46Y52         LUT4 (Prop_lut4_I1_O)        0.373    18.985 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_85/O
                         net (fo=1, routed)           0.000    18.985    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_85_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.518 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.518    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_20_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.635 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.635    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_5_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.958 f  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3_reg[2]_i_25/O[1]
                         net (fo=8, routed)           1.612    21.570    main_state_switcher_1/second_time_switcher_for_strong_standby/content_3_reg[2]_i_25_n_6
    SLICE_X46Y49         LUT1 (Prop_lut1_I0_O)        0.306    21.876 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_195/O
                         net (fo=1, routed)           0.000    21.876    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_195_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.256 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_136/CO[3]
                         net (fo=1, routed)           0.001    22.257    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_136_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.476 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_74/O[0]
                         net (fo=3, routed)           1.150    23.626    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_74_n_7
    SLICE_X47Y49         LUT4 (Prop_lut4_I0_O)        0.295    23.921 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_145/O
                         net (fo=1, routed)           0.538    24.459    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_145_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.985 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    24.985    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_77_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.256 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_19/CO[0]
                         net (fo=3, routed)           0.833    26.089    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_19_n_3
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.373    26.462 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[2]_i_26/O
                         net (fo=5, routed)           0.745    27.207    main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[2]_i_26_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I4_O)        0.124    27.331 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[1]_i_16/O
                         net (fo=1, routed)           1.355    28.686    main_state_switcher_1/second_time_switcher_for_clock/strong_standby_minute_0[1]
    SLICE_X47Y38         LUT6 (Prop_lut6_I3_O)        0.124    28.810 r  main_state_switcher_1/second_time_switcher_for_clock/content_3[1]_i_5/O
                         net (fo=1, routed)           0.394    29.204    main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[1]_1
    SLICE_X45Y38         LUT5 (Prop_lut5_I4_O)        0.124    29.328 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[1]_i_1/O
                         net (fo=1, routed)           0.000    29.328    main_state_switcher_1/content_3[1]
    SLICE_X45Y38         FDRE                                         r  main_state_switcher_1/content_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/strong_standby_timer_standard_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_3_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.056ns  (logic 9.752ns (33.563%)  route 19.304ns (66.437%))
  Logic Levels:           31  (CARRY4=17 FDCE=1 LUT1=2 LUT2=3 LUT3=2 LUT4=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDCE                         0.000     0.000 r  main_state_switcher_1/strong_standby_timer_standard_reg[10]/C
    SLICE_X47Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_state_switcher_1/strong_standby_timer_standard_reg[10]/Q
                         net (fo=54, routed)          4.318     4.774    main_state_switcher_1/second_time_switcher_for_strong_standby/Q[10]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.898 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_131/O
                         net (fo=1, routed)           0.000     4.898    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_131_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     5.146 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_69/O[2]
                         net (fo=37, routed)          3.048     8.194    main_state_switcher_1/second_time_switcher_for_strong_standby/total_seconds00_out[10]
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.302     8.496 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_527/O
                         net (fo=1, routed)           0.474     8.970    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_527_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.496 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_456/CO[3]
                         net (fo=1, routed)           0.000     9.496    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_456_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.610 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_382/CO[3]
                         net (fo=1, routed)           0.000     9.610    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_382_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.923 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_300/O[3]
                         net (fo=3, routed)           1.000    10.923    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_300_n_4
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.306    11.229 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_245/O
                         net (fo=1, routed)           0.797    12.026    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_245_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.533 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_179/CO[3]
                         net (fo=1, routed)           0.001    12.534    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_179_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.868 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_135/O[1]
                         net (fo=3, routed)           0.813    13.680    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_135_n_6
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.303    13.983 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_185/O
                         net (fo=1, routed)           0.000    13.983    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_185_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    14.527 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_134/O[2]
                         net (fo=1, routed)           0.837    15.364    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_134_n_5
    SLICE_X44Y50         LUT2 (Prop_lut2_I1_O)        0.301    15.665 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_70/O
                         net (fo=1, routed)           0.000    15.665    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_70_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.066 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.066    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_17_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.288 f  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_124/O[0]
                         net (fo=1, routed)           0.714    17.002    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_124_n_7
    SLICE_X47Y53         LUT1 (Prop_lut1_I0_O)        0.299    17.301 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_67/O
                         net (fo=1, routed)           0.000    17.301    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_67_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    17.665 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_16/CO[0]
                         net (fo=44, routed)          0.947    18.612    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_16_n_3
    SLICE_X46Y52         LUT4 (Prop_lut4_I1_O)        0.373    18.985 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_85/O
                         net (fo=1, routed)           0.000    18.985    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_85_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.518 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.518    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_20_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.635 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.635    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_5_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.958 f  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3_reg[2]_i_25/O[1]
                         net (fo=8, routed)           1.612    21.570    main_state_switcher_1/second_time_switcher_for_strong_standby/content_3_reg[2]_i_25_n_6
    SLICE_X46Y49         LUT1 (Prop_lut1_I0_O)        0.306    21.876 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_195/O
                         net (fo=1, routed)           0.000    21.876    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_195_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.256 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_136/CO[3]
                         net (fo=1, routed)           0.001    22.257    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_136_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.476 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_74/O[0]
                         net (fo=3, routed)           1.150    23.626    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_74_n_7
    SLICE_X47Y49         LUT4 (Prop_lut4_I0_O)        0.295    23.921 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_145/O
                         net (fo=1, routed)           0.538    24.459    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_145_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.985 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    24.985    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_77_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.256 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_19/CO[0]
                         net (fo=3, routed)           0.833    26.089    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_19_n_3
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.373    26.462 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[2]_i_26/O
                         net (fo=5, routed)           0.532    26.994    main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[2]_i_26_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I5_O)        0.124    27.118 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[0]_i_18/O
                         net (fo=2, routed)           1.044    28.162    main_state_switcher_1/second_time_switcher_for_clock/strong_standby_minute_0[0]
    SLICE_X46Y40         LUT6 (Prop_lut6_I5_O)        0.124    28.286 r  main_state_switcher_1/second_time_switcher_for_clock/content_3[0]_i_5/O
                         net (fo=1, routed)           0.646    28.932    main_state_switcher_1/second_time_switcher_for_self_clean_edit/content_3_reg[0]_1
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    29.056 r  main_state_switcher_1/second_time_switcher_for_self_clean_edit/content_3[0]_i_1/O
                         net (fo=1, routed)           0.000    29.056    main_state_switcher_1/content_3[0]
    SLICE_X45Y41         FDRE                                         r  main_state_switcher_1/content_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/strong_standby_timer_standard_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_4_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.982ns  (logic 9.752ns (33.649%)  route 19.230ns (66.351%))
  Logic Levels:           31  (CARRY4=17 FDCE=1 LUT1=2 LUT2=3 LUT3=2 LUT4=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDCE                         0.000     0.000 r  main_state_switcher_1/strong_standby_timer_standard_reg[10]/C
    SLICE_X47Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_state_switcher_1/strong_standby_timer_standard_reg[10]/Q
                         net (fo=54, routed)          4.318     4.774    main_state_switcher_1/second_time_switcher_for_strong_standby/Q[10]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.898 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_131/O
                         net (fo=1, routed)           0.000     4.898    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_131_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     5.146 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_69/O[2]
                         net (fo=37, routed)          3.048     8.194    main_state_switcher_1/second_time_switcher_for_strong_standby/total_seconds00_out[10]
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.302     8.496 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_527/O
                         net (fo=1, routed)           0.474     8.970    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_527_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.496 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_456/CO[3]
                         net (fo=1, routed)           0.000     9.496    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_456_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.610 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_382/CO[3]
                         net (fo=1, routed)           0.000     9.610    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_382_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.923 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_300/O[3]
                         net (fo=3, routed)           1.000    10.923    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_300_n_4
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.306    11.229 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_245/O
                         net (fo=1, routed)           0.797    12.026    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_245_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.533 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_179/CO[3]
                         net (fo=1, routed)           0.001    12.534    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_179_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.868 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_135/O[1]
                         net (fo=3, routed)           0.813    13.680    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_135_n_6
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.303    13.983 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_185/O
                         net (fo=1, routed)           0.000    13.983    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_185_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    14.527 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_134/O[2]
                         net (fo=1, routed)           0.837    15.364    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_134_n_5
    SLICE_X44Y50         LUT2 (Prop_lut2_I1_O)        0.301    15.665 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_70/O
                         net (fo=1, routed)           0.000    15.665    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_70_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.066 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.066    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_17_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.288 f  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_124/O[0]
                         net (fo=1, routed)           0.714    17.002    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_124_n_7
    SLICE_X47Y53         LUT1 (Prop_lut1_I0_O)        0.299    17.301 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_67/O
                         net (fo=1, routed)           0.000    17.301    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_67_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    17.665 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_16/CO[0]
                         net (fo=44, routed)          0.947    18.612    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_16_n_3
    SLICE_X46Y52         LUT4 (Prop_lut4_I1_O)        0.373    18.985 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_85/O
                         net (fo=1, routed)           0.000    18.985    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_85_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.518 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.518    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_20_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.635 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.635    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_5_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.958 f  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3_reg[2]_i_25/O[1]
                         net (fo=8, routed)           1.612    21.570    main_state_switcher_1/second_time_switcher_for_strong_standby/content_3_reg[2]_i_25_n_6
    SLICE_X46Y49         LUT1 (Prop_lut1_I0_O)        0.306    21.876 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_195/O
                         net (fo=1, routed)           0.000    21.876    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_195_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.256 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_136/CO[3]
                         net (fo=1, routed)           0.001    22.257    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_136_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.476 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_74/O[0]
                         net (fo=3, routed)           1.150    23.626    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_74_n_7
    SLICE_X47Y49         LUT4 (Prop_lut4_I0_O)        0.295    23.921 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_145/O
                         net (fo=1, routed)           0.538    24.459    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_145_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.985 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    24.985    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_77_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.256 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_19/CO[0]
                         net (fo=3, routed)           0.833    26.089    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_19_n_3
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.373    26.462 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[2]_i_26/O
                         net (fo=5, routed)           0.664    27.126    main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[2]_i_26_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I0_O)        0.124    27.250 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[2]_i_14/O
                         net (fo=1, routed)           1.202    28.452    main_state_switcher_1/second_time_switcher_for_clock/strong_standby_minute_1[0]
    SLICE_X46Y41         LUT6 (Prop_lut6_I5_O)        0.124    28.576 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[2]_i_5/O
                         net (fo=1, routed)           0.282    28.858    main_state_switcher_1/second_time_switcher_for_self_clean_edit/content_4_reg[2]_1
    SLICE_X46Y41         LUT6 (Prop_lut6_I5_O)        0.124    28.982 r  main_state_switcher_1/second_time_switcher_for_self_clean_edit/content_4[2]_i_1/O
                         net (fo=1, routed)           0.000    28.982    main_state_switcher_1/content_4[2]
    SLICE_X46Y41         FDRE                                         r  main_state_switcher_1/content_4_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/level_3_timer_standard_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            main_state_switcher_1/content_4_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.690ns  (logic 10.313ns (35.946%)  route 18.377ns (64.054%))
  Logic Levels:           32  (CARRY4=19 FDPE=1 LUT1=1 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDPE                         0.000     0.000 r  main_state_switcher_1/level_3_timer_standard_reg[5]/C
    SLICE_X43Y10         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  main_state_switcher_1/level_3_timer_standard_reg[5]/Q
                         net (fo=55, routed)          3.907     4.363    main_state_switcher_1/second_time_switcher_for_level_3/Q[5]
    SLICE_X37Y34         LUT2 (Prop_lut2_I0_O)        0.124     4.487 r  main_state_switcher_1/second_time_switcher_for_level_3/content_6[2]_i_97/O
                         net (fo=1, routed)           0.000     4.487    main_state_switcher_1/second_time_switcher_for_level_3/content_6[2]_i_97_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.037 r  main_state_switcher_1/second_time_switcher_for_level_3/content_6_reg[2]_i_57/CO[3]
                         net (fo=1, routed)           0.000     5.037    main_state_switcher_1/second_time_switcher_for_level_3/content_6_reg[2]_i_57_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.151 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.151    main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_39_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.485 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_121/O[1]
                         net (fo=29, routed)          2.250     7.735    main_state_switcher_1/second_time_switcher_for_level_3/total_seconds02_out[13]
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.303     8.038 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[0]_i_258/O
                         net (fo=2, routed)           0.986     9.024    main_state_switcher_1/second_time_switcher_for_level_3/content_3[0]_i_258_n_0
    SLICE_X34Y40         LUT4 (Prop_lut4_I3_O)        0.124     9.148 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[0]_i_262/O
                         net (fo=1, routed)           0.000     9.148    main_state_switcher_1/second_time_switcher_for_level_3/content_3[0]_i_262_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.681 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.681    main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_228_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.920 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_204/O[2]
                         net (fo=3, routed)           0.832    10.752    main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_204_n_5
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.301    11.053 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[0]_i_167/O
                         net (fo=1, routed)           0.553    11.606    main_state_switcher_1/second_time_switcher_for_level_3/content_3[0]_i_167_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.132 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_123/CO[3]
                         net (fo=1, routed)           0.000    12.132    main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_123_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.246 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    12.246    main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_105_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.580 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_74/O[1]
                         net (fo=4, routed)           1.114    13.694    main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_74_n_6
    SLICE_X36Y45         LUT4 (Prop_lut4_I2_O)        0.303    13.997 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[0]_i_94/O
                         net (fo=1, routed)           0.000    13.997    main_state_switcher_1/second_time_switcher_for_level_3/content_3[0]_i_94_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.224 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_71/O[1]
                         net (fo=1, routed)           0.663    14.886    main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_71_n_6
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.303    15.189 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[0]_i_41/O
                         net (fo=1, routed)           0.000    15.189    main_state_switcher_1/second_time_switcher_for_level_3/content_3[0]_i_41_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    15.541 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_28/O[3]
                         net (fo=7, routed)           1.365    16.906    main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_28_n_4
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    17.613 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.613    main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_30_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.884 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_29/CO[0]
                         net (fo=44, routed)          1.283    19.168    main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_29_n_3
    SLICE_X35Y47         LUT4 (Prop_lut4_I1_O)        0.373    19.541 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_92/O
                         net (fo=1, routed)           0.000    19.541    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_92_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.091 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.091    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_29_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.205 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.205    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_6_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.539 f  main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_13/O[1]
                         net (fo=8, routed)           0.951    21.489    main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_13_n_6
    SLICE_X36Y48         LUT1 (Prop_lut1_I0_O)        0.303    21.792 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[0]_i_88/O
                         net (fo=1, routed)           0.000    21.792    main_state_switcher_1/second_time_switcher_for_level_3/content_3[0]_i_88_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.190 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    22.190    main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_62_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.524 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_36/O[1]
                         net (fo=3, routed)           0.990    23.514    main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_36_n_6
    SLICE_X32Y49         LUT4 (Prop_lut4_I0_O)        0.303    23.817 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[0]_i_56/O
                         net (fo=1, routed)           0.612    24.429    main_state_switcher_1/second_time_switcher_for_level_3/content_3[0]_i_56_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.949 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.001    24.950    main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_33_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.204 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_26/CO[0]
                         net (fo=3, routed)           1.210    26.414    main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_26_n_3
    SLICE_X36Y47         LUT5 (Prop_lut5_I4_O)        0.367    26.781 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_7/O
                         net (fo=1, routed)           0.922    27.703    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_7_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I1_O)        0.124    27.827 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_2/O
                         net (fo=1, routed)           0.739    28.566    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]
    SLICE_X46Y44         LUT6 (Prop_lut6_I0_O)        0.124    28.690 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_1/O
                         net (fo=1, routed)           0.000    28.690    main_state_switcher_1/content_4[0]
    SLICE_X46Y44         FDRE                                         r  main_state_switcher_1/content_4_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/total_working_time_standard_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_7_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.400ns  (logic 9.097ns (37.283%)  route 15.303ns (62.717%))
  Logic Levels:           26  (CARRY4=15 FDCE=1 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  main_state_switcher_1/total_working_time_standard_reg[12]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  main_state_switcher_1/total_working_time_standard_reg[12]/Q
                         net (fo=49, routed)          3.325     3.843    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/Q[11]
    SLICE_X64Y30         LUT3 (Prop_lut3_I0_O)        0.124     3.967 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_4[3]_i_123/O
                         net (fo=2, routed)           0.495     4.462    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_4[3]_i_123_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.969 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_211/CO[3]
                         net (fo=1, routed)           0.000     4.969    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_211_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_199/CO[3]
                         net (fo=1, routed)           0.000     5.083    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_199_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.417 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_83/O[1]
                         net (fo=3, routed)           0.970     6.387    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_83_n_6
    SLICE_X64Y31         LUT3 (Prop_lut3_I1_O)        0.303     6.690 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_178/O
                         net (fo=1, routed)           0.541     7.231    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_178_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.629 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_165/CO[3]
                         net (fo=1, routed)           0.000     7.629    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_165_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.963 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_62/O[1]
                         net (fo=3, routed)           0.824     8.786    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_62_n_6
    SLICE_X63Y31         LUT2 (Prop_lut2_I0_O)        0.303     9.089 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[0]_i_69/O
                         net (fo=1, routed)           0.000     9.089    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[0]_i_69_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.336 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_61/O[0]
                         net (fo=1, routed)           1.203    10.540    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_61_n_7
    SLICE_X57Y31         LUT2 (Prop_lut2_I1_O)        0.299    10.839 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[0]_i_57/O
                         net (fo=1, routed)           0.000    10.839    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[0]_i_57_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.419 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_44/O[2]
                         net (fo=7, routed)           0.654    12.073    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_44_n_5
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    12.755 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.755    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_46_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.009 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_45/CO[0]
                         net (fo=44, routed)          1.329    14.337    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_45_n_3
    SLICE_X55Y31         LUT4 (Prop_lut4_I1_O)        0.367    14.704 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_73/O
                         net (fo=1, routed)           0.000    14.704    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_73_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.236 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.236    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_34_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.570 f  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_18/O[1]
                         net (fo=9, routed)           1.463    17.033    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_18_n_6
    SLICE_X53Y31         LUT1 (Prop_lut1_I0_O)        0.303    17.336 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_163/O
                         net (fo=1, routed)           0.000    17.336    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_163_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.734 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_121/CO[3]
                         net (fo=1, routed)           0.000    17.734    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_121_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.956 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_77/O[0]
                         net (fo=3, routed)           1.146    19.102    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_77_n_7
    SLICE_X54Y34         LUT4 (Prop_lut4_I0_O)        0.299    19.401 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_116/O
                         net (fo=1, routed)           0.473    19.874    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_116_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    20.424 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_74/CO[3]
                         net (fo=1, routed)           0.000    20.424    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_74_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.678 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_35/CO[0]
                         net (fo=4, routed)           1.125    21.802    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_35_n_3
    SLICE_X52Y31         LUT5 (Prop_lut5_I1_O)        0.389    22.191 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_17/O
                         net (fo=4, routed)           0.482    22.673    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_17_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I5_O)        0.328    23.001 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[2]_i_5/O
                         net (fo=1, routed)           1.274    24.276    main_state_switcher_1/second_time_switcher_for_strong_standby/total_working_standard_edit_minute_1[0]
    SLICE_X46Y34         LUT6 (Prop_lut6_I4_O)        0.124    24.400 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_7[2]_i_1/O
                         net (fo=1, routed)           0.000    24.400    main_state_switcher_1/content_7[2]
    SLICE_X46Y34         FDRE                                         r  main_state_switcher_1/content_7_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/total_working_time_standard_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_7_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.156ns  (logic 8.995ns (37.237%)  route 15.161ns (62.763%))
  Logic Levels:           27  (CARRY4=15 FDCE=1 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  main_state_switcher_1/total_working_time_standard_reg[12]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  main_state_switcher_1/total_working_time_standard_reg[12]/Q
                         net (fo=49, routed)          3.325     3.843    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/Q[11]
    SLICE_X64Y30         LUT3 (Prop_lut3_I0_O)        0.124     3.967 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_4[3]_i_123/O
                         net (fo=2, routed)           0.495     4.462    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_4[3]_i_123_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.969 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_211/CO[3]
                         net (fo=1, routed)           0.000     4.969    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_211_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_199/CO[3]
                         net (fo=1, routed)           0.000     5.083    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_199_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.417 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_83/O[1]
                         net (fo=3, routed)           0.970     6.387    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_83_n_6
    SLICE_X64Y31         LUT3 (Prop_lut3_I1_O)        0.303     6.690 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_178/O
                         net (fo=1, routed)           0.541     7.231    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_178_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.629 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_165/CO[3]
                         net (fo=1, routed)           0.000     7.629    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_165_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.963 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_62/O[1]
                         net (fo=3, routed)           0.824     8.786    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_62_n_6
    SLICE_X63Y31         LUT2 (Prop_lut2_I0_O)        0.303     9.089 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[0]_i_69/O
                         net (fo=1, routed)           0.000     9.089    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[0]_i_69_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.336 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_61/O[0]
                         net (fo=1, routed)           1.203    10.540    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_61_n_7
    SLICE_X57Y31         LUT2 (Prop_lut2_I1_O)        0.299    10.839 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[0]_i_57/O
                         net (fo=1, routed)           0.000    10.839    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[0]_i_57_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.419 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_44/O[2]
                         net (fo=7, routed)           0.654    12.073    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_44_n_5
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    12.755 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.755    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_46_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.009 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_45/CO[0]
                         net (fo=44, routed)          1.329    14.337    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_45_n_3
    SLICE_X55Y31         LUT4 (Prop_lut4_I1_O)        0.367    14.704 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_73/O
                         net (fo=1, routed)           0.000    14.704    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_73_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.236 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.236    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_34_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.570 f  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_18/O[1]
                         net (fo=9, routed)           1.463    17.033    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_18_n_6
    SLICE_X53Y31         LUT1 (Prop_lut1_I0_O)        0.303    17.336 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_163/O
                         net (fo=1, routed)           0.000    17.336    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_163_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.734 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_121/CO[3]
                         net (fo=1, routed)           0.000    17.734    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_121_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.956 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_77/O[0]
                         net (fo=3, routed)           1.146    19.102    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_77_n_7
    SLICE_X54Y34         LUT4 (Prop_lut4_I0_O)        0.299    19.401 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_116/O
                         net (fo=1, routed)           0.473    19.874    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_116_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    20.424 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_74/CO[3]
                         net (fo=1, routed)           0.000    20.424    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_74_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.678 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_35/CO[0]
                         net (fo=4, routed)           0.485    21.162    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_35_n_3
    SLICE_X52Y32         LUT6 (Prop_lut6_I4_O)        0.367    21.529 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[3]_i_15/O
                         net (fo=2, routed)           1.023    22.552    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[3]_i_15_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I0_O)        0.124    22.676 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[3]_i_14/O
                         net (fo=1, routed)           0.790    23.466    main_state_switcher_1/second_time_switcher_for_left_right/total_working_standard_edit_minute_1[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I4_O)        0.124    23.590 r  main_state_switcher_1/second_time_switcher_for_left_right/content_7[3]_i_5/O
                         net (fo=1, routed)           0.443    24.032    main_state_switcher_1/second_time_switcher_for_level_3_edit/content_7_reg[3]_1
    SLICE_X48Y37         LUT5 (Prop_lut5_I4_O)        0.124    24.156 r  main_state_switcher_1/second_time_switcher_for_level_3_edit/content_7[3]_i_1/O
                         net (fo=1, routed)           0.000    24.156    main_state_switcher_1/content_7[3]
    SLICE_X48Y37         FDRE                                         r  main_state_switcher_1/content_7_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/total_working_time_standard_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_6_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.132ns  (logic 9.097ns (37.697%)  route 15.035ns (62.303%))
  Logic Levels:           26  (CARRY4=15 FDCE=1 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  main_state_switcher_1/total_working_time_standard_reg[12]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  main_state_switcher_1/total_working_time_standard_reg[12]/Q
                         net (fo=49, routed)          3.325     3.843    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/Q[11]
    SLICE_X64Y30         LUT3 (Prop_lut3_I0_O)        0.124     3.967 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_4[3]_i_123/O
                         net (fo=2, routed)           0.495     4.462    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_4[3]_i_123_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.969 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_211/CO[3]
                         net (fo=1, routed)           0.000     4.969    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_211_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_199/CO[3]
                         net (fo=1, routed)           0.000     5.083    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_199_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.417 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_83/O[1]
                         net (fo=3, routed)           0.970     6.387    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_83_n_6
    SLICE_X64Y31         LUT3 (Prop_lut3_I1_O)        0.303     6.690 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_178/O
                         net (fo=1, routed)           0.541     7.231    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_178_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.629 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_165/CO[3]
                         net (fo=1, routed)           0.000     7.629    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_165_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.963 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_62/O[1]
                         net (fo=3, routed)           0.824     8.786    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_62_n_6
    SLICE_X63Y31         LUT2 (Prop_lut2_I0_O)        0.303     9.089 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[0]_i_69/O
                         net (fo=1, routed)           0.000     9.089    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[0]_i_69_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.336 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_61/O[0]
                         net (fo=1, routed)           1.203    10.540    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_61_n_7
    SLICE_X57Y31         LUT2 (Prop_lut2_I1_O)        0.299    10.839 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[0]_i_57/O
                         net (fo=1, routed)           0.000    10.839    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[0]_i_57_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.419 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_44/O[2]
                         net (fo=7, routed)           0.654    12.073    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_44_n_5
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    12.755 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.755    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_46_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.009 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_45/CO[0]
                         net (fo=44, routed)          1.329    14.337    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_45_n_3
    SLICE_X55Y31         LUT4 (Prop_lut4_I1_O)        0.367    14.704 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_73/O
                         net (fo=1, routed)           0.000    14.704    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_73_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.236 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.236    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_34_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.570 f  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_18/O[1]
                         net (fo=9, routed)           1.463    17.033    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_18_n_6
    SLICE_X53Y31         LUT1 (Prop_lut1_I0_O)        0.303    17.336 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_163/O
                         net (fo=1, routed)           0.000    17.336    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_163_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.734 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_121/CO[3]
                         net (fo=1, routed)           0.000    17.734    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_121_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.956 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_77/O[0]
                         net (fo=3, routed)           1.146    19.102    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_77_n_7
    SLICE_X54Y34         LUT4 (Prop_lut4_I0_O)        0.299    19.401 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_116/O
                         net (fo=1, routed)           0.473    19.874    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_116_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    20.424 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_74/CO[3]
                         net (fo=1, routed)           0.000    20.424    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_74_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.678 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_35/CO[0]
                         net (fo=4, routed)           1.125    21.802    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_35_n_3
    SLICE_X52Y31         LUT5 (Prop_lut5_I1_O)        0.389    22.191 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_17/O
                         net (fo=4, routed)           0.875    23.067    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_17_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I5_O)        0.328    23.395 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[0]_i_6/O
                         net (fo=1, routed)           0.613    24.008    main_state_switcher_1/second_time_switcher_for_strong_standby/total_working_standard_edit_minute_0[0]
    SLICE_X48Y36         LUT6 (Prop_lut6_I4_O)        0.124    24.132 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_6[0]_i_1/O
                         net (fo=1, routed)           0.000    24.132    main_state_switcher_1/content_6[0]
    SLICE_X48Y36         FDRE                                         r  main_state_switcher_1/content_6_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_state_switcher_1/next_state_machine_for_edit_1/total_working_time_standard_next_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/total_working_time_standard_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE                         0.000     0.000 r  main_state_switcher_1/next_state_machine_for_edit_1/total_working_time_standard_next_reg[19]/C
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_state_switcher_1/next_state_machine_for_edit_1/total_working_time_standard_next_reg[19]/Q
                         net (fo=2, routed)           0.092     0.233    main_state_switcher_1/total_working_time_standard_next[19]
    SLICE_X64Y26         FDCE                                         r  main_state_switcher_1/total_working_time_standard_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/next_state_machine_for_edit_1/level_3_timer_standard_next_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/level_3_timer_standard_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.400%)  route 0.109ns (43.600%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDCE                         0.000     0.000 r  main_state_switcher_1/next_state_machine_for_edit_1/level_3_timer_standard_next_reg[10]/C
    SLICE_X41Y11         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_state_switcher_1/next_state_machine_for_edit_1/level_3_timer_standard_next_reg[10]/Q
                         net (fo=2, routed)           0.109     0.250    main_state_switcher_1/level_3_timer_standard_next[10]
    SLICE_X40Y11         FDCE                                         r  main_state_switcher_1/level_3_timer_standard_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/next_state_machine_for_edit_1/total_working_time_standard_next_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/total_working_time_standard_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE                         0.000     0.000 r  main_state_switcher_1/next_state_machine_for_edit_1/total_working_time_standard_next_reg[24]/C
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_state_switcher_1/next_state_machine_for_edit_1/total_working_time_standard_next_reg[24]/Q
                         net (fo=2, routed)           0.120     0.261    main_state_switcher_1/total_working_time_standard_next[24]
    SLICE_X64Y27         FDCE                                         r  main_state_switcher_1/total_working_time_standard_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/next_state_machine_for_edit_1/level_3_timer_standard_next_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/level_3_timer_standard_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDCE                         0.000     0.000 r  main_state_switcher_1/next_state_machine_for_edit_1/level_3_timer_standard_next_reg[27]/C
    SLICE_X41Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_state_switcher_1/next_state_machine_for_edit_1/level_3_timer_standard_next_reg[27]/Q
                         net (fo=2, routed)           0.120     0.261    main_state_switcher_1/level_3_timer_standard_next[27]
    SLICE_X41Y14         FDCE                                         r  main_state_switcher_1/level_3_timer_standard_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/next_state_machine_for_edit_1/total_working_time_standard_next_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/total_working_time_standard_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE                         0.000     0.000 r  main_state_switcher_1/next_state_machine_for_edit_1/total_working_time_standard_next_reg[22]/C
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_state_switcher_1/next_state_machine_for_edit_1/total_working_time_standard_next_reg[22]/Q
                         net (fo=2, routed)           0.120     0.261    main_state_switcher_1/total_working_time_standard_next[22]
    SLICE_X64Y27         FDCE                                         r  main_state_switcher_1/total_working_time_standard_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/next_state_machine_for_edit_1/total_working_time_standard_next_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/total_working_time_standard_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE                         0.000     0.000 r  main_state_switcher_1/next_state_machine_for_edit_1/total_working_time_standard_next_reg[23]/C
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_state_switcher_1/next_state_machine_for_edit_1/total_working_time_standard_next_reg[23]/Q
                         net (fo=2, routed)           0.120     0.261    main_state_switcher_1/total_working_time_standard_next[23]
    SLICE_X64Y27         FDCE                                         r  main_state_switcher_1/total_working_time_standard_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/next_state_machine_for_edit_1/strong_standby_timer_standard_next_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/strong_standby_timer_standard_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.433%)  route 0.123ns (46.567%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDCE                         0.000     0.000 r  main_state_switcher_1/next_state_machine_for_edit_1/strong_standby_timer_standard_next_reg[23]/C
    SLICE_X47Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_state_switcher_1/next_state_machine_for_edit_1/strong_standby_timer_standard_next_reg[23]/Q
                         net (fo=2, routed)           0.123     0.264    main_state_switcher_1/strong_standby_timer_standard_next[23]
    SLICE_X46Y20         FDCE                                         r  main_state_switcher_1/strong_standby_timer_standard_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/next_state_machine_for_edit_1/self_clean_timer_standard_next_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/self_clean_timer_standard_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDCE                         0.000     0.000 r  main_state_switcher_1/next_state_machine_for_edit_1/self_clean_timer_standard_next_reg[13]/C
    SLICE_X29Y17         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_state_switcher_1/next_state_machine_for_edit_1/self_clean_timer_standard_next_reg[13]/Q
                         net (fo=2, routed)           0.123     0.264    main_state_switcher_1/self_clean_timer_standard_next[13]
    SLICE_X29Y16         FDCE                                         r  main_state_switcher_1/self_clean_timer_standard_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/next_state_machine_for_edit_1/self_clean_timer_standard_next_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            main_state_switcher_1/self_clean_timer_standard_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.256%)  route 0.124ns (46.744%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDPE                         0.000     0.000 r  main_state_switcher_1/next_state_machine_for_edit_1/self_clean_timer_standard_next_reg[5]/C
    SLICE_X28Y13         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  main_state_switcher_1/next_state_machine_for_edit_1/self_clean_timer_standard_next_reg[5]/Q
                         net (fo=2, routed)           0.124     0.265    main_state_switcher_1/self_clean_timer_standard_next[5]
    SLICE_X28Y14         FDPE                                         r  main_state_switcher_1/self_clean_timer_standard_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/next_state_machine_for_edit_1/strong_standby_timer_standard_next_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            main_state_switcher_1/strong_standby_timer_standard_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.803%)  route 0.126ns (47.197%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDPE                         0.000     0.000 r  main_state_switcher_1/next_state_machine_for_edit_1/strong_standby_timer_standard_next_reg[2]/C
    SLICE_X48Y17         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  main_state_switcher_1/next_state_machine_for_edit_1/strong_standby_timer_standard_next_reg[2]/Q
                         net (fo=2, routed)           0.126     0.267    main_state_switcher_1/strong_standby_timer_standard_next[2]
    SLICE_X48Y18         FDPE                                         r  main_state_switcher_1/strong_standby_timer_standard_reg[2]/D
  -------------------------------------------------------------------    -------------------





