// Seed: 2102648136
module module_0;
  always @(1 or posedge 1) id_0 <= 1;
  reg id_1 = id_1;
  always @(id_0)
    if (1) id_1 <= 1'b0;
    else begin
      id_1 = id_1;
    end
  logic id_2;
endmodule
