{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543868051442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543868051442 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 03 16:14:11 2018 " "Processing started: Mon Dec 03 16:14:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543868051442 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543868051442 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador_v1_uniciclo -c Processador_v1_uniciclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador_v1_uniciclo -c Processador_v1_uniciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543868051442 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543868052329 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543868052329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerjk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerjk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerjk-behavior " "Found design unit 1: registerjk-behavior" {  } { { "registerjk.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/registerjk.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543868066273 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerjk " "Found entity 1: registerjk" {  } { { "registerjk.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/registerjk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543868066273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543868066273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contsinc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contsinc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contsinc-behavior " "Found design unit 1: contsinc-behavior" {  } { { "contsinc.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/contsinc.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543868066273 ""} { "Info" "ISGN_ENTITY_NAME" "1 contsinc " "Found entity 1: contsinc" {  } { { "contsinc.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/contsinc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543868066273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543868066273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-behavior " "Found design unit 1: ULA-behavior" {  } { { "ULA.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543868066283 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543868066283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543868066283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memram-behavior " "Found design unit 1: memram-behavior" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543868066283 ""} { "Info" "ISGN_ENTITY_NAME" "1 memram " "Found entity 1: memram" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543868066283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543868066283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qandbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qandbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QandBIT-behavior " "Found design unit 1: QandBIT-behavior" {  } { { "QAndBIT.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/QAndBIT.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543868066293 ""} { "Info" "ISGN_ENTITY_NAME" "1 QAndBIT " "Found entity 1: QAndBIT" {  } { { "QAndBIT.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/QAndBIT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543868066293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543868066293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorde16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorde16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somadorde16bits-BEHAVIOR " "Found design unit 1: Somadorde16bits-BEHAVIOR" {  } { { "Somadorde16bits.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/Somadorde16bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543868066293 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somadorde16bits " "Found entity 1: Somadorde16bits" {  } { { "Somadorde16bits.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/Somadorde16bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543868066293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543868066293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qsll-behavior " "Found design unit 1: Qsll-behavior" {  } { { "Qsll.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/Qsll.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543868066303 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qsll " "Found entity 1: Qsll" {  } { { "Qsll.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/Qsll.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543868066303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543868066303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftesquerda.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftesquerda.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftEsquerda-BEHAVIOR " "Found design unit 1: ShiftEsquerda-BEHAVIOR" {  } { { "ShiftEsquerda.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/ShiftEsquerda.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543868066303 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftEsquerda " "Found entity 1: ShiftEsquerda" {  } { { "ShiftEsquerda.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/ShiftEsquerda.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543868066303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543868066303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensordesinal6to16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensordesinal6to16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ExtensordeSinal6To16bits-BEHAVIOR " "Found design unit 1: ExtensordeSinal6To16bits-BEHAVIOR" {  } { { "ExtensordeSinal6To16bits.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/ExtensordeSinal6To16bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543868066313 ""} { "Info" "ISGN_ENTITY_NAME" "1 ExtensordeSinal6To16bits " "Found entity 1: ExtensordeSinal6To16bits" {  } { { "ExtensordeSinal6To16bits.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/ExtensordeSinal6To16bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543868066313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543868066313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancoRegistradores-behavior " "Found design unit 1: BancoRegistradores-behavior" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543868066321 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistradores " "Found entity 1: BancoRegistradores" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543868066321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543868066321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavior " "Found design unit 1: PC-behavior" {  } { { "PC.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543868066323 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543868066323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543868066323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SomadorPC-behavior " "Found design unit 1: SomadorPC-behavior" {  } { { "SomadorPC.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/SomadorPC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543868066331 ""} { "Info" "ISGN_ENTITY_NAME" "1 SomadorPC " "Found entity 1: SomadorPC" {  } { { "SomadorPC.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/SomadorPC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543868066331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543868066331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_rom2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_rom2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_ROM2-behavior " "Found design unit 1: memoria_ROM2-behavior" {  } { { "memoria_rom2.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543868066333 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_ROM2 " "Found entity 1: memoria_ROM2" {  } { { "memoria_rom2.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543868066333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543868066333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadedecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadedecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadedeControle-behavior " "Found design unit 1: UnidadedeControle-behavior" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543868066343 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadedeControle " "Found entity 1: UnidadedeControle" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543868066343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543868066343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexador2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexador2x1-Multiplexador2x1 " "Found design unit 1: Multiplexador2x1-Multiplexador2x1" {  } { { "Multiplexador2x1.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543868066343 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador2x1 " "Found entity 1: Multiplexador2x1" {  } { { "Multiplexador2x1.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543868066343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543868066343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath-behavior " "Found design unit 1: DataPath-behavior" {  } { { "DataPath.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543868066352 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543868066352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543868066352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador2x1_16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexador2x1_16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexador2x1_16bits-Multiplexador2x1_16bits " "Found design unit 1: Multiplexador2x1_16bits-Multiplexador2x1_16bits" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543868066362 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador2x1_16bits " "Found entity 1: Multiplexador2x1_16bits" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543868066362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543868066362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacaodaula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file operacaodaula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OperacaoDaULA-BEHAVIOR " "Found design unit 1: OperacaoDaULA-BEHAVIOR" {  } { { "OperacaoDaULA.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/OperacaoDaULA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543868066364 ""} { "Info" "ISGN_ENTITY_NAME" "1 OperacaoDaULA " "Found entity 1: OperacaoDaULA" {  } { { "OperacaoDaULA.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/OperacaoDaULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543868066364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543868066364 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UnidadedeControle " "Elaborating entity \"UnidadedeControle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543868066434 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "regdest UnidadedeControle.vhd(23) " "VHDL Process Statement warning at UnidadedeControle.vhd(23): inferring latch(es) for signal or variable \"regdest\", which holds its previous value in one or more paths through the process" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543868066434 "|UnidadedeControle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "origalu UnidadedeControle.vhd(23) " "VHDL Process Statement warning at UnidadedeControle.vhd(23): inferring latch(es) for signal or variable \"origalu\", which holds its previous value in one or more paths through the process" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543868066434 "|UnidadedeControle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memparareg UnidadedeControle.vhd(23) " "VHDL Process Statement warning at UnidadedeControle.vhd(23): inferring latch(es) for signal or variable \"memparareg\", which holds its previous value in one or more paths through the process" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543868066434 "|UnidadedeControle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "escrevereg UnidadedeControle.vhd(23) " "VHDL Process Statement warning at UnidadedeControle.vhd(23): inferring latch(es) for signal or variable \"escrevereg\", which holds its previous value in one or more paths through the process" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543868066434 "|UnidadedeControle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lemem UnidadedeControle.vhd(23) " "VHDL Process Statement warning at UnidadedeControle.vhd(23): inferring latch(es) for signal or variable \"lemem\", which holds its previous value in one or more paths through the process" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543868066434 "|UnidadedeControle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "escrevemem UnidadedeControle.vhd(23) " "VHDL Process Statement warning at UnidadedeControle.vhd(23): inferring latch(es) for signal or variable \"escrevemem\", which holds its previous value in one or more paths through the process" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543868066434 "|UnidadedeControle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "branch UnidadedeControle.vhd(23) " "VHDL Process Statement warning at UnidadedeControle.vhd(23): inferring latch(es) for signal or variable \"branch\", which holds its previous value in one or more paths through the process" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543868066434 "|UnidadedeControle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aluSRC UnidadedeControle.vhd(23) " "VHDL Process Statement warning at UnidadedeControle.vhd(23): inferring latch(es) for signal or variable \"aluSRC\", which holds its previous value in one or more paths through the process" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543868066434 "|UnidadedeControle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "jump UnidadedeControle.vhd(23) " "VHDL Process Statement warning at UnidadedeControle.vhd(23): inferring latch(es) for signal or variable \"jump\", which holds its previous value in one or more paths through the process" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543868066434 "|UnidadedeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump UnidadedeControle.vhd(23) " "Inferred latch for \"jump\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543868066434 "|UnidadedeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSRC UnidadedeControle.vhd(23) " "Inferred latch for \"aluSRC\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543868066434 "|UnidadedeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch UnidadedeControle.vhd(23) " "Inferred latch for \"branch\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543868066434 "|UnidadedeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "escrevemem UnidadedeControle.vhd(23) " "Inferred latch for \"escrevemem\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543868066434 "|UnidadedeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lemem UnidadedeControle.vhd(23) " "Inferred latch for \"lemem\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543868066434 "|UnidadedeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "escrevereg UnidadedeControle.vhd(23) " "Inferred latch for \"escrevereg\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543868066434 "|UnidadedeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memparareg UnidadedeControle.vhd(23) " "Inferred latch for \"memparareg\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543868066434 "|UnidadedeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "origalu\[0\] UnidadedeControle.vhd(23) " "Inferred latch for \"origalu\[0\]\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543868066434 "|UnidadedeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "origalu\[1\] UnidadedeControle.vhd(23) " "Inferred latch for \"origalu\[1\]\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543868066434 "|UnidadedeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "origalu\[2\] UnidadedeControle.vhd(23) " "Inferred latch for \"origalu\[2\]\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543868066434 "|UnidadedeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "origalu\[3\] UnidadedeControle.vhd(23) " "Inferred latch for \"origalu\[3\]\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543868066434 "|UnidadedeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regdest UnidadedeControle.vhd(23) " "Inferred latch for \"regdest\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543868066434 "|UnidadedeControle"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "memparareg\$latch regdest\$latch " "Duplicate LATCH primitive \"memparareg\$latch\" merged with LATCH primitive \"regdest\$latch\"" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1543868066910 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1543868066910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regdest\$latch " "Latch regdest\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada\[1\] " "Ports D and ENA on the latch are fed by the same signal entrada\[1\]" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543868066910 ""}  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543868066910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "origalu\[0\]\$latch " "Latch origalu\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada\[1\] " "Ports D and ENA on the latch are fed by the same signal entrada\[1\]" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543868066910 ""}  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543868066910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "origalu\[1\]\$latch " "Latch origalu\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada\[1\] " "Ports D and ENA on the latch are fed by the same signal entrada\[1\]" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543868066910 ""}  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543868066910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "origalu\[2\]\$latch " "Latch origalu\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada\[2\] " "Ports D and ENA on the latch are fed by the same signal entrada\[2\]" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543868066910 ""}  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543868066910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "escrevereg\$latch " "Latch escrevereg\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada\[1\] " "Ports D and ENA on the latch are fed by the same signal entrada\[1\]" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543868066910 ""}  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543868066910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lemem\$latch " "Latch lemem\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada\[1\] " "Ports D and ENA on the latch are fed by the same signal entrada\[1\]" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543868066910 ""}  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543868066910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "escrevemem\$latch " "Latch escrevemem\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada\[1\] " "Ports D and ENA on the latch are fed by the same signal entrada\[1\]" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543868066910 ""}  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543868066910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "jump\$latch " "Latch jump\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada\[1\] " "Ports D and ENA on the latch are fed by the same signal entrada\[1\]" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543868066910 ""}  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543868066910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluSRC\$latch " "Latch aluSRC\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada\[1\] " "Ports D and ENA on the latch are fed by the same signal entrada\[1\]" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543868066910 ""}  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543868066910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch\$latch " "Latch branch\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada\[1\] " "Ports D and ENA on the latch are fed by the same signal entrada\[1\]" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543868066910 ""}  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543868066910 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "origalu\[3\] GND " "Pin \"origalu\[3\]\" is stuck at GND" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543868066926 "|UnidadedeControle|origalu[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543868066926 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543868067011 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543868067327 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543868067327 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543868067396 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543868067396 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543868067396 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543868067396 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543868067428 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 03 16:14:27 2018 " "Processing ended: Mon Dec 03 16:14:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543868067428 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543868067428 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543868067428 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543868067428 ""}
