{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666615477751 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666615477751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 24 09:44:37 2022 " "Processing started: Mon Oct 24 09:44:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666615477751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666615477751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off procesor -c procesor " "Command: quartus_map --read_settings_files=on --write_settings_files=off procesor -c procesor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666615477751 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1666615478079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666615478127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666615478127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_test.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_test " "Found entity 1: alu_test" {  } { { "alu_test.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/alu_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666615478130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666615478130 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "reg_file.v(28) " "Verilog HDL information at reg_file.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "reg_file.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/reg_file.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1666615478133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/reg_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666615478133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666615478133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file_test.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file_test " "Found entity 1: reg_file_test" {  } { { "reg_file_test.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/reg_file_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666615478135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666615478135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666615478137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666615478137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_test.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_test " "Found entity 1: pc_test" {  } { { "pc_test.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/pc_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666615478140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666615478140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666615478142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666615478142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_test.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_test " "Found entity 1: ram_test" {  } { { "ram_test.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/ram_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666615478144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666615478144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666615478147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666615478147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file data_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_unit " "Found entity 1: data_unit" {  } { { "data_unit.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/data_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666615478149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666615478149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory_test.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory_test " "Found entity 1: instruction_memory_test" {  } { { "instruction_memory_test.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/instruction_memory_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666615478152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666615478152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_unit_test.v 1 1 " "Found 1 design units, including 1 entities, in source file data_unit_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_unit_test " "Found entity 1: data_unit_test" {  } { { "data_unit_test.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/data_unit_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666615478155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666615478155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666615478158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666615478158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_test.v 1 1 " "Found 1 design units, including 1 entities, in source file control_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_test " "Found entity 1: control_test" {  } { { "control_test.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/control_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666615478161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666615478161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "shift_register.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666615478164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666615478164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_test.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_register_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register_test " "Found entity 1: shift_register_test" {  } { { "shift_register_test.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/shift_register_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666615478166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666615478166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesor.v 1 1 " "Found 1 design units, including 1 entities, in source file procesor.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesor " "Found entity 1: procesor" {  } { { "procesor.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/procesor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666615478169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666615478169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesor_test.v 1 1 " "Found 1 design units, including 1 entities, in source file procesor_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesor_test " "Found entity 1: procesor_test" {  } { { "procesor_test.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/procesor_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666615478172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666615478172 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "procesor " "Elaborating entity \"procesor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1666615478249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_instance " "Elaborating entity \"control\" for hierarchy \"control:control_instance\"" {  } { { "procesor.v" "control_instance" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/procesor.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666615478264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_unit control:control_instance\|data_unit:data_unit_instance " "Elaborating entity \"data_unit\" for hierarchy \"control:control_instance\|data_unit:data_unit_instance\"" {  } { { "control.v" "data_unit_instance" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/control.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666615478282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file control:control_instance\|data_unit:data_unit_instance\|reg_file:reg_file_instance " "Elaborating entity \"reg_file\" for hierarchy \"control:control_instance\|data_unit:data_unit_instance\|reg_file:reg_file_instance\"" {  } { { "data_unit.v" "reg_file_instance" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/data_unit.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666615478287 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "registers reg_file.v(22) " "Verilog HDL warning at reg_file.v(22): initial value for variable registers should be constant" {  } { { "reg_file.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/reg_file.v" 22 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1666615478288 "|procesor|control:control_instance|data_unit:data_unit_instance|reg_file:reg_file_instance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i reg_file.v(28) " "Verilog HDL Always Construct warning at reg_file.v(28): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "reg_file.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/reg_file.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1666615478288 "|procesor|control:control_instance|data_unit:data_unit_instance|reg_file:reg_file_instance"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "reg_file.v(39) " "Verilog HDL or VHDL warning at the reg_file.v(39): index expression is not wide enough to address all of the elements in the array" {  } { { "reg_file.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/reg_file.v" 39 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1666615478288 "|procesor|control:control_instance|data_unit:data_unit_instance|reg_file:reg_file_instance"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "reg_file.v(40) " "Verilog HDL or VHDL warning at the reg_file.v(40): index expression is not wide enough to address all of the elements in the array" {  } { { "reg_file.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/reg_file.v" 40 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1666615478288 "|procesor|control:control_instance|data_unit:data_unit_instance|reg_file:reg_file_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu control:control_instance\|data_unit:data_unit_instance\|alu:alu_instance " "Elaborating entity \"alu\" for hierarchy \"control:control_instance\|data_unit:data_unit_instance\|alu:alu_instance\"" {  } { { "data_unit.v" "alu_instance" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/data_unit.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666615478290 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "negative_flag alu.v(24) " "Verilog HDL Always Construct warning at alu.v(24): inferring latch(es) for variable \"negative_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/alu.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1666615478291 "|procesor|control:control_instance|data_unit:data_unit_instance|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "negative_flag alu.v(24) " "Inferred latch for \"negative_flag\" at alu.v(24)" {  } { { "alu.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666615478291 "|procesor|control:control_instance|data_unit:data_unit_instance|alu:alu_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram control:control_instance\|data_unit:data_unit_instance\|ram:ram_instance " "Elaborating entity \"ram\" for hierarchy \"control:control_instance\|data_unit:data_unit_instance\|ram:ram_instance\"" {  } { { "data_unit.v" "ram_instance" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/data_unit.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666615478292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory control:control_instance\|instruction_memory:instruction_memory_instance " "Elaborating entity \"instruction_memory\" for hierarchy \"control:control_instance\|instruction_memory:instruction_memory_instance\"" {  } { { "control.v" "instruction_memory_instance" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/control.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666615478306 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "3 0 63 instruction_memory.v(13) " "Verilog HDL warning at instruction_memory.v(13): number of words (3) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "instruction_memory.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/instruction_memory.v" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1666615478307 "|procesor|control:control_instance|instruction_memory:instruction_memory_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 instruction_memory.v(11) " "Net \"rom.data_a\" at instruction_memory.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/instruction_memory.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1666615478308 "|procesor|control:control_instance|instruction_memory:instruction_memory_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 instruction_memory.v(11) " "Net \"rom.waddr_a\" at instruction_memory.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/instruction_memory.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1666615478308 "|procesor|control:control_instance|instruction_memory:instruction_memory_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 instruction_memory.v(11) " "Net \"rom.we_a\" at instruction_memory.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/instruction_memory.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1666615478309 "|procesor|control:control_instance|instruction_memory:instruction_memory_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc control:control_instance\|pc:pc_instance " "Elaborating entity \"pc\" for hierarchy \"control:control_instance\|pc:pc_instance\"" {  } { { "control.v" "pc_instance" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/control.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666615478319 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pc.v(23) " "Verilog HDL assignment warning at pc.v(23): truncated value with size 32 to match size of target (6)" {  } { { "pc.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/pc.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666615478320 "|procesor|control:control_instance|pc:pc_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register shift_register:shift_register_instance " "Elaborating entity \"shift_register\" for hierarchy \"shift_register:shift_register_instance\"" {  } { { "procesor.v" "shift_register_instance" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/procesor.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666615478322 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "control:control_instance\|data_unit:data_unit_instance\|ram:ram_instance\|ram_data_rtl_0 " "Inferred RAM node \"control:control_instance\|data_unit:data_unit_instance\|ram:ram_instance\|ram_data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1666615478574 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "control:control_instance\|instruction_memory:instruction_memory_instance\|rom " "RAM logic \"control:control_instance\|instruction_memory:instruction_memory_instance\|rom\" is uninferred due to inappropriate RAM size" {  } { { "instruction_memory.v" "rom" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/instruction_memory.v" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1666615478576 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1666615478576 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/db/procesor.ram0_instruction_memory_d444ac8b.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/db/procesor.ram0_instruction_memory_d444ac8b.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1666615478578 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "control:control_instance\|data_unit:data_unit_instance\|ram:ram_instance\|ram_data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"control:control_instance\|data_unit:data_unit_instance\|ram:ram_instance\|ram_data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1666615478635 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1666615478635 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1666615478635 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1666615478635 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1666615478635 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1666615478635 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1666615478635 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1666615478635 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1666615478635 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1666615478635 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1666615478635 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1666615478635 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1666615478635 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1666615478635 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/procesor.ram0_ram_a508bb83.hdl.mif " "Parameter INIT_FILE set to db/procesor.ram0_ram_a508bb83.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1666615478635 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1666615478635 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1666615478635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:control_instance\|data_unit:data_unit_instance\|ram:ram_instance\|altsyncram:ram_data_rtl_0 " "Elaborated megafunction instantiation \"control:control_instance\|data_unit:data_unit_instance\|ram:ram_instance\|altsyncram:ram_data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666615478700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:control_instance\|data_unit:data_unit_instance\|ram:ram_instance\|altsyncram:ram_data_rtl_0 " "Instantiated megafunction \"control:control_instance\|data_unit:data_unit_instance\|ram:ram_instance\|altsyncram:ram_data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666615478700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666615478700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666615478700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666615478700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666615478700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666615478700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666615478700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666615478700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666615478700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666615478700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666615478700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666615478700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666615478700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666615478700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/procesor.ram0_ram_a508bb83.hdl.mif " "Parameter \"INIT_FILE\" = \"db/procesor.ram0_ram_a508bb83.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666615478700 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1666615478700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9lf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9lf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9lf1 " "Found entity 1: altsyncram_9lf1" {  } { { "db/altsyncram_9lf1.tdf" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/db/altsyncram_9lf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666615478751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666615478751 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:control_instance\|data_unit:data_unit_instance\|ram:ram_instance\|altsyncram:ram_data_rtl_0\|altsyncram_9lf1:auto_generated\|ram_block1a0 " "Synthesized away node \"control:control_instance\|data_unit:data_unit_instance\|ram:ram_instance\|altsyncram:ram_data_rtl_0\|altsyncram_9lf1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_9lf1.tdf" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/db/altsyncram_9lf1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_unit.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/data_unit.v" 56 0 0 } } { "control.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/control.v" 37 0 0 } } { "procesor.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/procesor.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666615478913 "|procesor|control:control_instance|data_unit:data_unit_instance|ram:ram_instance|altsyncram:ram_data_rtl_0|altsyncram_9lf1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:control_instance\|data_unit:data_unit_instance\|ram:ram_instance\|altsyncram:ram_data_rtl_0\|altsyncram_9lf1:auto_generated\|ram_block1a1 " "Synthesized away node \"control:control_instance\|data_unit:data_unit_instance\|ram:ram_instance\|altsyncram:ram_data_rtl_0\|altsyncram_9lf1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_9lf1.tdf" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/db/altsyncram_9lf1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_unit.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/data_unit.v" 56 0 0 } } { "control.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/control.v" 37 0 0 } } { "procesor.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/procesor.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666615478913 "|procesor|control:control_instance|data_unit:data_unit_instance|ram:ram_instance|altsyncram:ram_data_rtl_0|altsyncram_9lf1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:control_instance\|data_unit:data_unit_instance\|ram:ram_instance\|altsyncram:ram_data_rtl_0\|altsyncram_9lf1:auto_generated\|ram_block1a2 " "Synthesized away node \"control:control_instance\|data_unit:data_unit_instance\|ram:ram_instance\|altsyncram:ram_data_rtl_0\|altsyncram_9lf1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_9lf1.tdf" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/db/altsyncram_9lf1.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_unit.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/data_unit.v" 56 0 0 } } { "control.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/control.v" 37 0 0 } } { "procesor.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/procesor.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666615478913 "|procesor|control:control_instance|data_unit:data_unit_instance|ram:ram_instance|altsyncram:ram_data_rtl_0|altsyncram_9lf1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:control_instance\|data_unit:data_unit_instance\|ram:ram_instance\|altsyncram:ram_data_rtl_0\|altsyncram_9lf1:auto_generated\|ram_block1a3 " "Synthesized away node \"control:control_instance\|data_unit:data_unit_instance\|ram:ram_instance\|altsyncram:ram_data_rtl_0\|altsyncram_9lf1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_9lf1.tdf" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/db/altsyncram_9lf1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_unit.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/data_unit.v" 56 0 0 } } { "control.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/control.v" 37 0 0 } } { "procesor.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/procesor.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666615478913 "|procesor|control:control_instance|data_unit:data_unit_instance|ram:ram_instance|altsyncram:ram_data_rtl_0|altsyncram_9lf1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:control_instance\|data_unit:data_unit_instance\|ram:ram_instance\|altsyncram:ram_data_rtl_0\|altsyncram_9lf1:auto_generated\|ram_block1a4 " "Synthesized away node \"control:control_instance\|data_unit:data_unit_instance\|ram:ram_instance\|altsyncram:ram_data_rtl_0\|altsyncram_9lf1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_9lf1.tdf" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/db/altsyncram_9lf1.tdf" 164 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_unit.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/data_unit.v" 56 0 0 } } { "control.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/control.v" 37 0 0 } } { "procesor.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/procesor.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666615478913 "|procesor|control:control_instance|data_unit:data_unit_instance|ram:ram_instance|altsyncram:ram_data_rtl_0|altsyncram_9lf1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:control_instance\|data_unit:data_unit_instance\|ram:ram_instance\|altsyncram:ram_data_rtl_0\|altsyncram_9lf1:auto_generated\|ram_block1a5 " "Synthesized away node \"control:control_instance\|data_unit:data_unit_instance\|ram:ram_instance\|altsyncram:ram_data_rtl_0\|altsyncram_9lf1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_9lf1.tdf" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/db/altsyncram_9lf1.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_unit.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/data_unit.v" 56 0 0 } } { "control.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/control.v" 37 0 0 } } { "procesor.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/procesor.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666615478913 "|procesor|control:control_instance|data_unit:data_unit_instance|ram:ram_instance|altsyncram:ram_data_rtl_0|altsyncram_9lf1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:control_instance\|data_unit:data_unit_instance\|ram:ram_instance\|altsyncram:ram_data_rtl_0\|altsyncram_9lf1:auto_generated\|ram_block1a6 " "Synthesized away node \"control:control_instance\|data_unit:data_unit_instance\|ram:ram_instance\|altsyncram:ram_data_rtl_0\|altsyncram_9lf1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_9lf1.tdf" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/db/altsyncram_9lf1.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_unit.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/data_unit.v" 56 0 0 } } { "control.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/control.v" 37 0 0 } } { "procesor.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/procesor.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666615478913 "|procesor|control:control_instance|data_unit:data_unit_instance|ram:ram_instance|altsyncram:ram_data_rtl_0|altsyncram_9lf1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:control_instance\|data_unit:data_unit_instance\|ram:ram_instance\|altsyncram:ram_data_rtl_0\|altsyncram_9lf1:auto_generated\|ram_block1a7 " "Synthesized away node \"control:control_instance\|data_unit:data_unit_instance\|ram:ram_instance\|altsyncram:ram_data_rtl_0\|altsyncram_9lf1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_9lf1.tdf" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/db/altsyncram_9lf1.tdf" 260 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_unit.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/data_unit.v" 56 0 0 } } { "control.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/control.v" 37 0 0 } } { "procesor.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/procesor.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666615478913 "|procesor|control:control_instance|data_unit:data_unit_instance|ram:ram_instance|altsyncram:ram_data_rtl_0|altsyncram_9lf1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1666615478913 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1666615478913 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1666615478958 ""}
{ "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND_HDR" "" "Reduced the following open-drain buffers that are fed by GND" { { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "shift_register:shift_register_instance\|output_data shift_output_data " "Reduced fanout from the always-enabled open-drain buffer \"shift_register:shift_register_instance\|output_data\" to the output pin \"shift_output_data\" to GND" {  } { { "shift_register.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/shift_register.v" 11 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Quartus II" 0 -1 1666615478970 ""}  } {  } 0 13030 "Reduced the following open-drain buffers that are fed by GND" 0 0 "Quartus II" 0 -1 1666615478970 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "shift_output_data GND " "Pin \"shift_output_data\" is stuck at GND" {  } { { "procesor.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/procesor.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666615478982 "|procesor|shift_output_data"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1666615478982 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "43 " "43 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1666615478998 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/output_files/procesor.map.smsg " "Generated suppressed messages file C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/output_files/procesor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1666615479042 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1666615479150 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666615479150 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "procesor.v" "" { Text "C:/Users/paulo/OneDrive/Documentos/faculdade/2022.2/arquitetura/procesor.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666615479194 "|procesor|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1666615479194 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1666615479195 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1666615479195 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1666615479195 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "372 " "Peak virtual memory: 372 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666615479229 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 24 09:44:39 2022 " "Processing ended: Mon Oct 24 09:44:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666615479229 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666615479229 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666615479229 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666615479229 ""}
