<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab08_skel.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cpu_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="cpu_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="timer_unit_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1608047800" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1608047800">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1608047800" xil_pn:in_ck="1646824726520908971" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1608047800">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="bus_interface_unit.v"/>
      <outfile xil_pn:name="control_unit.v"/>
      <outfile xil_pn:name="cpu.v"/>
      <outfile xil_pn:name="cpu_test.v"/>
      <outfile xil_pn:name="decode_unit.v"/>
      <outfile xil_pn:name="defines.vh"/>
      <outfile xil_pn:name="gpio.v"/>
      <outfile xil_pn:name="gpio_unit.v"/>
      <outfile xil_pn:name="nexys_top.v"/>
      <outfile xil_pn:name="reg_file_interface_unit.v"/>
      <outfile xil_pn:name="register_file.v"/>
      <outfile xil_pn:name="rom.v"/>
      <outfile xil_pn:name="signal_generation_unit.v"/>
      <outfile xil_pn:name="sram.v"/>
      <outfile xil_pn:name="state_machine.v"/>
      <outfile xil_pn:name="timer_unit.v"/>
    </transform>
    <transform xil_pn:end_ts="1608047800" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4854632453755880546" xil_pn:start_ts="1608047800">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608047800" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8323684045807038628" xil_pn:start_ts="1608047800">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608047800" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="806006984981488237" xil_pn:start_ts="1608047800">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608047800" xil_pn:in_ck="1646824726520908971" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1608047800">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="bus_interface_unit.v"/>
      <outfile xil_pn:name="control_unit.v"/>
      <outfile xil_pn:name="cpu.v"/>
      <outfile xil_pn:name="cpu_test.v"/>
      <outfile xil_pn:name="decode_unit.v"/>
      <outfile xil_pn:name="defines.vh"/>
      <outfile xil_pn:name="gpio.v"/>
      <outfile xil_pn:name="gpio_unit.v"/>
      <outfile xil_pn:name="nexys_top.v"/>
      <outfile xil_pn:name="reg_file_interface_unit.v"/>
      <outfile xil_pn:name="register_file.v"/>
      <outfile xil_pn:name="rom.v"/>
      <outfile xil_pn:name="signal_generation_unit.v"/>
      <outfile xil_pn:name="sram.v"/>
      <outfile xil_pn:name="state_machine.v"/>
      <outfile xil_pn:name="timer_unit.v"/>
    </transform>
    <transform xil_pn:end_ts="1608047806" xil_pn:in_ck="1646824726520908971" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-875263202930298469" xil_pn:start_ts="1608047800">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="cpu_test_beh.prj"/>
      <outfile xil_pn:name="cpu_test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1608047806" xil_pn:in_ck="8571220969298292022" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7265499813963867794" xil_pn:start_ts="1608047806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="cpu_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
