// Seed: 1127489047
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    input logic id_1,
    input id_2,
    output logic id_3,
    input logic id_4,
    input logic id_5,
    input id_6
);
  type_11(
      1'b0
  );
endmodule
