ARM GAS  /tmp/ccXyn9dc.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"system_stm32f4xx.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SystemInit,"ax",%progbits
  18              		.align	1
  19              		.global	SystemInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	SystemInit:
  26              	.LFB119:
  27              		.file 1 "USER/system_stm32f4xx.c"
   1:USER/system_stm32f4xx.c **** /**
   2:USER/system_stm32f4xx.c ****   ******************************************************************************
   3:USER/system_stm32f4xx.c ****   * @file    system_stm32f4xx.c
   4:USER/system_stm32f4xx.c ****   * @author  MCD Application Team
   5:USER/system_stm32f4xx.c ****   * @brief   CMSIS Cortex-M4 Device Peripheral Access Layer System Source File.
   6:USER/system_stm32f4xx.c ****   *
   7:USER/system_stm32f4xx.c ****   *   This file provides two functions and one global variable to be called from 
   8:USER/system_stm32f4xx.c ****   *   user application:
   9:USER/system_stm32f4xx.c ****   *      - SystemInit(): This function is called at startup just after reset and 
  10:USER/system_stm32f4xx.c ****   *                      before branch to main program. This call is made inside
  11:USER/system_stm32f4xx.c ****   *                      the "startup_stm32f4xx.s" file.
  12:USER/system_stm32f4xx.c ****   *
  13:USER/system_stm32f4xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  14:USER/system_stm32f4xx.c ****   *                                  by the user application to setup the SysTick 
  15:USER/system_stm32f4xx.c ****   *                                  timer or configure other parameters.
  16:USER/system_stm32f4xx.c ****   *                                     
  17:USER/system_stm32f4xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:USER/system_stm32f4xx.c ****   *                                 be called whenever the core clock is changed
  19:USER/system_stm32f4xx.c ****   *                                 during program execution.
  20:USER/system_stm32f4xx.c ****   *
  21:USER/system_stm32f4xx.c ****   *
  22:USER/system_stm32f4xx.c ****   ******************************************************************************
  23:USER/system_stm32f4xx.c ****   * @attention
  24:USER/system_stm32f4xx.c ****   *
  25:USER/system_stm32f4xx.c ****   * <h2><center>&copy; COPYRIGHT 2017 STMicroelectronics </center></h2>
  26:USER/system_stm32f4xx.c ****   *
  27:USER/system_stm32f4xx.c ****   * Redistribution and use in source and binary forms, with or without modification,
  28:USER/system_stm32f4xx.c ****   * are permitted provided that the following conditions are met:
  29:USER/system_stm32f4xx.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  30:USER/system_stm32f4xx.c ****   *      this list of conditions and the following disclaimer.
  31:USER/system_stm32f4xx.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
ARM GAS  /tmp/ccXyn9dc.s 			page 2


  32:USER/system_stm32f4xx.c ****   *      this list of conditions and the following disclaimer in the documentation
  33:USER/system_stm32f4xx.c ****   *      and/or other materials provided with the distribution.
  34:USER/system_stm32f4xx.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  35:USER/system_stm32f4xx.c ****   *      may be used to endorse or promote products derived from this software
  36:USER/system_stm32f4xx.c ****   *      without specific prior written permission.
  37:USER/system_stm32f4xx.c ****   *
  38:USER/system_stm32f4xx.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  39:USER/system_stm32f4xx.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  40:USER/system_stm32f4xx.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  41:USER/system_stm32f4xx.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  42:USER/system_stm32f4xx.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  43:USER/system_stm32f4xx.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  44:USER/system_stm32f4xx.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  45:USER/system_stm32f4xx.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  46:USER/system_stm32f4xx.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  47:USER/system_stm32f4xx.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  48:USER/system_stm32f4xx.c ****   *
  49:USER/system_stm32f4xx.c ****   ******************************************************************************
  50:USER/system_stm32f4xx.c ****   */
  51:USER/system_stm32f4xx.c **** 
  52:USER/system_stm32f4xx.c **** /** @addtogroup CMSIS
  53:USER/system_stm32f4xx.c ****   * @{
  54:USER/system_stm32f4xx.c ****   */
  55:USER/system_stm32f4xx.c **** 
  56:USER/system_stm32f4xx.c **** /** @addtogroup stm32f4xx_system
  57:USER/system_stm32f4xx.c ****   * @{
  58:USER/system_stm32f4xx.c ****   */  
  59:USER/system_stm32f4xx.c ****   
  60:USER/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Includes
  61:USER/system_stm32f4xx.c ****   * @{
  62:USER/system_stm32f4xx.c ****   */
  63:USER/system_stm32f4xx.c **** 
  64:USER/system_stm32f4xx.c **** #include "stm32f4xx.h"
  65:USER/system_stm32f4xx.c **** 
  66:USER/system_stm32f4xx.c **** #if !defined  (HSE_VALUE) 
  67:USER/system_stm32f4xx.c ****   #define HSE_VALUE    ((uint32_t)25000000) /*!< Default value of the External oscillator in Hz */
  68:USER/system_stm32f4xx.c **** #endif /* HSE_VALUE */
  69:USER/system_stm32f4xx.c **** 
  70:USER/system_stm32f4xx.c **** #if !defined  (HSI_VALUE)
  71:USER/system_stm32f4xx.c ****   #define HSI_VALUE    ((uint32_t)16000000) /*!< Value of the Internal oscillator in Hz*/
  72:USER/system_stm32f4xx.c **** #endif /* HSI_VALUE */
  73:USER/system_stm32f4xx.c **** 
  74:USER/system_stm32f4xx.c **** /**
  75:USER/system_stm32f4xx.c ****   * @}
  76:USER/system_stm32f4xx.c ****   */
  77:USER/system_stm32f4xx.c **** 
  78:USER/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_TypesDefinitions
  79:USER/system_stm32f4xx.c ****   * @{
  80:USER/system_stm32f4xx.c ****   */
  81:USER/system_stm32f4xx.c **** 
  82:USER/system_stm32f4xx.c **** /**
  83:USER/system_stm32f4xx.c ****   * @}
  84:USER/system_stm32f4xx.c ****   */
  85:USER/system_stm32f4xx.c **** 
  86:USER/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Defines
  87:USER/system_stm32f4xx.c ****   * @{
  88:USER/system_stm32f4xx.c ****   */
ARM GAS  /tmp/ccXyn9dc.s 			page 3


  89:USER/system_stm32f4xx.c **** 
  90:USER/system_stm32f4xx.c **** /************************* Miscellaneous Configuration ************************/
  91:USER/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to use external SDRAM mounted
  92:USER/system_stm32f4xx.c ****      on DK as data memory  */
  93:USER/system_stm32f4xx.c **** /* #define DATA_IN_ExtSDRAM */
  94:USER/system_stm32f4xx.c **** 
  95:USER/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
  96:USER/system_stm32f4xx.c ****      Internal SRAM. */
  97:USER/system_stm32f4xx.c **** /* #define VECT_TAB_SRAM */
  98:USER/system_stm32f4xx.c **** #define VECT_TAB_OFFSET  0x00 /*!< Vector Table base offset field. 
  99:USER/system_stm32f4xx.c ****                                    This value must be a multiple of 0x200. */
 100:USER/system_stm32f4xx.c **** /******************************************************************************/
 101:USER/system_stm32f4xx.c **** 
 102:USER/system_stm32f4xx.c **** /**
 103:USER/system_stm32f4xx.c ****   * @}
 104:USER/system_stm32f4xx.c ****   */
 105:USER/system_stm32f4xx.c **** 
 106:USER/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Macros
 107:USER/system_stm32f4xx.c ****   * @{
 108:USER/system_stm32f4xx.c ****   */
 109:USER/system_stm32f4xx.c **** 
 110:USER/system_stm32f4xx.c **** /**
 111:USER/system_stm32f4xx.c ****   * @}
 112:USER/system_stm32f4xx.c ****   */
 113:USER/system_stm32f4xx.c **** 
 114:USER/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Variables
 115:USER/system_stm32f4xx.c ****   * @{
 116:USER/system_stm32f4xx.c ****   */
 117:USER/system_stm32f4xx.c ****   /* This variable is updated in three ways:
 118:USER/system_stm32f4xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 119:USER/system_stm32f4xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 120:USER/system_stm32f4xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency 
 121:USER/system_stm32f4xx.c ****          Note: If you use this function to configure the system clock; then there
 122:USER/system_stm32f4xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 123:USER/system_stm32f4xx.c ****                variable is updated automatically.
 124:USER/system_stm32f4xx.c ****   */
 125:USER/system_stm32f4xx.c **** uint32_t SystemCoreClock = 16000000;
 126:USER/system_stm32f4xx.c **** const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 127:USER/system_stm32f4xx.c **** const uint8_t APBPrescTable[8]  = {0, 0, 0, 0, 1, 2, 3, 4};
 128:USER/system_stm32f4xx.c **** /**
 129:USER/system_stm32f4xx.c ****   * @}
 130:USER/system_stm32f4xx.c ****   */
 131:USER/system_stm32f4xx.c ****   
 132:USER/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_FunctionPrototypes
 133:USER/system_stm32f4xx.c ****   * @{
 134:USER/system_stm32f4xx.c ****   */
 135:USER/system_stm32f4xx.c **** #if defined (DATA_IN_ExtSDRAM)
 136:USER/system_stm32f4xx.c ****   static void SystemInit_ExtMemCtl(void); 
 137:USER/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSDRAM */
 138:USER/system_stm32f4xx.c **** 
 139:USER/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_FunctionPrototypes
 140:USER/system_stm32f4xx.c ****   * @{
 141:USER/system_stm32f4xx.c ****   */
 142:USER/system_stm32f4xx.c **** 
 143:USER/system_stm32f4xx.c **** /**
 144:USER/system_stm32f4xx.c ****   * @}
 145:USER/system_stm32f4xx.c ****   */
ARM GAS  /tmp/ccXyn9dc.s 			page 4


 146:USER/system_stm32f4xx.c **** 
 147:USER/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Functions
 148:USER/system_stm32f4xx.c ****   * @{
 149:USER/system_stm32f4xx.c ****   */
 150:USER/system_stm32f4xx.c **** 
 151:USER/system_stm32f4xx.c **** /**
 152:USER/system_stm32f4xx.c ****   * @brief  Setup the microcontroller system
 153:USER/system_stm32f4xx.c ****   *         Initialize the FPU setting, vector table location and External memory 
 154:USER/system_stm32f4xx.c ****   *         configuration.
 155:USER/system_stm32f4xx.c ****   * @param  None
 156:USER/system_stm32f4xx.c ****   * @retval None
 157:USER/system_stm32f4xx.c ****   */
 158:USER/system_stm32f4xx.c **** void SystemInit(void)
 159:USER/system_stm32f4xx.c **** {
  28              		.loc 1 159 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 160:USER/system_stm32f4xx.c ****   /* FPU settings ------------------------------------------------------------*/
 161:USER/system_stm32f4xx.c ****   #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 162:USER/system_stm32f4xx.c ****     SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  33              		.loc 1 162 0
  34 0000 0F49     		ldr	r1, .L2
  35 0002 D1F88830 		ldr	r3, [r1, #136]
  36 0006 43F47003 		orr	r3, r3, #15728640
  37 000a C1F88830 		str	r3, [r1, #136]
 163:USER/system_stm32f4xx.c ****   #endif
 164:USER/system_stm32f4xx.c ****   /* Reset the RCC clock configuration to the default reset state ------------*/
 165:USER/system_stm32f4xx.c ****   /* Set HSION bit */
 166:USER/system_stm32f4xx.c ****   RCC->CR |= (uint32_t)0x00000001;
  38              		.loc 1 166 0
  39 000e 0D4B     		ldr	r3, .L2+4
  40 0010 1A68     		ldr	r2, [r3]
  41 0012 42F00102 		orr	r2, r2, #1
  42 0016 1A60     		str	r2, [r3]
 167:USER/system_stm32f4xx.c **** 
 168:USER/system_stm32f4xx.c ****   /* Reset CFGR register */
 169:USER/system_stm32f4xx.c ****   RCC->CFGR = 0x00000000;
  43              		.loc 1 169 0
  44 0018 0020     		movs	r0, #0
  45 001a 9860     		str	r0, [r3, #8]
 170:USER/system_stm32f4xx.c **** 
 171:USER/system_stm32f4xx.c ****   /* Reset HSEON, CSSON and PLLON bits */
 172:USER/system_stm32f4xx.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
  46              		.loc 1 172 0
  47 001c 1A68     		ldr	r2, [r3]
  48 001e 22F08472 		bic	r2, r2, #17301504
  49 0022 22F48032 		bic	r2, r2, #65536
  50 0026 1A60     		str	r2, [r3]
 173:USER/system_stm32f4xx.c **** 
 174:USER/system_stm32f4xx.c ****   /* Reset PLLCFGR register */
 175:USER/system_stm32f4xx.c ****   RCC->PLLCFGR = 0x24003010;
  51              		.loc 1 175 0
  52 0028 074A     		ldr	r2, .L2+8
  53 002a 5A60     		str	r2, [r3, #4]
 176:USER/system_stm32f4xx.c **** 
ARM GAS  /tmp/ccXyn9dc.s 			page 5


 177:USER/system_stm32f4xx.c ****   /* Reset HSEBYP bit */
 178:USER/system_stm32f4xx.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
  54              		.loc 1 178 0
  55 002c 1A68     		ldr	r2, [r3]
  56 002e 22F48022 		bic	r2, r2, #262144
  57 0032 1A60     		str	r2, [r3]
 179:USER/system_stm32f4xx.c **** 
 180:USER/system_stm32f4xx.c ****   /* Disable all interrupts */
 181:USER/system_stm32f4xx.c ****   RCC->CIR = 0x00000000;
  58              		.loc 1 181 0
  59 0034 D860     		str	r0, [r3, #12]
 182:USER/system_stm32f4xx.c ****   
 183:USER/system_stm32f4xx.c **** #if defined (DATA_IN_ExtSDRAM)
 184:USER/system_stm32f4xx.c ****   SystemInit_ExtMemCtl(); 
 185:USER/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSDRAM */
 186:USER/system_stm32f4xx.c **** 
 187:USER/system_stm32f4xx.c ****   /* Configure the Vector Table location add offset address ------------------*/
 188:USER/system_stm32f4xx.c **** #ifdef VECT_TAB_SRAM
 189:USER/system_stm32f4xx.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 190:USER/system_stm32f4xx.c **** #else
 191:USER/system_stm32f4xx.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
  60              		.loc 1 191 0
  61 0036 4FF00063 		mov	r3, #134217728
  62 003a 8B60     		str	r3, [r1, #8]
  63 003c 7047     		bx	lr
  64              	.L3:
  65 003e 00BF     		.align	2
  66              	.L2:
  67 0040 00ED00E0 		.word	-536810240
  68 0044 00380240 		.word	1073887232
  69 0048 10300024 		.word	603992080
  70              		.cfi_endproc
  71              	.LFE119:
  73              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
  74              		.align	1
  75              		.global	SystemCoreClockUpdate
  76              		.syntax unified
  77              		.thumb
  78              		.thumb_func
  79              		.fpu fpv4-sp-d16
  81              	SystemCoreClockUpdate:
  82              	.LFB120:
 192:USER/system_stm32f4xx.c **** #endif
 193:USER/system_stm32f4xx.c **** }
 194:USER/system_stm32f4xx.c **** 
 195:USER/system_stm32f4xx.c **** /**
 196:USER/system_stm32f4xx.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
 197:USER/system_stm32f4xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 198:USER/system_stm32f4xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 199:USER/system_stm32f4xx.c ****   *         other parameters.
 200:USER/system_stm32f4xx.c ****   *           
 201:USER/system_stm32f4xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 202:USER/system_stm32f4xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 203:USER/system_stm32f4xx.c ****   *         based on this variable will be incorrect.         
 204:USER/system_stm32f4xx.c ****   *     
 205:USER/system_stm32f4xx.c ****   * @note   - The system frequency computed by this function is not the real 
 206:USER/system_stm32f4xx.c ****   *           frequency in the chip. It is calculated based on the predefined 
ARM GAS  /tmp/ccXyn9dc.s 			page 6


 207:USER/system_stm32f4xx.c ****   *           constant and the selected clock source:
 208:USER/system_stm32f4xx.c ****   *             
 209:USER/system_stm32f4xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 210:USER/system_stm32f4xx.c ****   *                                              
 211:USER/system_stm32f4xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 212:USER/system_stm32f4xx.c ****   *                          
 213:USER/system_stm32f4xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 214:USER/system_stm32f4xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 215:USER/system_stm32f4xx.c ****   *         
 216:USER/system_stm32f4xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
 217:USER/system_stm32f4xx.c ****   *             16 MHz) but the real value may vary depending on the variations
 218:USER/system_stm32f4xx.c ****   *             in voltage and temperature.   
 219:USER/system_stm32f4xx.c ****   *    
 220:USER/system_stm32f4xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f4xx_hal_conf.h file (its value
 221:USER/system_stm32f4xx.c ****   *              depends on the application requirements), user has to ensure that HSE_VALUE
 222:USER/system_stm32f4xx.c ****   *              is same as the real frequency of the crystal used. Otherwise, this function
 223:USER/system_stm32f4xx.c ****   *              may have wrong result.
 224:USER/system_stm32f4xx.c ****   *                
 225:USER/system_stm32f4xx.c ****   *         - The result of this function could be not correct when using fractional
 226:USER/system_stm32f4xx.c ****   *           value for HSE crystal.
 227:USER/system_stm32f4xx.c ****   *     
 228:USER/system_stm32f4xx.c ****   * @param  None
 229:USER/system_stm32f4xx.c ****   * @retval None
 230:USER/system_stm32f4xx.c ****   */
 231:USER/system_stm32f4xx.c **** void SystemCoreClockUpdate(void)
 232:USER/system_stm32f4xx.c **** {
  83              		.loc 1 232 0
  84              		.cfi_startproc
  85              		@ args = 0, pretend = 0, frame = 0
  86              		@ frame_needed = 0, uses_anonymous_args = 0
  87              		@ link register save eliminated.
  88              	.LVL0:
 233:USER/system_stm32f4xx.c ****   uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 234:USER/system_stm32f4xx.c ****   
 235:USER/system_stm32f4xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 236:USER/system_stm32f4xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
  89              		.loc 1 236 0
  90 0000 224B     		ldr	r3, .L14
  91 0002 9B68     		ldr	r3, [r3, #8]
  92 0004 03F00C03 		and	r3, r3, #12
  93              	.LVL1:
 237:USER/system_stm32f4xx.c **** 
 238:USER/system_stm32f4xx.c ****   switch (tmp)
  94              		.loc 1 238 0
  95 0008 042B     		cmp	r3, #4
  96 000a 14D0     		beq	.L6
  97 000c 082B     		cmp	r3, #8
  98 000e 16D0     		beq	.L7
  99 0010 1BB1     		cbz	r3, .L13
 239:USER/system_stm32f4xx.c ****   {
 240:USER/system_stm32f4xx.c ****     case 0x00:  /* HSI used as system clock source */
 241:USER/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
 242:USER/system_stm32f4xx.c ****       break;
 243:USER/system_stm32f4xx.c ****     case 0x04:  /* HSE used as system clock source */
 244:USER/system_stm32f4xx.c ****       SystemCoreClock = HSE_VALUE;
 245:USER/system_stm32f4xx.c ****       break;
 246:USER/system_stm32f4xx.c ****     case 0x08:  /* PLL used as system clock source */
ARM GAS  /tmp/ccXyn9dc.s 			page 7


 247:USER/system_stm32f4xx.c **** 
 248:USER/system_stm32f4xx.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
 249:USER/system_stm32f4xx.c ****          SYSCLK = PLL_VCO / PLL_P
 250:USER/system_stm32f4xx.c ****          */    
 251:USER/system_stm32f4xx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 252:USER/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 253:USER/system_stm32f4xx.c ****       
 254:USER/system_stm32f4xx.c ****       if (pllsource != 0)
 255:USER/system_stm32f4xx.c ****       {
 256:USER/system_stm32f4xx.c ****         /* HSE used as PLL clock source */
 257:USER/system_stm32f4xx.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 258:USER/system_stm32f4xx.c ****       }
 259:USER/system_stm32f4xx.c ****       else
 260:USER/system_stm32f4xx.c ****       {
 261:USER/system_stm32f4xx.c ****         /* HSI used as PLL clock source */
 262:USER/system_stm32f4xx.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 263:USER/system_stm32f4xx.c ****       }
 264:USER/system_stm32f4xx.c **** 
 265:USER/system_stm32f4xx.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 266:USER/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 267:USER/system_stm32f4xx.c ****       break;
 268:USER/system_stm32f4xx.c ****     default:
 269:USER/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
 100              		.loc 1 269 0
 101 0012 1F4A     		ldr	r2, .L14+4
 102 0014 1F4B     		ldr	r3, .L14+8
 103              	.LVL2:
 104 0016 1A60     		str	r2, [r3]
 270:USER/system_stm32f4xx.c ****       break;
 105              		.loc 1 270 0
 106 0018 02E0     		b	.L9
 107              	.LVL3:
 108              	.L13:
 241:USER/system_stm32f4xx.c ****       break;
 109              		.loc 1 241 0
 110 001a 1D4A     		ldr	r2, .L14+4
 111 001c 1D4B     		ldr	r3, .L14+8
 112              	.LVL4:
 113 001e 1A60     		str	r2, [r3]
 114              	.LVL5:
 115              	.L9:
 271:USER/system_stm32f4xx.c ****   }
 272:USER/system_stm32f4xx.c ****   /* Compute HCLK frequency --------------------------------------------------*/
 273:USER/system_stm32f4xx.c ****   /* Get HCLK prescaler */
 274:USER/system_stm32f4xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 116              		.loc 1 274 0
 117 0020 1A4B     		ldr	r3, .L14
 118 0022 9B68     		ldr	r3, [r3, #8]
 119 0024 C3F30313 		ubfx	r3, r3, #4, #4
 120 0028 1B4A     		ldr	r2, .L14+12
 121 002a D15C     		ldrb	r1, [r2, r3]	@ zero_extendqisi2
 122              	.LVL6:
 275:USER/system_stm32f4xx.c ****   /* HCLK frequency */
 276:USER/system_stm32f4xx.c ****   SystemCoreClock >>= tmp;
 123              		.loc 1 276 0
 124 002c 194A     		ldr	r2, .L14+8
 125 002e 1368     		ldr	r3, [r2]
ARM GAS  /tmp/ccXyn9dc.s 			page 8


 126 0030 CB40     		lsrs	r3, r3, r1
 127 0032 1360     		str	r3, [r2]
 128 0034 7047     		bx	lr
 129              	.LVL7:
 130              	.L6:
 244:USER/system_stm32f4xx.c ****       break;
 131              		.loc 1 244 0
 132 0036 194A     		ldr	r2, .L14+16
 133 0038 164B     		ldr	r3, .L14+8
 134              	.LVL8:
 135 003a 1A60     		str	r2, [r3]
 245:USER/system_stm32f4xx.c ****     case 0x08:  /* PLL used as system clock source */
 136              		.loc 1 245 0
 137 003c F0E7     		b	.L9
 138              	.LVL9:
 139              	.L7:
 251:USER/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 140              		.loc 1 251 0
 141 003e 134B     		ldr	r3, .L14
 142              	.LVL10:
 143 0040 5A68     		ldr	r2, [r3, #4]
 144              	.LVL11:
 252:USER/system_stm32f4xx.c ****       
 145              		.loc 1 252 0
 146 0042 5B68     		ldr	r3, [r3, #4]
 147 0044 03F03F03 		and	r3, r3, #63
 148              	.LVL12:
 254:USER/system_stm32f4xx.c ****       {
 149              		.loc 1 254 0
 150 0048 12F4800F 		tst	r2, #4194304
 151 004c 13D0     		beq	.L10
 257:USER/system_stm32f4xx.c ****       }
 152              		.loc 1 257 0
 153 004e 134A     		ldr	r2, .L14+16
 154              	.LVL13:
 155 0050 B2FBF3F2 		udiv	r2, r2, r3
 156 0054 0D4B     		ldr	r3, .L14
 157              	.LVL14:
 158 0056 5B68     		ldr	r3, [r3, #4]
 159 0058 C3F38813 		ubfx	r3, r3, #6, #9
 160 005c 03FB02F3 		mul	r3, r3, r2
 161              	.LVL15:
 162              	.L11:
 265:USER/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 163              		.loc 1 265 0
 164 0060 0A4A     		ldr	r2, .L14
 165 0062 5268     		ldr	r2, [r2, #4]
 166 0064 C2F30142 		ubfx	r2, r2, #16, #2
 167 0068 0132     		adds	r2, r2, #1
 168 006a 5200     		lsls	r2, r2, #1
 169              	.LVL16:
 266:USER/system_stm32f4xx.c ****       break;
 170              		.loc 1 266 0
 171 006c B3FBF2F3 		udiv	r3, r3, r2
 172              	.LVL17:
 173 0070 084A     		ldr	r2, .L14+8
 174              	.LVL18:
ARM GAS  /tmp/ccXyn9dc.s 			page 9


 175 0072 1360     		str	r3, [r2]
 267:USER/system_stm32f4xx.c ****     default:
 176              		.loc 1 267 0
 177 0074 D4E7     		b	.L9
 178              	.LVL19:
 179              	.L10:
 262:USER/system_stm32f4xx.c ****       }
 180              		.loc 1 262 0
 181 0076 064A     		ldr	r2, .L14+4
 182              	.LVL20:
 183 0078 B2FBF3F2 		udiv	r2, r2, r3
 184 007c 034B     		ldr	r3, .L14
 185              	.LVL21:
 186 007e 5B68     		ldr	r3, [r3, #4]
 187 0080 C3F38813 		ubfx	r3, r3, #6, #9
 188 0084 03FB02F3 		mul	r3, r3, r2
 189              	.LVL22:
 190 0088 EAE7     		b	.L11
 191              	.L15:
 192 008a 00BF     		.align	2
 193              	.L14:
 194 008c 00380240 		.word	1073887232
 195 0090 0024F400 		.word	16000000
 196 0094 00000000 		.word	.LANCHOR0
 197 0098 00000000 		.word	.LANCHOR1
 198 009c 40787D01 		.word	25000000
 199              		.cfi_endproc
 200              	.LFE120:
 202              		.global	APBPrescTable
 203              		.global	AHBPrescTable
 204              		.global	SystemCoreClock
 205              		.section	.data.SystemCoreClock,"aw",%progbits
 206              		.align	2
 207              		.set	.LANCHOR0,. + 0
 210              	SystemCoreClock:
 211 0000 0024F400 		.word	16000000
 212              		.section	.rodata.AHBPrescTable,"a",%progbits
 213              		.align	2
 214              		.set	.LANCHOR1,. + 0
 217              	AHBPrescTable:
 218 0000 00       		.byte	0
 219 0001 00       		.byte	0
 220 0002 00       		.byte	0
 221 0003 00       		.byte	0
 222 0004 00       		.byte	0
 223 0005 00       		.byte	0
 224 0006 00       		.byte	0
 225 0007 00       		.byte	0
 226 0008 01       		.byte	1
 227 0009 02       		.byte	2
 228 000a 03       		.byte	3
 229 000b 04       		.byte	4
 230 000c 06       		.byte	6
 231 000d 07       		.byte	7
 232 000e 08       		.byte	8
 233 000f 09       		.byte	9
 234              		.section	.rodata.APBPrescTable,"a",%progbits
ARM GAS  /tmp/ccXyn9dc.s 			page 10


 235              		.align	2
 238              	APBPrescTable:
 239 0000 00       		.byte	0
 240 0001 00       		.byte	0
 241 0002 00       		.byte	0
 242 0003 00       		.byte	0
 243 0004 01       		.byte	1
 244 0005 02       		.byte	2
 245 0006 03       		.byte	3
 246 0007 04       		.byte	4
 247              		.text
 248              	.Letext0:
 249              		.file 2 "/opt/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/machine/_default_types.h"
 250              		.file 3 "/opt/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/_stdint.h"
 251              		.file 4 "CORE/core_cm4.h"
 252              		.file 5 "USER/system_stm32f4xx.h"
 253              		.file 6 "USER/stm32f429xx.h"
 254              		.file 7 "HALLIB/Inc/stm32f4xx_hal.h"
ARM GAS  /tmp/ccXyn9dc.s 			page 11


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32f4xx.c
     /tmp/ccXyn9dc.s:18     .text.SystemInit:0000000000000000 $t
     /tmp/ccXyn9dc.s:25     .text.SystemInit:0000000000000000 SystemInit
     /tmp/ccXyn9dc.s:67     .text.SystemInit:0000000000000040 $d
     /tmp/ccXyn9dc.s:74     .text.SystemCoreClockUpdate:0000000000000000 $t
     /tmp/ccXyn9dc.s:81     .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
     /tmp/ccXyn9dc.s:194    .text.SystemCoreClockUpdate:000000000000008c $d
     /tmp/ccXyn9dc.s:238    .rodata.APBPrescTable:0000000000000000 APBPrescTable
     /tmp/ccXyn9dc.s:217    .rodata.AHBPrescTable:0000000000000000 AHBPrescTable
     /tmp/ccXyn9dc.s:210    .data.SystemCoreClock:0000000000000000 SystemCoreClock
     /tmp/ccXyn9dc.s:206    .data.SystemCoreClock:0000000000000000 $d
     /tmp/ccXyn9dc.s:213    .rodata.AHBPrescTable:0000000000000000 $d
     /tmp/ccXyn9dc.s:235    .rodata.APBPrescTable:0000000000000000 $d
                     .debug_frame:0000000000000010 $d

NO UNDEFINED SYMBOLS
