
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _1010_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
     1    0.004858    0.035421    0.006314    2.006314 ^ rst_n (in)
                                                         rst_n (net)
                      0.035421    0.000000    2.006314 ^ input6/A (sg13g2_buf_1)
     1    0.003628    0.038668    0.095175    2.101489 ^ input6/X (sg13g2_buf_1)
                                                         net6 (net)
                      0.038668    0.000260    2.101749 ^ fanout86/A (sg13g2_buf_1)
     4    0.032464    0.213758    0.223926    2.325676 ^ fanout86/X (sg13g2_buf_1)
                                                         net86 (net)
                      0.213772    0.001443    2.327119 ^ fanout82/A (sg13g2_buf_1)
     7    0.051705    0.334054    0.377965    2.705083 ^ fanout82/X (sg13g2_buf_1)
                                                         net82 (net)
                      0.334100    0.003296    2.708379 ^ fanout81/A (sg13g2_buf_1)
     8    0.050514    0.326395    0.412024    3.120403 ^ fanout81/X (sg13g2_buf_1)
                                                         net81 (net)
                      0.326515    0.002229    3.122632 ^ fanout80/A (sg13g2_buf_1)
     8    0.052888    0.340973    0.420906    3.543538 ^ fanout80/X (sg13g2_buf_1)
                                                         net80 (net)
                      0.341115    0.003320    3.546858 ^ _1010_/RESET_B (sg13g2_dfrbpq_1)
                                              3.546858   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
     1    0.026563    0.065023    0.036353   10.036353 ^ clk (in)
                                                         clk (net)
                      0.065498    0.000000   10.036353 ^ clkbuf_0_clk/A (sg13g2_buf_16)
     8    0.151038    0.078926    0.147906   10.184259 ^ clkbuf_0_clk/X (sg13g2_buf_16)
                                                         clknet_0_clk (net)
                      0.081743    0.011435   10.195694 ^ clkbuf_3_2__f_clk/A (sg13g2_buf_16)
     6    0.024265    0.032963    0.125858   10.321552 ^ clkbuf_3_2__f_clk/X (sg13g2_buf_16)
                                                         clknet_3_2__leaf_clk (net)
                      0.032967    0.000661   10.322213 ^ _1010_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   10.072212   clock uncertainty
                                  0.000000   10.072212   clock reconvergence pessimism
                                 -0.327052    9.745160   library recovery time
                                              9.745160   data required time
---------------------------------------------------------------------------------------------
                                              9.745160   data required time
                                             -3.546858   data arrival time
---------------------------------------------------------------------------------------------
                                              6.198303   slack (MET)


Startpoint: x_int4[2] (input port clocked by clk)
Endpoint: _1007_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
     1    0.003728    0.033828    0.004864    2.004864 ^ x_int4[2] (in)
                                                         x_int4[2] (net)
                      0.033828    0.000000    2.004864 ^ input17/A (sg13g2_buf_1)
     1    0.003686    0.038951    0.094607    2.099471 ^ input17/X (sg13g2_buf_1)
                                                         net17 (net)
                      0.038952    0.000256    2.099727 ^ fanout89/A (sg13g2_buf_1)
     8    0.033060    0.217237    0.227816    2.327543 ^ fanout89/X (sg13g2_buf_1)
                                                         net89 (net)
                      0.217293    0.002889    2.330432 ^ fanout88/A (sg13g2_buf_1)
     8    0.031886    0.210698    0.296104    2.626536 ^ fanout88/X (sg13g2_buf_1)
                                                         net88 (net)
                      0.210851    0.003366    2.629902 ^ _0578_/A (sg13g2_nand2_1)
     2    0.007595    0.117114    0.158062    2.787964 v _0578_/Y (sg13g2_nand2_1)
                                                         _0123_ (net)
                      0.117114    0.000267    2.788230 v _0581_/B (sg13g2_xnor2_1)
     1    0.005506    0.095424    0.184686    2.972917 v _0581_/Y (sg13g2_xnor2_1)
                                                         _0126_ (net)
                      0.095424    0.000224    2.973141 v _0582_/B (sg13g2_xnor2_1)
     2    0.009252    0.121781    0.201570    3.174711 v _0582_/Y (sg13g2_xnor2_1)
                                                         _0127_ (net)
                      0.121782    0.000615    3.175327 v _0584_/B (sg13g2_xnor2_1)
     2    0.008610    0.121175    0.207741    3.383067 v _0584_/Y (sg13g2_xnor2_1)
                                                         _0129_ (net)
                      0.121175    0.000249    3.383316 v _0595_/A2 (sg13g2_o21ai_1)
     2    0.009507    0.195402    0.220268    3.603585 ^ _0595_/Y (sg13g2_o21ai_1)
                                                         _0139_ (net)
                      0.195402    0.000564    3.604148 ^ _0612_/A (sg13g2_xnor2_1)
     2    0.009121    0.168904    0.225122    3.829270 ^ _0612_/Y (sg13g2_xnor2_1)
                                                         _0156_ (net)
                      0.168904    0.000505    3.829776 ^ _0613_/B (sg13g2_xor2_1)
     3    0.011977    0.198852    0.278564    4.108340 ^ _0613_/X (sg13g2_xor2_1)
                                                         _0157_ (net)
                      0.198852    0.000790    4.109130 ^ _0617_/A (sg13g2_xnor2_1)
     3    0.011162    0.203690    0.246098    4.355228 ^ _0617_/Y (sg13g2_xnor2_1)
                                                         _0161_ (net)
                      0.203690    0.000598    4.355826 ^ _0624_/A2 (sg13g2_o21ai_1)
     3    0.011018    0.138004    0.198641    4.554467 v _0624_/Y (sg13g2_o21ai_1)
                                                         _0167_ (net)
                      0.138005    0.000630    4.555097 v _0680_/A2 (sg13g2_o21ai_1)
     2    0.009062    0.191521    0.222080    4.777176 ^ _0680_/Y (sg13g2_o21ai_1)
                                                         _0221_ (net)
                      0.191521    0.000508    4.777684 ^ _0682_/A (sg13g2_nand2_1)
     4    0.016924    0.197567    0.233259    5.010943 v _0682_/Y (sg13g2_nand2_1)
                                                         _0223_ (net)
                      0.197572    0.001186    5.012129 v _0838_/B2 (sg13g2_a221oi_1)
     4    0.021571    0.504581    0.523133    5.535262 ^ _0838_/Y (sg13g2_a221oi_1)
                                                         _0371_ (net)
                      0.504590    0.001672    5.536935 ^ _0868_/A1 (sg13g2_o21ai_1)
     3    0.011556    0.193578    0.300787    5.837721 v _0868_/Y (sg13g2_o21ai_1)
                                                         _0399_ (net)
                      0.193578    0.000647    5.838368 v _0882_/A1 (sg13g2_a21oi_1)
     1    0.006431    0.125745    0.183612    6.021981 ^ _0882_/Y (sg13g2_a21oi_1)
                                                         _0412_ (net)
                      0.125745    0.000269    6.022250 ^ _0888_/A (sg13g2_xnor2_1)
     1    0.003423    0.071903    0.136872    6.159122 v _0888_/Y (sg13g2_xnor2_1)
                                                         _0418_ (net)
                      0.071903    0.000135    6.159256 v _0890_/A2 (sg13g2_o21ai_1)
     1    0.002626    0.135903    0.125168    6.284425 ^ _0890_/Y (sg13g2_o21ai_1)
                                                         _0019_ (net)
                      0.135903    0.000172    6.284596 ^ _1007_/D (sg13g2_dfrbpq_1)
                                              6.284596   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
     1    0.026563    0.065023    0.036353   10.036353 ^ clk (in)
                                                         clk (net)
                      0.065498    0.000000   10.036353 ^ clkbuf_0_clk/A (sg13g2_buf_16)
     8    0.151038    0.078926    0.147906   10.184259 ^ clkbuf_0_clk/X (sg13g2_buf_16)
                                                         clknet_0_clk (net)
                      0.080107    0.007516   10.191774 ^ clkbuf_3_1__f_clk/A (sg13g2_buf_16)
     6    0.030652    0.035111    0.126859   10.318634 ^ clkbuf_3_1__f_clk/X (sg13g2_buf_16)
                                                         clknet_3_1__leaf_clk (net)
                      0.035114    0.000745   10.319380 ^ _1007_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   10.069380   clock uncertainty
                                  0.000000   10.069380   clock reconvergence pessimism
                                 -0.235817    9.833563   library setup time
                                              9.833563   data required time
---------------------------------------------------------------------------------------------
                                              9.833563   data required time
                                             -6.284596   data arrival time
---------------------------------------------------------------------------------------------
                                              3.548966   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 5 unannotated drivers.
 clkload0/Y
 clkload1/Y
 clkload2/Y
 clkload3/Y
 clkload4/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
