Fitter report for G3_r1
Tue May 14 14:30:39 2024
Quartus Prime Version 22.4.0 Build 94 12/07/2022 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Partition Summary
  6. I/O Assignment Warnings
  7. Fitter Netlist Optimizations
  8. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Fitter Summary                                                              ;
+---------------------------------+-------------------------------------------+
; Fitter Status                   ; Failed - Tue May 14 14:30:39 2024         ;
; Quartus Prime Version           ; 22.4.0 Build 94 12/07/2022 SC Pro Edition ;
; Revision Name                   ; G3_r1                                     ;
; Top-level Entity Name           ; G3                                        ;
; Family                          ; Agilex                                    ;
; Device                          ; AGFB027R24C2E2VR2                         ;
; Timing Models                   ; Preliminary                               ;
; Power Models                    ; Preliminary                               ;
; Device Status                   ; Preliminary                               ;
; Total dedicated logic registers ; 5707                                      ;
; Total pins                      ; 183 / 912 ( 20 % )                        ;
; Total block memory bits         ; 1,034,240 / 271,810,560 ( < 1 % )         ;
; Total RAM Blocks                ; 53 / 13,272 ( < 1 % )                     ;
; Total DSP Blocks                ; 0 / 8,528 ( 0 % )                         ;
; Total HSSI HPS                  ; 1 / 1 ( 100 % )                           ;
; Total PLLs                      ; 1 / 36 ( 3 % )                            ;
+---------------------------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                              ;
+------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                       ; Setting                               ; Default Value                         ;
+------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                       ; AGFB027R24C2E2VR2                     ;                                       ;
; Minimum Core Junction Temperature                                            ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                            ; 100                                   ;                                       ;
; USE CONF_DONE output                                                         ; Sdm Io16                              ; Off                                   ;
; USE PWRMGT_SCL output                                                        ; Sdm Io14                              ; Off                                   ;
; USE PWRMGT_SDA output                                                        ; Sdm Io11                              ; Off                                   ;
; USE INIT_DONE output                                                         ; Sdm Io0                               ; Off                                   ;
; Configuration clock source                                                   ; OSC_CLK_1_125MHZ                      ; INIT_INTOSC                           ;
; Active Serial clock source                                                   ; AS_FREQ_125MHZ                        ; AS_FREQ_100MHZ                        ;
; Enable parallel Assembler and Timing Analyzer during compilation             ; On                                    ; On                                    ;
; Enable compact report table                                                  ; Off                                   ; Off                                   ;
; Enable Design Assistant in the compilation flow                              ; On                                    ; On                                    ;
; Design Assistant include IP blocks                                           ; Off                                   ; Off                                   ;
; High fanout net threshold for RAM inference                                  ; 15                                    ; 15                                    ;
; Design Assistant limit on reported violations per rule                       ; 5000                                  ; 5000                                  ;
; Perform Simultaneous Multicorner Analysis                                    ; On                                    ; On                                    ;
; Optimization Mode                                                            ; Balanced                              ; Balanced                              ;
; Allow Register Retiming                                                      ; On                                    ; On                                    ;
; Allow RAM Retiming                                                           ; Off                                   ; Off                                   ;
; Allow DSP Retiming                                                           ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                             ; Normal                                ; Normal                                ;
; Placement Effort Multiplier                                                  ; 1.0                                   ; 1.0                                   ;
; Advanced Physical Synthesis                                                  ; On                                    ; On                                    ;
; VID Operation mode                                                           ; PMBus Master                          ; PMBus Master                          ;
; USE PWRMGT_ALERT output                                                      ; Off                                   ; Off                                   ;
; USE CVP_CONFDONE output                                                      ; Off                                   ; Off                                   ;
; USE SEU_ERROR output                                                         ; Off                                   ; Off                                   ;
; USE HPS_COLD_nRESET                                                          ; Off                                   ; Off                                   ;
; USE HPS warm nreset                                                          ; Off                                   ; Off                                   ;
; HPS warm reset pin mode                                                      ; BIDIRECTIONAL                         ; BIDIRECTIONAL                         ;
; HPS cold reset pin mode                                                      ; BIDIRECTIONAL                         ; BIDIRECTIONAL                         ;
; USE CATTRIP output                                                           ; Off                                   ; Off                                   ;
; USE nCATTRIP output                                                          ; Off                                   ; Off                                   ;
; USE ANTI Tampering output                                                    ; Off                                   ; Off                                   ;
; USE TAMPERDETECTION output                                                   ; Off                                   ; Off                                   ;
; USE TAMPERRESPONSESTATUS output                                              ; Off                                   ; Off                                   ;
; PCIE Calib start                                                             ; Off                                   ; Off                                   ;
; Direct to Factory Image                                                      ; Off                                   ; Off                                   ;
; USE DATA UNLOCK output                                                       ; Off                                   ; Off                                   ;
; Enable unused RX clock workaround                                            ; Off                                   ; Off                                   ;
; Preserve unused RX/TX channels                                               ; Off                                   ; Off                                   ;
; Ignore the power supply of HSSI column when preserving unused RX/TX channels ; On                                    ; On                                    ;
; Optimize Hold Timing                                                         ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                                 ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                  ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                             ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                             ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing                                                              ; Normal compilation                    ; Normal compilation                    ;
; Optimize IOC Register Placement for Timing                                   ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                                ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                  ; Automatically                         ; Automatically                         ;
; Fitter Density Packing Effort                                                ; Normal                                ; Normal                                ;
; Fitter Initial Placement Seed                                                ; 1                                     ; 1                                     ;
; Weak Pull-Up Resistor                                                        ; Off                                   ; Off                                   ;
; Weak Pull-Down Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                    ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                        ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                            ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                                 ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                        ; Off                                   ; Off                                   ;
; Auto Global Clock                                                            ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                         ; On                                    ; On                                    ;
; Reserve all unused pins                                                      ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                  ; Auto                                  ; Auto                                  ;
; Optimize Design for Metastability                                            ; On                                    ; On                                    ;
; Analyze Auto-Detected Synchronizers for Metastability                        ; Off                                   ; Off                                   ;
; Physical Placement Effort                                                    ; Normal                                ; Normal                                ;
; Number of Example Nodes Reported in Fitter Messages                          ; 50                                    ; 50                                    ;
; Generate Security Masked Settings files (.smsf) for security verification    ; Off                                   ; Off                                   ;
; Enable Intermediate Fitter Snapshots                                         ; Off                                   ; Off                                   ;
; Schmitt Trigger                                                              ; On                                    ; On                                    ;
; The Maximum physical M20Ks reported in the physical RAM report               ; 500                                   ; 500                                   ;
; Wirelut Removal Setup Guard Band                                             ; 100                                   ; 100                                   ;
; Wirelut Removal Hold Guard Band                                              ; 100                                   ; 100                                   ;
; USE Additional QSPI Flash                                                    ; Off                                   ; Off                                   ;
; NOC Common Address Range Security Check                                      ; Off                                   ; Off                                   ;
+------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 6      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------+
; Fitter Partition Summary                                                                   ;
+----------------+----------------+---------+--------------+-------+-------------------------+
; Partition Name ; Hierarchy Path ; Type    ; Preservation ; Empty ; Partition Database File ;
+----------------+----------------+---------+--------------+-------+-------------------------+
; root_partition ; |              ; Default ;              ;       ;                         ;
;  auto_fab_0    ; auto_fab_0     ; Default ;              ;       ;                         ;
+----------------+----------------+---------+--------------+-------+-------------------------+


+-----------------------------------------------------------+
; I/O Assignment Warnings                                   ;
+-----------------------------+-----------------------------+
; Pin Name                    ; Reason                      ;
+-----------------------------+-----------------------------+
; fpga_led_pio[0]             ; Missing termination setting ;
; fpga_led_pio[1]             ; Missing termination setting ;
; emif_hps_mem_mem_reset_n[0] ; Missing termination setting ;
; I2C1_SDA                    ; Missing slew rate           ;
; I2C1_SCL                    ; Missing slew rate           ;
; fpga_led_pio[1]             ; Missing location assignment ;
+-----------------------------+-----------------------------+


+--------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                         ;
+------+--------+-----------+--------+-----------+------------------+------------------+
; Node ; Action ; Operation ; Reason ; Node Port ; Destination Node ; Destination Port ;
+------+--------+-----------+--------+-----------+------------------+------------------+
Note: Retiming optimizations are not included in this table. 


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16677): Loading synthesized database.
Info (16734): Loading "synthesized" snapshot for partition "root_partition".
Info (16734): Loading "synthesized" snapshot for partition "auto_fab_0".
Info (16678): Successfully loaded synthesized database: elapsed time is 00:00:14.
Info (119006): Selected device AGFB027R24C2E2VR2 for design "G3_r1"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (18824): Fitter is performing the Signal Tap Post-Fit tapping flow.
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (12262): Starting Fitter periphery placement operations
Info (12290): Loading the periphery placement data.
Info (12291): Periphery placement data loaded: elapsed time is 00:01:17
Critical Warning (16643): Found CONNECT_TO_SLD_NODE_ENTITY_PORT assignments found for "fpga_led_pio[0]" pin with multiple values. Using value: "acq_data_in[0]"
    Info (16644): Assignment value for "fpga_led_pio[0]": "acq_data_in[0]"
    Info (16644): Assignment value for "fpga_led_pio[0]": "acq_storage_qualifier_in[0]"
    Info (16644): Assignment value for "fpga_led_pio[0]": "acq_trigger_in[0]"
Info (12627): Pin ~ALTERA_OSC_CLK_1~ is reserved at location CB42
Info (12627): Pin ~INIT_DONE~ is reserved at location CG47
Info (12627): Pin ~ALTERA_AS_DATA1~ is reserved at location CA45
Info (12627): Pin ~ALTERA_AS_nCSO0,ALTERA_MSEL0~ is reserved at location CC45
Info (12627): Pin ~ALTERA_AS_DATA2~ is reserved at location CF46
Info (12627): Pin ~ALTERA_AS_DATA0~ is reserved at location CG45
Info (12627): Pin ~ALTERA_AS_CLK~ is reserved at location CH48
Info (12627): Pin ~ALTERA_AS_nCSO2,ALTERA_MSEL1~ is reserved at location CR55
Info (12627): Pin ~PWRMGT_SDA~ is reserved at location CB46
Info (12627): Pin ~CONF_DONE~ is reserved at location CH44
Info (12627): Pin ~ALTERA_AS_nCSO1,ALTERA_MSEL2~ is reserved at location CF48
Info (12627): Pin ~ALTERA_AS_DATA3~ is reserved at location CH46
Info (12627): Pin ~ALTERA_AS_nCSO3~ is reserved at location BY44
Info (12627): Pin ~PWRMGT_SCL~ is reserved at location BY46
Info (11685): 1 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins
    Info (11684): Differential I/O pin "emif_hps_pll_ref_clk" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "emif_hps_pll_ref_clk(n)" File: /home/wisig/Videos/gokul/quartus/G3/G3.sv Line: 26
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (12677): No exact pin location assignment(s) for 1 pins of 172 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Error (21629): The Fitter cannot place module instance "emif_hps_mem_mem_dqs[4]", which is a tennm_io_pad primitive, with requirement RESERVATION_ID of value IO_LANE.
    Info (21630): Attempted placing at location A7~DIFF
    Info (21633): Module instances with conflicting requirement of RESERVATION_ID:
        Info (21634): fpga_led_pio[0] of value GPIO constrained to PIN_D8
Error (14566): The Fitter cannot place 1 periphery component(s) due to conflicts with existing constraints (1 pin(s)). Fix the errors described in the submessages, and then rerun the Fitter. The Intel FPGA Knowledge Database may also contain articles with information on how to resolve this periphery placement failure. Review the errors and then visit the Knowledge Database at https://www.intel.com/content/www/us/en/support/programmable/kdb-filter.html and search for this specific error message number.
    Error (175020): The Fitter cannot place logic pin in region (280, 333) to (281, 333), to which it is constrained, because there are no valid locations in the region for logic of this type.
        Info (14596): Information about the failing component(s):
            Info (175028): The pin name(s): emif_hps_mem_mem_dqs[4]
        Info (175015): The I/O pad emif_hps_mem_mem_dqs[4] is constrained to the location PIN_A7 due to: User Location Constraints (PIN_A7)
            Info (14709): The constrained I/O pad is contained within this pin
Error (15307): Cannot apply project assignments to the design due to illegal or conflicting assignments. Refer to the other messages for corrective action.
Error (16297): An error has occurred while trying to initialize the plan stage.
Error: Quartus Prime Fitter was unsuccessful. 5 errors, 3 warnings
    Error: Peak virtual memory: 7593 megabytes
    Error: Processing ended: Tue May 14 14:30:40 2024
    Error: Elapsed time: 00:02:16
    Error: System process ID: 22723


