Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Dec 27 22:09:17 2021
| Host         : DESKTOP-HSAJ1AE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: keyboard_inst/PS2/debounce/O0_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: keyboard_inst/PS2/flag_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 37 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.124      -26.234                     15                 7016        0.038        0.000                      0                 7016        3.000        0.000                       0                  3517  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
VGA_inst/divider/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0           {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0           {0.000 5.000}      10.000          100.000         
sys_clk_pin                    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VGA_inst/divider/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                18.336        0.000                      0                 6657        0.038        0.000                      0                 6657       19.500        0.000                       0                  3335  
  clkfbout_clk_wiz_0                                                                                                                                                             7.845        0.000                       0                     3  
sys_clk_pin                          1.747        0.000                      0                  352        0.235        0.000                      0                  352        4.500        0.000                       0                   178  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0       -2.124      -26.234                     15                   15        1.528        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VGA_inst/divider/inst/clk_in1
  To Clock:  VGA_inst/divider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA_inst/divider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_inst/divider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.336ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.609ns  (logic 2.338ns (10.819%)  route 19.271ns (89.181%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 41.572 - 40.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        1.612     1.614    VGA_inst/clk_25
    SLICE_X42Y117        FDRE                                         r  VGA_inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y117        FDRE (Prop_fdre_C_Q)         0.518     2.132 f  VGA_inst/hcount_reg[7]/Q
                         net (fo=241, routed)         6.804     8.936    VGA_inst/p_m_inst/out[7]
    SLICE_X69Y127        LUT2 (Prop_lut2_I1_O)        0.152     9.088 r  VGA_inst/p_m_inst/hcount[10]_i_3/O
                         net (fo=9, routed)           2.367    11.455    VGA_inst/p_m_inst/vcount_reg[0]
    SLICE_X44Y112        LUT6 (Prop_lut6_I5_O)        0.326    11.781 r  VGA_inst/p_m_inst/red[3]_i_2377/O
                         net (fo=1, routed)           0.295    12.076    VGA_inst/p_m_inst/red[3]_i_2377_n_0
    SLICE_X42Y112        LUT6 (Prop_lut6_I5_O)        0.124    12.200 r  VGA_inst/p_m_inst/red[3]_i_1498/O
                         net (fo=1, routed)           1.030    13.230    VGA_inst/p_m_inst/red[3]_i_1498_n_0
    SLICE_X42Y114        LUT6 (Prop_lut6_I5_O)        0.124    13.354 r  VGA_inst/p_m_inst/red[3]_i_781/O
                         net (fo=1, routed)           0.761    14.116    VGA_inst/p_m_inst/red[3]_i_781_n_0
    SLICE_X43Y112        LUT6 (Prop_lut6_I4_O)        0.124    14.240 r  VGA_inst/p_m_inst/red[3]_i_399/O
                         net (fo=1, routed)           0.958    15.198    VGA_inst/p_m_inst/red[3]_i_399_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I3_O)        0.124    15.322 r  VGA_inst/p_m_inst/red[3]_i_177/O
                         net (fo=1, routed)           1.129    16.451    VGA_inst/p_m_inst/red[3]_i_177_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124    16.575 r  VGA_inst/p_m_inst/red[3]_i_78/O
                         net (fo=1, routed)           1.828    18.403    VGA_inst/p_m_inst/red[3]_i_78_n_0
    SLICE_X43Y133        LUT6 (Prop_lut6_I3_O)        0.124    18.527 r  VGA_inst/p_m_inst/red[3]_i_31/O
                         net (fo=1, routed)           0.154    18.681    VGA_inst/p_m_inst/red[3]_i_31_n_0
    SLICE_X43Y133        LUT6 (Prop_lut6_I2_O)        0.124    18.805 r  VGA_inst/p_m_inst/red[3]_i_16/O
                         net (fo=4, routed)           2.048    20.853    VGA_inst/p_m_inst/red[3]
    SLICE_X62Y123        LUT4 (Prop_lut4_I3_O)        0.146    20.999 f  VGA_inst/p_m_inst/red[3]_i_8/O
                         net (fo=4, routed)           1.897    22.895    VGA_inst/p_m_inst/red[3]_i_8_n_0
    SLICE_X76Y123        LUT5 (Prop_lut5_I3_O)        0.328    23.223 r  VGA_inst/p_m_inst/green[3]_i_1/O
                         net (fo=1, routed)           0.000    23.223    VGA_inst/p_m_inst/green[3]_i_1_n_0
    SLICE_X76Y123        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        1.569    41.572    VGA_inst/p_m_inst/clk_out1
    SLICE_X76Y123        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/C
                         clock pessimism              0.006    41.578    
                         clock uncertainty           -0.098    41.480    
    SLICE_X76Y123        FDRE (Setup_fdre_C_D)        0.079    41.559    VGA_inst/p_m_inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         41.559    
                         arrival time                         -23.223    
  -------------------------------------------------------------------
                         slack                                 18.336    

Slack (MET) :             18.500ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.315ns  (logic 2.338ns (10.969%)  route 18.977ns (89.031%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT6=9)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 41.490 - 40.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        1.612     1.614    VGA_inst/clk_25
    SLICE_X42Y117        FDRE                                         r  VGA_inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y117        FDRE (Prop_fdre_C_Q)         0.518     2.132 f  VGA_inst/hcount_reg[7]/Q
                         net (fo=241, routed)         6.804     8.936    VGA_inst/p_m_inst/out[7]
    SLICE_X69Y127        LUT2 (Prop_lut2_I1_O)        0.152     9.088 r  VGA_inst/p_m_inst/hcount[10]_i_3/O
                         net (fo=9, routed)           2.367    11.455    VGA_inst/p_m_inst/vcount_reg[0]
    SLICE_X44Y112        LUT6 (Prop_lut6_I5_O)        0.326    11.781 r  VGA_inst/p_m_inst/red[3]_i_2377/O
                         net (fo=1, routed)           0.295    12.076    VGA_inst/p_m_inst/red[3]_i_2377_n_0
    SLICE_X42Y112        LUT6 (Prop_lut6_I5_O)        0.124    12.200 r  VGA_inst/p_m_inst/red[3]_i_1498/O
                         net (fo=1, routed)           1.030    13.230    VGA_inst/p_m_inst/red[3]_i_1498_n_0
    SLICE_X42Y114        LUT6 (Prop_lut6_I5_O)        0.124    13.354 r  VGA_inst/p_m_inst/red[3]_i_781/O
                         net (fo=1, routed)           0.761    14.116    VGA_inst/p_m_inst/red[3]_i_781_n_0
    SLICE_X43Y112        LUT6 (Prop_lut6_I4_O)        0.124    14.240 r  VGA_inst/p_m_inst/red[3]_i_399/O
                         net (fo=1, routed)           0.958    15.198    VGA_inst/p_m_inst/red[3]_i_399_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I3_O)        0.124    15.322 r  VGA_inst/p_m_inst/red[3]_i_177/O
                         net (fo=1, routed)           1.129    16.451    VGA_inst/p_m_inst/red[3]_i_177_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124    16.575 r  VGA_inst/p_m_inst/red[3]_i_78/O
                         net (fo=1, routed)           1.828    18.403    VGA_inst/p_m_inst/red[3]_i_78_n_0
    SLICE_X43Y133        LUT6 (Prop_lut6_I3_O)        0.124    18.527 r  VGA_inst/p_m_inst/red[3]_i_31/O
                         net (fo=1, routed)           0.154    18.681    VGA_inst/p_m_inst/red[3]_i_31_n_0
    SLICE_X43Y133        LUT6 (Prop_lut6_I2_O)        0.124    18.805 r  VGA_inst/p_m_inst/red[3]_i_16/O
                         net (fo=4, routed)           2.048    20.853    VGA_inst/p_m_inst/red[3]
    SLICE_X62Y123        LUT4 (Prop_lut4_I3_O)        0.146    20.999 f  VGA_inst/p_m_inst/red[3]_i_8/O
                         net (fo=4, routed)           1.602    22.601    VGA_inst/p_m_inst/red[3]_i_8_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I2_O)        0.328    22.929 r  VGA_inst/p_m_inst/red[1]_i_1/O
                         net (fo=1, routed)           0.000    22.929    VGA_inst/p_m_inst/red[1]_i_1_n_0
    SLICE_X71Y121        FDRE                                         r  VGA_inst/p_m_inst/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        1.487    41.490    VGA_inst/p_m_inst/clk_out1
    SLICE_X71Y121        FDRE                                         r  VGA_inst/p_m_inst/red_reg[1]/C
                         clock pessimism              0.006    41.496    
                         clock uncertainty           -0.098    41.398    
    SLICE_X71Y121        FDRE (Setup_fdre_C_D)        0.031    41.429    VGA_inst/p_m_inst/red_reg[1]
  -------------------------------------------------------------------
                         required time                         41.429    
                         arrival time                         -22.929    
  -------------------------------------------------------------------
                         slack                                 18.500    

Slack (MET) :             18.570ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.327ns  (logic 2.338ns (10.963%)  route 18.988ns (89.037%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT6=9)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 41.570 - 40.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        1.612     1.614    VGA_inst/clk_25
    SLICE_X42Y117        FDRE                                         r  VGA_inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y117        FDRE (Prop_fdre_C_Q)         0.518     2.132 f  VGA_inst/hcount_reg[7]/Q
                         net (fo=241, routed)         6.804     8.936    VGA_inst/p_m_inst/out[7]
    SLICE_X69Y127        LUT2 (Prop_lut2_I1_O)        0.152     9.088 r  VGA_inst/p_m_inst/hcount[10]_i_3/O
                         net (fo=9, routed)           2.367    11.455    VGA_inst/p_m_inst/vcount_reg[0]
    SLICE_X44Y112        LUT6 (Prop_lut6_I5_O)        0.326    11.781 r  VGA_inst/p_m_inst/red[3]_i_2377/O
                         net (fo=1, routed)           0.295    12.076    VGA_inst/p_m_inst/red[3]_i_2377_n_0
    SLICE_X42Y112        LUT6 (Prop_lut6_I5_O)        0.124    12.200 r  VGA_inst/p_m_inst/red[3]_i_1498/O
                         net (fo=1, routed)           1.030    13.230    VGA_inst/p_m_inst/red[3]_i_1498_n_0
    SLICE_X42Y114        LUT6 (Prop_lut6_I5_O)        0.124    13.354 r  VGA_inst/p_m_inst/red[3]_i_781/O
                         net (fo=1, routed)           0.761    14.116    VGA_inst/p_m_inst/red[3]_i_781_n_0
    SLICE_X43Y112        LUT6 (Prop_lut6_I4_O)        0.124    14.240 r  VGA_inst/p_m_inst/red[3]_i_399/O
                         net (fo=1, routed)           0.958    15.198    VGA_inst/p_m_inst/red[3]_i_399_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I3_O)        0.124    15.322 r  VGA_inst/p_m_inst/red[3]_i_177/O
                         net (fo=1, routed)           1.129    16.451    VGA_inst/p_m_inst/red[3]_i_177_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124    16.575 r  VGA_inst/p_m_inst/red[3]_i_78/O
                         net (fo=1, routed)           1.828    18.403    VGA_inst/p_m_inst/red[3]_i_78_n_0
    SLICE_X43Y133        LUT6 (Prop_lut6_I3_O)        0.124    18.527 r  VGA_inst/p_m_inst/red[3]_i_31/O
                         net (fo=1, routed)           0.154    18.681    VGA_inst/p_m_inst/red[3]_i_31_n_0
    SLICE_X43Y133        LUT6 (Prop_lut6_I2_O)        0.124    18.805 r  VGA_inst/p_m_inst/red[3]_i_16/O
                         net (fo=4, routed)           2.048    20.853    VGA_inst/p_m_inst/red[3]
    SLICE_X62Y123        LUT4 (Prop_lut4_I3_O)        0.146    20.999 f  VGA_inst/p_m_inst/red[3]_i_8/O
                         net (fo=4, routed)           1.614    22.612    VGA_inst/p_m_inst/red[3]_i_8_n_0
    SLICE_X77Y124        LUT6 (Prop_lut6_I3_O)        0.328    22.940 r  VGA_inst/p_m_inst/blue[1]_i_1/O
                         net (fo=1, routed)           0.000    22.940    VGA_inst/p_m_inst/blue[1]_i_1_n_0
    SLICE_X77Y124        FDRE                                         r  VGA_inst/p_m_inst/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        1.567    41.570    VGA_inst/p_m_inst/clk_out1
    SLICE_X77Y124        FDRE                                         r  VGA_inst/p_m_inst/blue_reg[1]/C
                         clock pessimism              0.006    41.576    
                         clock uncertainty           -0.098    41.478    
    SLICE_X77Y124        FDRE (Setup_fdre_C_D)        0.032    41.510    VGA_inst/p_m_inst/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         41.510    
                         arrival time                         -22.941    
  -------------------------------------------------------------------
                         slack                                 18.570    

Slack (MET) :             19.025ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.788ns  (logic 2.338ns (11.247%)  route 18.450ns (88.753%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        1.612     1.614    VGA_inst/clk_25
    SLICE_X42Y117        FDRE                                         r  VGA_inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y117        FDRE (Prop_fdre_C_Q)         0.518     2.132 f  VGA_inst/hcount_reg[7]/Q
                         net (fo=241, routed)         6.804     8.936    VGA_inst/p_m_inst/out[7]
    SLICE_X69Y127        LUT2 (Prop_lut2_I1_O)        0.152     9.088 r  VGA_inst/p_m_inst/hcount[10]_i_3/O
                         net (fo=9, routed)           2.367    11.455    VGA_inst/p_m_inst/vcount_reg[0]
    SLICE_X44Y112        LUT6 (Prop_lut6_I5_O)        0.326    11.781 r  VGA_inst/p_m_inst/red[3]_i_2377/O
                         net (fo=1, routed)           0.295    12.076    VGA_inst/p_m_inst/red[3]_i_2377_n_0
    SLICE_X42Y112        LUT6 (Prop_lut6_I5_O)        0.124    12.200 r  VGA_inst/p_m_inst/red[3]_i_1498/O
                         net (fo=1, routed)           1.030    13.230    VGA_inst/p_m_inst/red[3]_i_1498_n_0
    SLICE_X42Y114        LUT6 (Prop_lut6_I5_O)        0.124    13.354 r  VGA_inst/p_m_inst/red[3]_i_781/O
                         net (fo=1, routed)           0.761    14.116    VGA_inst/p_m_inst/red[3]_i_781_n_0
    SLICE_X43Y112        LUT6 (Prop_lut6_I4_O)        0.124    14.240 r  VGA_inst/p_m_inst/red[3]_i_399/O
                         net (fo=1, routed)           0.958    15.198    VGA_inst/p_m_inst/red[3]_i_399_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I3_O)        0.124    15.322 r  VGA_inst/p_m_inst/red[3]_i_177/O
                         net (fo=1, routed)           1.129    16.451    VGA_inst/p_m_inst/red[3]_i_177_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124    16.575 r  VGA_inst/p_m_inst/red[3]_i_78/O
                         net (fo=1, routed)           1.828    18.403    VGA_inst/p_m_inst/red[3]_i_78_n_0
    SLICE_X43Y133        LUT6 (Prop_lut6_I3_O)        0.124    18.527 r  VGA_inst/p_m_inst/red[3]_i_31/O
                         net (fo=1, routed)           0.154    18.681    VGA_inst/p_m_inst/red[3]_i_31_n_0
    SLICE_X43Y133        LUT6 (Prop_lut6_I2_O)        0.124    18.805 r  VGA_inst/p_m_inst/red[3]_i_16/O
                         net (fo=4, routed)           2.048    20.853    VGA_inst/p_m_inst/red[3]
    SLICE_X62Y123        LUT4 (Prop_lut4_I3_O)        0.146    20.999 f  VGA_inst/p_m_inst/red[3]_i_8/O
                         net (fo=4, routed)           1.075    22.074    VGA_inst/p_m_inst/red[3]_i_8_n_0
    SLICE_X71Y122        LUT5 (Prop_lut5_I4_O)        0.328    22.402 r  VGA_inst/p_m_inst/red[3]_i_2/O
                         net (fo=1, routed)           0.000    22.402    VGA_inst/p_m_inst/red[3]_i_2_n_0
    SLICE_X71Y122        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        1.485    41.488    VGA_inst/p_m_inst/clk_out1
    SLICE_X71Y122        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/C
                         clock pessimism              0.006    41.494    
                         clock uncertainty           -0.098    41.396    
    SLICE_X71Y122        FDRE (Setup_fdre_C_D)        0.031    41.427    VGA_inst/p_m_inst/red_reg[3]
  -------------------------------------------------------------------
                         required time                         41.427    
                         arrival time                         -22.402    
  -------------------------------------------------------------------
                         slack                                 19.025    

Slack (MET) :             19.440ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.424ns  (logic 2.112ns (10.341%)  route 18.312ns (89.659%))
  Logic Levels:           11  (LUT2=1 LUT6=10)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 41.490 - 40.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        1.612     1.614    VGA_inst/clk_25
    SLICE_X42Y117        FDRE                                         r  VGA_inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y117        FDRE (Prop_fdre_C_Q)         0.518     2.132 f  VGA_inst/hcount_reg[7]/Q
                         net (fo=241, routed)         6.804     8.936    VGA_inst/p_m_inst/out[7]
    SLICE_X69Y127        LUT2 (Prop_lut2_I1_O)        0.152     9.088 r  VGA_inst/p_m_inst/hcount[10]_i_3/O
                         net (fo=9, routed)           2.367    11.455    VGA_inst/p_m_inst/vcount_reg[0]
    SLICE_X44Y112        LUT6 (Prop_lut6_I5_O)        0.326    11.781 r  VGA_inst/p_m_inst/red[3]_i_2377/O
                         net (fo=1, routed)           0.295    12.076    VGA_inst/p_m_inst/red[3]_i_2377_n_0
    SLICE_X42Y112        LUT6 (Prop_lut6_I5_O)        0.124    12.200 r  VGA_inst/p_m_inst/red[3]_i_1498/O
                         net (fo=1, routed)           1.030    13.230    VGA_inst/p_m_inst/red[3]_i_1498_n_0
    SLICE_X42Y114        LUT6 (Prop_lut6_I5_O)        0.124    13.354 r  VGA_inst/p_m_inst/red[3]_i_781/O
                         net (fo=1, routed)           0.761    14.116    VGA_inst/p_m_inst/red[3]_i_781_n_0
    SLICE_X43Y112        LUT6 (Prop_lut6_I4_O)        0.124    14.240 r  VGA_inst/p_m_inst/red[3]_i_399/O
                         net (fo=1, routed)           0.958    15.198    VGA_inst/p_m_inst/red[3]_i_399_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I3_O)        0.124    15.322 r  VGA_inst/p_m_inst/red[3]_i_177/O
                         net (fo=1, routed)           1.129    16.451    VGA_inst/p_m_inst/red[3]_i_177_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124    16.575 r  VGA_inst/p_m_inst/red[3]_i_78/O
                         net (fo=1, routed)           1.828    18.403    VGA_inst/p_m_inst/red[3]_i_78_n_0
    SLICE_X43Y133        LUT6 (Prop_lut6_I3_O)        0.124    18.527 r  VGA_inst/p_m_inst/red[3]_i_31/O
                         net (fo=1, routed)           0.154    18.681    VGA_inst/p_m_inst/red[3]_i_31_n_0
    SLICE_X43Y133        LUT6 (Prop_lut6_I2_O)        0.124    18.805 r  VGA_inst/p_m_inst/red[3]_i_16/O
                         net (fo=4, routed)           1.646    20.451    VGA_inst/p_m_inst/red[3]
    SLICE_X62Y123        LUT6 (Prop_lut6_I4_O)        0.124    20.575 r  VGA_inst/p_m_inst/red[2]_i_2/O
                         net (fo=2, routed)           1.338    21.914    VGA_inst/p_m_inst/red[2]_i_2_n_0
    SLICE_X66Y121        LUT6 (Prop_lut6_I1_O)        0.124    22.038 r  VGA_inst/p_m_inst/green[2]_i_1/O
                         net (fo=1, routed)           0.000    22.038    VGA_inst/p_m_inst/green[2]_i_1_n_0
    SLICE_X66Y121        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        1.487    41.490    VGA_inst/p_m_inst/clk_out1
    SLICE_X66Y121        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/C
                         clock pessimism              0.006    41.496    
                         clock uncertainty           -0.098    41.398    
    SLICE_X66Y121        FDRE (Setup_fdre_C_D)        0.079    41.477    VGA_inst/p_m_inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         41.477    
                         arrival time                         -22.038    
  -------------------------------------------------------------------
                         slack                                 19.440    

Slack (MET) :             19.674ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.139ns  (logic 2.112ns (10.487%)  route 18.027ns (89.513%))
  Logic Levels:           11  (LUT2=1 LUT6=10)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 41.487 - 40.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        1.612     1.614    VGA_inst/clk_25
    SLICE_X42Y117        FDRE                                         r  VGA_inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y117        FDRE (Prop_fdre_C_Q)         0.518     2.132 f  VGA_inst/hcount_reg[7]/Q
                         net (fo=241, routed)         6.804     8.936    VGA_inst/p_m_inst/out[7]
    SLICE_X69Y127        LUT2 (Prop_lut2_I1_O)        0.152     9.088 r  VGA_inst/p_m_inst/hcount[10]_i_3/O
                         net (fo=9, routed)           2.367    11.455    VGA_inst/p_m_inst/vcount_reg[0]
    SLICE_X44Y112        LUT6 (Prop_lut6_I5_O)        0.326    11.781 r  VGA_inst/p_m_inst/red[3]_i_2377/O
                         net (fo=1, routed)           0.295    12.076    VGA_inst/p_m_inst/red[3]_i_2377_n_0
    SLICE_X42Y112        LUT6 (Prop_lut6_I5_O)        0.124    12.200 r  VGA_inst/p_m_inst/red[3]_i_1498/O
                         net (fo=1, routed)           1.030    13.230    VGA_inst/p_m_inst/red[3]_i_1498_n_0
    SLICE_X42Y114        LUT6 (Prop_lut6_I5_O)        0.124    13.354 r  VGA_inst/p_m_inst/red[3]_i_781/O
                         net (fo=1, routed)           0.761    14.116    VGA_inst/p_m_inst/red[3]_i_781_n_0
    SLICE_X43Y112        LUT6 (Prop_lut6_I4_O)        0.124    14.240 r  VGA_inst/p_m_inst/red[3]_i_399/O
                         net (fo=1, routed)           0.958    15.198    VGA_inst/p_m_inst/red[3]_i_399_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I3_O)        0.124    15.322 r  VGA_inst/p_m_inst/red[3]_i_177/O
                         net (fo=1, routed)           1.129    16.451    VGA_inst/p_m_inst/red[3]_i_177_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124    16.575 r  VGA_inst/p_m_inst/red[3]_i_78/O
                         net (fo=1, routed)           1.828    18.403    VGA_inst/p_m_inst/red[3]_i_78_n_0
    SLICE_X43Y133        LUT6 (Prop_lut6_I3_O)        0.124    18.527 r  VGA_inst/p_m_inst/red[3]_i_31/O
                         net (fo=1, routed)           0.154    18.681    VGA_inst/p_m_inst/red[3]_i_31_n_0
    SLICE_X43Y133        LUT6 (Prop_lut6_I2_O)        0.124    18.805 r  VGA_inst/p_m_inst/red[3]_i_16/O
                         net (fo=4, routed)           1.646    20.451    VGA_inst/p_m_inst/red[3]
    SLICE_X62Y123        LUT6 (Prop_lut6_I4_O)        0.124    20.575 r  VGA_inst/p_m_inst/red[2]_i_2/O
                         net (fo=2, routed)           1.053    21.629    VGA_inst/p_m_inst/red[2]_i_2_n_0
    SLICE_X69Y126        LUT6 (Prop_lut6_I0_O)        0.124    21.753 r  VGA_inst/p_m_inst/red[2]_i_1/O
                         net (fo=1, routed)           0.000    21.753    VGA_inst/p_m_inst/red[2]_i_1_n_0
    SLICE_X69Y126        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        1.484    41.487    VGA_inst/p_m_inst/clk_out1
    SLICE_X69Y126        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/C
                         clock pessimism              0.006    41.493    
                         clock uncertainty           -0.098    41.395    
    SLICE_X69Y126        FDRE (Setup_fdre_C_D)        0.031    41.426    VGA_inst/p_m_inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         41.426    
                         arrival time                         -21.753    
  -------------------------------------------------------------------
                         slack                                 19.674    

Slack (MET) :             20.484ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[244][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.813ns  (logic 0.704ns (3.742%)  route 18.109ns (96.258%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        1.898     1.900    VGA_inst/p_m_inst/clk_out1
    SLICE_X0Y1           FDRE                                         r  VGA_inst/p_m_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     2.356 r  VGA_inst/p_m_inst/count_reg[3]/Q
                         net (fo=4, routed)           0.885     3.242    VGA_inst/p_m_inst/count_reg_n_0_[3]
    SLICE_X0Y1           LUT6 (Prop_lut6_I4_O)        0.124     3.366 f  VGA_inst/p_m_inst/wave_shape[150][6]_i_2/O
                         net (fo=5, routed)           0.317     3.683    VGA_inst/p_m_inst/wave_shape[150][6]_i_2_n_0
    SLICE_X0Y2           LUT5 (Prop_lut5_I3_O)        0.124     3.807 r  VGA_inst/p_m_inst/wave_shape[150][6]_i_1/O
                         net (fo=3290, routed)       16.907    20.714    VGA_inst/p_m_inst/wave_shape
    SLICE_X68Y144        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[244][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        1.499    41.502    VGA_inst/p_m_inst/clk_out1
    SLICE_X68Y144        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[244][6]/C
                         clock pessimism             -0.001    41.501    
                         clock uncertainty           -0.098    41.403    
    SLICE_X68Y144        FDRE (Setup_fdre_C_CE)      -0.205    41.198    VGA_inst/p_m_inst/wave_shape_reg[244][6]
  -------------------------------------------------------------------
                         required time                         41.198    
                         arrival time                         -20.714    
  -------------------------------------------------------------------
                         slack                                 20.484    

Slack (MET) :             20.484ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[245][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.813ns  (logic 0.704ns (3.742%)  route 18.109ns (96.258%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        1.898     1.900    VGA_inst/p_m_inst/clk_out1
    SLICE_X0Y1           FDRE                                         r  VGA_inst/p_m_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     2.356 r  VGA_inst/p_m_inst/count_reg[3]/Q
                         net (fo=4, routed)           0.885     3.242    VGA_inst/p_m_inst/count_reg_n_0_[3]
    SLICE_X0Y1           LUT6 (Prop_lut6_I4_O)        0.124     3.366 f  VGA_inst/p_m_inst/wave_shape[150][6]_i_2/O
                         net (fo=5, routed)           0.317     3.683    VGA_inst/p_m_inst/wave_shape[150][6]_i_2_n_0
    SLICE_X0Y2           LUT5 (Prop_lut5_I3_O)        0.124     3.807 r  VGA_inst/p_m_inst/wave_shape[150][6]_i_1/O
                         net (fo=3290, routed)       16.907    20.714    VGA_inst/p_m_inst/wave_shape
    SLICE_X68Y144        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[245][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        1.499    41.502    VGA_inst/p_m_inst/clk_out1
    SLICE_X68Y144        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[245][2]/C
                         clock pessimism             -0.001    41.501    
                         clock uncertainty           -0.098    41.403    
    SLICE_X68Y144        FDRE (Setup_fdre_C_CE)      -0.205    41.198    VGA_inst/p_m_inst/wave_shape_reg[245][2]
  -------------------------------------------------------------------
                         required time                         41.198    
                         arrival time                         -20.714    
  -------------------------------------------------------------------
                         slack                                 20.484    

Slack (MET) :             20.538ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[253][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.759ns  (logic 0.704ns (3.753%)  route 18.055ns (96.247%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 41.501 - 40.000 ) 
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        1.898     1.900    VGA_inst/p_m_inst/clk_out1
    SLICE_X0Y1           FDRE                                         r  VGA_inst/p_m_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     2.356 r  VGA_inst/p_m_inst/count_reg[3]/Q
                         net (fo=4, routed)           0.885     3.242    VGA_inst/p_m_inst/count_reg_n_0_[3]
    SLICE_X0Y1           LUT6 (Prop_lut6_I4_O)        0.124     3.366 f  VGA_inst/p_m_inst/wave_shape[150][6]_i_2/O
                         net (fo=5, routed)           0.317     3.683    VGA_inst/p_m_inst/wave_shape[150][6]_i_2_n_0
    SLICE_X0Y2           LUT5 (Prop_lut5_I3_O)        0.124     3.807 r  VGA_inst/p_m_inst/wave_shape[150][6]_i_1/O
                         net (fo=3290, routed)       16.853    20.660    VGA_inst/p_m_inst/wave_shape
    SLICE_X65Y141        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[253][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        1.498    41.501    VGA_inst/p_m_inst/clk_out1
    SLICE_X65Y141        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[253][6]/C
                         clock pessimism             -0.001    41.500    
                         clock uncertainty           -0.098    41.402    
    SLICE_X65Y141        FDRE (Setup_fdre_C_CE)      -0.205    41.197    VGA_inst/p_m_inst/wave_shape_reg[253][6]
  -------------------------------------------------------------------
                         required time                         41.197    
                         arrival time                         -20.660    
  -------------------------------------------------------------------
                         slack                                 20.538    

Slack (MET) :             20.661ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[250][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.635ns  (logic 0.704ns (3.778%)  route 17.931ns (96.222%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        1.898     1.900    VGA_inst/p_m_inst/clk_out1
    SLICE_X0Y1           FDRE                                         r  VGA_inst/p_m_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     2.356 r  VGA_inst/p_m_inst/count_reg[3]/Q
                         net (fo=4, routed)           0.885     3.242    VGA_inst/p_m_inst/count_reg_n_0_[3]
    SLICE_X0Y1           LUT6 (Prop_lut6_I4_O)        0.124     3.366 f  VGA_inst/p_m_inst/wave_shape[150][6]_i_2/O
                         net (fo=5, routed)           0.317     3.683    VGA_inst/p_m_inst/wave_shape[150][6]_i_2_n_0
    SLICE_X0Y2           LUT5 (Prop_lut5_I3_O)        0.124     3.807 r  VGA_inst/p_m_inst/wave_shape[150][6]_i_1/O
                         net (fo=3290, routed)       16.728    20.535    VGA_inst/p_m_inst/wave_shape
    SLICE_X63Y142        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[250][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        1.497    41.500    VGA_inst/p_m_inst/clk_out1
    SLICE_X63Y142        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[250][6]/C
                         clock pessimism             -0.001    41.499    
                         clock uncertainty           -0.098    41.401    
    SLICE_X63Y142        FDRE (Setup_fdre_C_CE)      -0.205    41.196    VGA_inst/p_m_inst/wave_shape_reg[250][6]
  -------------------------------------------------------------------
                         required time                         41.196    
                         arrival time                         -20.535    
  -------------------------------------------------------------------
                         slack                                 20.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[180][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[181][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.879%)  route 0.231ns (62.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        0.563     0.565    VGA_inst/p_m_inst/clk_out1
    SLICE_X51Y96         FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[180][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  VGA_inst/p_m_inst/wave_shape_reg[180][2]/Q
                         net (fo=5, routed)           0.231     0.937    VGA_inst/p_m_inst/wave_shape_reg[180]__0[2]
    SLICE_X53Y95         FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[181][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        0.832     0.834    VGA_inst/p_m_inst/clk_out1
    SLICE_X53Y95         FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[181][2]/C
                         clock pessimism             -0.005     0.829    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.070     0.899    VGA_inst/p_m_inst/wave_shape_reg[181][2]
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[103][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[104][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.486%)  route 0.196ns (60.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        0.571     0.573    VGA_inst/p_m_inst/clk_out1
    SLICE_X28Y99         FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[103][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.128     0.701 r  VGA_inst/p_m_inst/wave_shape_reg[103][1]/Q
                         net (fo=5, routed)           0.196     0.897    VGA_inst/p_m_inst/wave_shape_reg[103]__0[1]
    SLICE_X29Y101        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[104][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        0.838     0.840    VGA_inst/p_m_inst/clk_out1
    SLICE_X29Y101        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[104][1]/C
                         clock pessimism              0.000     0.840    
    SLICE_X29Y101        FDRE (Hold_fdre_C_D)         0.013     0.853    VGA_inst/p_m_inst/wave_shape_reg[104][1]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[108][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[109][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.150%)  route 0.249ns (63.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        0.567     0.569    VGA_inst/p_m_inst/clk_out1
    SLICE_X35Y100        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[108][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.141     0.710 r  VGA_inst/p_m_inst/wave_shape_reg[108][4]/Q
                         net (fo=3, routed)           0.249     0.959    VGA_inst/p_m_inst/wave_shape_reg[108]__0[4]
    SLICE_X35Y99         FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[109][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        0.840     0.842    VGA_inst/p_m_inst/clk_out1
    SLICE_X35Y99         FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[109][4]/C
                         clock pessimism              0.000     0.842    
    SLICE_X35Y99         FDRE (Hold_fdre_C_D)         0.070     0.912    VGA_inst/p_m_inst/wave_shape_reg[109][4]
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[306][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[307][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.504%)  route 0.222ns (57.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        0.560     0.562    VGA_inst/p_m_inst/clk_out1
    SLICE_X50Y141        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[306][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y141        FDRE (Prop_fdre_C_Q)         0.164     0.726 r  VGA_inst/p_m_inst/wave_shape_reg[306][4]/Q
                         net (fo=3, routed)           0.222     0.948    VGA_inst/p_m_inst/wave_shape_reg[306]__0[4]
    SLICE_X54Y141        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[307][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        0.828     0.830    VGA_inst/p_m_inst/clk_out1
    SLICE_X54Y141        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[307][4]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X54Y141        FDRE (Hold_fdre_C_D)         0.063     0.888    VGA_inst/p_m_inst/wave_shape_reg[307][4]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[305][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[306][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.833%)  route 0.210ns (62.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        0.561     0.563    VGA_inst/p_m_inst/clk_out1
    SLICE_X49Y140        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[305][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y140        FDRE (Prop_fdre_C_Q)         0.128     0.691 r  VGA_inst/p_m_inst/wave_shape_reg[305][5]/Q
                         net (fo=3, routed)           0.210     0.901    VGA_inst/p_m_inst/wave_shape_reg[305]__0[5]
    SLICE_X52Y140        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[306][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        0.828     0.830    VGA_inst/p_m_inst/clk_out1
    SLICE_X52Y140        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[306][5]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X52Y140        FDRE (Hold_fdre_C_D)         0.016     0.841    VGA_inst/p_m_inst/wave_shape_reg[306][5]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[171][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[172][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.893%)  route 0.263ns (65.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        0.563     0.565    VGA_inst/p_m_inst/clk_out1
    SLICE_X49Y100        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[171][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  VGA_inst/p_m_inst/wave_shape_reg[171][0]/Q
                         net (fo=5, routed)           0.263     0.969    VGA_inst/p_m_inst/wave_shape_reg[171]__0[0]
    SLICE_X48Y99         FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[172][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        0.836     0.838    VGA_inst/p_m_inst/clk_out1
    SLICE_X48Y99         FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[172][0]/C
                         clock pessimism              0.000     0.838    
    SLICE_X48Y99         FDRE (Hold_fdre_C_D)         0.070     0.908    VGA_inst/p_m_inst/wave_shape_reg[172][0]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[267][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[268][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.292%)  route 0.259ns (64.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        0.558     0.560    VGA_inst/p_m_inst/clk_out1
    SLICE_X53Y139        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[267][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y139        FDRE (Prop_fdre_C_Q)         0.141     0.701 r  VGA_inst/p_m_inst/wave_shape_reg[267][4]/Q
                         net (fo=3, routed)           0.259     0.959    VGA_inst/p_m_inst/wave_shape_reg[267]__0[4]
    SLICE_X49Y138        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[268][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        0.831     0.832    VGA_inst/p_m_inst/clk_out1
    SLICE_X49Y138        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[268][4]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X49Y138        FDRE (Hold_fdre_C_D)         0.070     0.898    VGA_inst/p_m_inst/wave_shape_reg[268][4]
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[305][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[306][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.519%)  route 0.256ns (64.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        0.561     0.563    VGA_inst/p_m_inst/clk_out1
    SLICE_X49Y140        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[305][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y140        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  VGA_inst/p_m_inst/wave_shape_reg[305][2]/Q
                         net (fo=5, routed)           0.256     0.960    VGA_inst/p_m_inst/wave_shape_reg[305]__0[2]
    SLICE_X52Y141        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[306][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        0.828     0.830    VGA_inst/p_m_inst/clk_out1
    SLICE_X52Y141        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[306][2]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X52Y141        FDRE (Hold_fdre_C_D)         0.070     0.895    VGA_inst/p_m_inst/wave_shape_reg[306][2]
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[102][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[103][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.148%)  route 0.272ns (65.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        0.571     0.573    VGA_inst/p_m_inst/clk_out1
    SLICE_X29Y99         FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[102][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     0.714 r  VGA_inst/p_m_inst/wave_shape_reg[102][2]/Q
                         net (fo=5, routed)           0.272     0.986    VGA_inst/p_m_inst/wave_shape_reg[102]__0[2]
    SLICE_X28Y100        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[103][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        0.838     0.840    VGA_inst/p_m_inst/clk_out1
    SLICE_X28Y100        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[103][2]/C
                         clock pessimism              0.000     0.840    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.070     0.910    VGA_inst/p_m_inst/wave_shape_reg[103][2]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[190][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[191][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.615%)  route 0.261ns (61.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        0.564     0.566    VGA_inst/p_m_inst/clk_out1
    SLICE_X56Y99         FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[190][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  VGA_inst/p_m_inst/wave_shape_reg[190][0]/Q
                         net (fo=5, routed)           0.261     0.990    VGA_inst/p_m_inst/wave_shape_reg[190]__0[0]
    SLICE_X56Y100        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[191][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        0.832     0.834    VGA_inst/p_m_inst/clk_out1
    SLICE_X56Y100        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[191][0]/C
                         clock pessimism              0.000     0.834    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.075     0.909    VGA_inst/p_m_inst/wave_shape_reg[191][0]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    VGA_inst/divider/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X66Y121    VGA_inst/p_m_inst/green_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X54Y94     VGA_inst/p_m_inst/wave_shape_reg[183][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X52Y96     VGA_inst/p_m_inst/wave_shape_reg[183][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X57Y94     VGA_inst/p_m_inst/wave_shape_reg[184][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X57Y94     VGA_inst/p_m_inst/wave_shape_reg[184][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X56Y94     VGA_inst/p_m_inst/wave_shape_reg[184][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X56Y95     VGA_inst/p_m_inst/wave_shape_reg[184][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X56Y94     VGA_inst/p_m_inst/wave_shape_reg[184][4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X71Y105    VGA_inst/p_m_inst/wave_shape_reg[387][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y105    VGA_inst/p_m_inst/wave_shape_reg[387][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y105    VGA_inst/p_m_inst/wave_shape_reg[387][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y105    VGA_inst/p_m_inst/wave_shape_reg[387][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y105    VGA_inst/p_m_inst/wave_shape_reg[387][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y105    VGA_inst/p_m_inst/wave_shape_reg[387][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y105    VGA_inst/p_m_inst/wave_shape_reg[388][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y105    VGA_inst/p_m_inst/wave_shape_reg[388][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y105    VGA_inst/p_m_inst/wave_shape_reg[388][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y105    VGA_inst/p_m_inst/wave_shape_reg[388][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y121    VGA_inst/p_m_inst/green_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y94     VGA_inst/p_m_inst/wave_shape_reg[183][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y96     VGA_inst/p_m_inst/wave_shape_reg[183][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y94     VGA_inst/p_m_inst/wave_shape_reg[184][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y94     VGA_inst/p_m_inst/wave_shape_reg[184][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y94     VGA_inst/p_m_inst/wave_shape_reg[184][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y95     VGA_inst/p_m_inst/wave_shape_reg[184][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y94     VGA_inst/p_m_inst/wave_shape_reg[184][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y94     VGA_inst/p_m_inst/wave_shape_reg[184][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y95     VGA_inst/p_m_inst/wave_shape_reg[184][6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_inst/divider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    VGA_inst/divider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.747ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.923ns  (logic 2.334ns (29.458%)  route 5.589ns (70.542%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.609     5.211    Single_Note_Inst/clk_100
    SLICE_X58Y135        FDRE                                         r  Single_Note_Inst/lut_addr_3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y135        FDRE (Prop_fdre_C_Q)         0.478     5.689 r  Single_Note_Inst/lut_addr_3_reg[9]/Q
                         net (fo=119, routed)         1.156     6.845    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[9]
    SLICE_X59Y135        LUT6 (Prop_lut6_I5_O)        0.301     7.146 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.972     8.119    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_12_n_0
    SLICE_X59Y134        LUT6 (Prop_lut6_I0_O)        0.124     8.243 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.715     8.958    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_4_n_0
    SLICE_X59Y129        LUT6 (Prop_lut6_I5_O)        0.124     9.082 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=2, routed)           0.726     9.808    keyboard_inst/bbstub_spo[9]_1[5]
    SLICE_X59Y129        LUT6 (Prop_lut6_I1_O)        0.124     9.932 f  keyboard_inst/pwm_level__2_carry__0_i_9/O
                         net (fo=2, routed)           0.658    10.590    keyboard_inst/pwm_level__2_carry__0_i_9_n_0
    SLICE_X58Y130        LUT4 (Prop_lut4_I0_O)        0.153    10.743 r  keyboard_inst/pwm_level__2_carry__0_i_1/O
                         net (fo=2, routed)           0.708    11.451    keyboard_inst/compare_reg[7][3]
    SLICE_X58Y130        LUT5 (Prop_lut5_I4_O)        0.331    11.782 r  keyboard_inst/pwm_level__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.782    Single_Note_Inst/note_arr_reg[0][2]_0[3]
    SLICE_X58Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.158 r  Single_Note_Inst/pwm_level__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.158    Single_Note_Inst/pwm_level__2_carry__0_n_0
    SLICE_X58Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.481 r  Single_Note_Inst/pwm_level__2_carry__1/O[1]
                         net (fo=2, routed)           0.654    13.134    Single_Note_Inst/driver_inst/D[9]
    SLICE_X53Y131        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.478    14.900    Single_Note_Inst/driver_inst/clk_100
    SLICE_X53Y131        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[9]/C
                         clock pessimism              0.259    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X53Y131        FDRE (Setup_fdre_C_D)       -0.243    14.881    Single_Note_Inst/driver_inst/compare_reg[9]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                         -13.134    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.848ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.813ns  (logic 2.230ns (28.543%)  route 5.583ns (71.457%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.609     5.211    Single_Note_Inst/clk_100
    SLICE_X58Y135        FDRE                                         r  Single_Note_Inst/lut_addr_3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y135        FDRE (Prop_fdre_C_Q)         0.478     5.689 r  Single_Note_Inst/lut_addr_3_reg[9]/Q
                         net (fo=119, routed)         1.156     6.845    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[9]
    SLICE_X59Y135        LUT6 (Prop_lut6_I5_O)        0.301     7.146 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.972     8.119    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_12_n_0
    SLICE_X59Y134        LUT6 (Prop_lut6_I0_O)        0.124     8.243 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.715     8.958    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_4_n_0
    SLICE_X59Y129        LUT6 (Prop_lut6_I5_O)        0.124     9.082 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=2, routed)           0.726     9.808    keyboard_inst/bbstub_spo[9]_1[5]
    SLICE_X59Y129        LUT6 (Prop_lut6_I1_O)        0.124     9.932 f  keyboard_inst/pwm_level__2_carry__0_i_9/O
                         net (fo=2, routed)           0.658    10.590    keyboard_inst/pwm_level__2_carry__0_i_9_n_0
    SLICE_X58Y130        LUT4 (Prop_lut4_I0_O)        0.153    10.743 r  keyboard_inst/pwm_level__2_carry__0_i_1/O
                         net (fo=2, routed)           0.708    11.451    keyboard_inst/compare_reg[7][3]
    SLICE_X58Y130        LUT5 (Prop_lut5_I4_O)        0.331    11.782 r  keyboard_inst/pwm_level__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.782    Single_Note_Inst/note_arr_reg[0][2]_0[3]
    SLICE_X58Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.158 r  Single_Note_Inst/pwm_level__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.158    Single_Note_Inst/pwm_level__2_carry__0_n_0
    SLICE_X58Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.377 r  Single_Note_Inst/pwm_level__2_carry__1/O[0]
                         net (fo=2, routed)           0.647    13.024    Single_Note_Inst/driver_inst/D[8]
    SLICE_X53Y131        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.478    14.900    Single_Note_Inst/driver_inst/clk_100
    SLICE_X53Y131        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[8]/C
                         clock pessimism              0.259    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X53Y131        FDRE (Setup_fdre_C_D)       -0.252    14.872    Single_Note_Inst/driver_inst/compare_reg[8]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                         -13.024    
  -------------------------------------------------------------------
                         slack                                  1.848    

Slack (MET) :             1.856ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.818ns  (logic 2.274ns (29.087%)  route 5.544ns (70.913%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.609     5.211    Single_Note_Inst/clk_100
    SLICE_X61Y135        FDRE                                         r  Single_Note_Inst/lut_addr_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y135        FDRE (Prop_fdre_C_Q)         0.419     5.630 r  Single_Note_Inst/lut_addr_3_reg[4]/Q
                         net (fo=109, routed)         1.366     6.996    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X55Y135        LUT6 (Prop_lut6_I1_O)        0.299     7.295 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     7.295    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_22_n_0
    SLICE_X55Y135        MUXF7 (Prop_muxf7_I1_O)      0.245     7.540 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     7.540    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_9_n_0
    SLICE_X55Y135        MUXF8 (Prop_muxf8_I0_O)      0.104     7.644 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.880     8.524    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_3_n_0
    SLICE_X59Y135        LUT6 (Prop_lut6_I3_O)        0.316     8.840 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=2, routed)           0.949     9.789    keyboard_inst/bbstub_spo[9]_1[2]
    SLICE_X58Y126        LUT6 (Prop_lut6_I1_O)        0.124     9.913 r  keyboard_inst/pwm_level__2_carry_i_10/O
                         net (fo=3, routed)           0.666    10.579    Single_Note_Inst/driver_inst/note_arr_reg[3][0]_0
    SLICE_X58Y125        LUT4 (Prop_lut4_I3_O)        0.124    10.703 r  Single_Note_Inst/driver_inst/pwm_level__2_carry_i_2/O
                         net (fo=1, routed)           0.843    11.546    Single_Note_Inst/driver_inst_n_8
    SLICE_X58Y129        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.950 r  Single_Note_Inst/pwm_level__2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.950    Single_Note_Inst/pwm_level__2_carry_n_0
    SLICE_X58Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.189 r  Single_Note_Inst/pwm_level__2_carry__0/O[2]
                         net (fo=2, routed)           0.840    13.029    Single_Note_Inst/driver_inst/D[6]
    SLICE_X53Y130        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.477    14.899    Single_Note_Inst/driver_inst/clk_100
    SLICE_X53Y130        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[6]/C
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X53Y130        FDRE (Setup_fdre_C_D)       -0.238    14.885    Single_Note_Inst/driver_inst/compare_reg[6]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                         -13.029    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.801ns  (logic 2.254ns (28.892%)  route 5.547ns (71.108%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.609     5.211    Single_Note_Inst/clk_100
    SLICE_X61Y135        FDRE                                         r  Single_Note_Inst/lut_addr_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y135        FDRE (Prop_fdre_C_Q)         0.419     5.630 r  Single_Note_Inst/lut_addr_3_reg[4]/Q
                         net (fo=109, routed)         1.366     6.996    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X55Y135        LUT6 (Prop_lut6_I1_O)        0.299     7.295 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     7.295    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_22_n_0
    SLICE_X55Y135        MUXF7 (Prop_muxf7_I1_O)      0.245     7.540 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     7.540    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_9_n_0
    SLICE_X55Y135        MUXF8 (Prop_muxf8_I0_O)      0.104     7.644 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.880     8.524    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_3_n_0
    SLICE_X59Y135        LUT6 (Prop_lut6_I3_O)        0.316     8.840 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=2, routed)           0.949     9.789    keyboard_inst/bbstub_spo[9]_1[2]
    SLICE_X58Y126        LUT6 (Prop_lut6_I1_O)        0.124     9.913 r  keyboard_inst/pwm_level__2_carry_i_10/O
                         net (fo=3, routed)           0.666    10.579    Single_Note_Inst/driver_inst/note_arr_reg[3][0]_0
    SLICE_X58Y125        LUT4 (Prop_lut4_I3_O)        0.124    10.703 r  Single_Note_Inst/driver_inst/pwm_level__2_carry_i_2/O
                         net (fo=1, routed)           0.843    11.546    Single_Note_Inst/driver_inst_n_8
    SLICE_X58Y129        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.950 r  Single_Note_Inst/pwm_level__2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.950    Single_Note_Inst/pwm_level__2_carry_n_0
    SLICE_X58Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.169 r  Single_Note_Inst/pwm_level__2_carry__0/O[0]
                         net (fo=1, routed)           0.843    13.013    Single_Note_Inst/driver_inst/D[4]
    SLICE_X53Y130        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.477    14.899    Single_Note_Inst/driver_inst/clk_100
    SLICE_X53Y130        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[4]/C
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X53Y130        FDRE (Setup_fdre_C_D)       -0.238    14.885    Single_Note_Inst/driver_inst/compare_reg[4]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                         -13.013    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.932ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.717ns  (logic 2.358ns (30.556%)  route 5.359ns (69.444%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.609     5.211    Single_Note_Inst/clk_100
    SLICE_X61Y135        FDRE                                         r  Single_Note_Inst/lut_addr_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y135        FDRE (Prop_fdre_C_Q)         0.419     5.630 r  Single_Note_Inst/lut_addr_3_reg[4]/Q
                         net (fo=109, routed)         1.366     6.996    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X55Y135        LUT6 (Prop_lut6_I1_O)        0.299     7.295 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     7.295    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_22_n_0
    SLICE_X55Y135        MUXF7 (Prop_muxf7_I1_O)      0.245     7.540 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     7.540    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_9_n_0
    SLICE_X55Y135        MUXF8 (Prop_muxf8_I0_O)      0.104     7.644 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.880     8.524    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_3_n_0
    SLICE_X59Y135        LUT6 (Prop_lut6_I3_O)        0.316     8.840 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=2, routed)           0.949     9.789    keyboard_inst/bbstub_spo[9]_1[2]
    SLICE_X58Y126        LUT6 (Prop_lut6_I1_O)        0.124     9.913 r  keyboard_inst/pwm_level__2_carry_i_10/O
                         net (fo=3, routed)           0.666    10.579    Single_Note_Inst/driver_inst/note_arr_reg[3][0]_0
    SLICE_X58Y125        LUT4 (Prop_lut4_I3_O)        0.124    10.703 r  Single_Note_Inst/driver_inst/pwm_level__2_carry_i_2/O
                         net (fo=1, routed)           0.843    11.546    Single_Note_Inst/driver_inst_n_8
    SLICE_X58Y129        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.950 r  Single_Note_Inst/pwm_level__2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.950    Single_Note_Inst/pwm_level__2_carry_n_0
    SLICE_X58Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.273 r  Single_Note_Inst/pwm_level__2_carry__0/O[1]
                         net (fo=2, routed)           0.655    12.928    Single_Note_Inst/driver_inst/D[5]
    SLICE_X53Y130        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.477    14.899    Single_Note_Inst/driver_inst/clk_100
    SLICE_X53Y130        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[5]/C
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X53Y130        FDRE (Setup_fdre_C_D)       -0.263    14.860    Single_Note_Inst/driver_inst/compare_reg[5]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -12.928    
  -------------------------------------------------------------------
                         slack                                  1.932    

Slack (MET) :             1.942ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.735ns  (logic 2.250ns (29.088%)  route 5.485ns (70.912%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.609     5.211    Single_Note_Inst/clk_100
    SLICE_X58Y135        FDRE                                         r  Single_Note_Inst/lut_addr_3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y135        FDRE (Prop_fdre_C_Q)         0.478     5.689 r  Single_Note_Inst/lut_addr_3_reg[9]/Q
                         net (fo=119, routed)         1.156     6.845    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[9]
    SLICE_X59Y135        LUT6 (Prop_lut6_I5_O)        0.301     7.146 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.972     8.119    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_12_n_0
    SLICE_X59Y134        LUT6 (Prop_lut6_I0_O)        0.124     8.243 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.715     8.958    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_4_n_0
    SLICE_X59Y129        LUT6 (Prop_lut6_I5_O)        0.124     9.082 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=2, routed)           0.726     9.808    keyboard_inst/bbstub_spo[9]_1[5]
    SLICE_X59Y129        LUT6 (Prop_lut6_I1_O)        0.124     9.932 f  keyboard_inst/pwm_level__2_carry__0_i_9/O
                         net (fo=2, routed)           0.658    10.590    keyboard_inst/pwm_level__2_carry__0_i_9_n_0
    SLICE_X58Y130        LUT4 (Prop_lut4_I0_O)        0.153    10.743 r  keyboard_inst/pwm_level__2_carry__0_i_1/O
                         net (fo=2, routed)           0.708    11.451    keyboard_inst/compare_reg[7][3]
    SLICE_X58Y130        LUT5 (Prop_lut5_I4_O)        0.331    11.782 r  keyboard_inst/pwm_level__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.782    Single_Note_Inst/note_arr_reg[0][2]_0[3]
    SLICE_X58Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.158 r  Single_Note_Inst/pwm_level__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.158    Single_Note_Inst/pwm_level__2_carry__0_n_0
    SLICE_X58Y131        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.397 r  Single_Note_Inst/pwm_level__2_carry__1/O[2]
                         net (fo=2, routed)           0.550    12.947    Single_Note_Inst/driver_inst/D[10]
    SLICE_X52Y131        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.478    14.900    Single_Note_Inst/driver_inst/clk_100
    SLICE_X52Y131        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[10]/C
                         clock pessimism              0.259    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X52Y131        FDRE (Setup_fdre_C_D)       -0.235    14.889    Single_Note_Inst/driver_inst/compare_reg[10]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                         -12.947    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             2.092ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.579ns  (logic 2.350ns (31.008%)  route 5.229ns (68.992%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.609     5.211    Single_Note_Inst/clk_100
    SLICE_X61Y135        FDRE                                         r  Single_Note_Inst/lut_addr_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y135        FDRE (Prop_fdre_C_Q)         0.419     5.630 r  Single_Note_Inst/lut_addr_3_reg[4]/Q
                         net (fo=109, routed)         1.366     6.996    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X55Y135        LUT6 (Prop_lut6_I1_O)        0.299     7.295 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     7.295    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_22_n_0
    SLICE_X55Y135        MUXF7 (Prop_muxf7_I1_O)      0.245     7.540 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     7.540    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_9_n_0
    SLICE_X55Y135        MUXF8 (Prop_muxf8_I0_O)      0.104     7.644 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.880     8.524    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_3_n_0
    SLICE_X59Y135        LUT6 (Prop_lut6_I3_O)        0.316     8.840 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=2, routed)           0.949     9.789    keyboard_inst/bbstub_spo[9]_1[2]
    SLICE_X58Y126        LUT6 (Prop_lut6_I1_O)        0.124     9.913 r  keyboard_inst/pwm_level__2_carry_i_10/O
                         net (fo=3, routed)           0.666    10.579    Single_Note_Inst/driver_inst/note_arr_reg[3][0]_0
    SLICE_X58Y125        LUT4 (Prop_lut4_I3_O)        0.124    10.703 r  Single_Note_Inst/driver_inst/pwm_level__2_carry_i_2/O
                         net (fo=1, routed)           0.843    11.546    Single_Note_Inst/driver_inst_n_8
    SLICE_X58Y129        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.950 r  Single_Note_Inst/pwm_level__2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.950    Single_Note_Inst/pwm_level__2_carry_n_0
    SLICE_X58Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.265 r  Single_Note_Inst/pwm_level__2_carry__0/O[3]
                         net (fo=2, routed)           0.524    12.790    Single_Note_Inst/driver_inst/D[7]
    SLICE_X53Y130        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.477    14.899    Single_Note_Inst/driver_inst/clk_100
    SLICE_X53Y130        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[7]/C
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X53Y130        FDRE (Setup_fdre_C_D)       -0.241    14.882    Single_Note_Inst/driver_inst/compare_reg[7]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -12.790    
  -------------------------------------------------------------------
                         slack                                  2.092    

Slack (MET) :             2.098ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.952ns  (logic 2.128ns (26.760%)  route 5.824ns (73.240%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.609     5.211    Single_Note_Inst/clk_100
    SLICE_X58Y135        FDRE                                         r  Single_Note_Inst/lut_addr_3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y135        FDRE (Prop_fdre_C_Q)         0.478     5.689 r  Single_Note_Inst/lut_addr_3_reg[9]/Q
                         net (fo=119, routed)         1.156     6.845    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[9]
    SLICE_X59Y135        LUT6 (Prop_lut6_I5_O)        0.301     7.146 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.972     8.119    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_12_n_0
    SLICE_X59Y134        LUT6 (Prop_lut6_I0_O)        0.124     8.243 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.715     8.958    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_4_n_0
    SLICE_X59Y129        LUT6 (Prop_lut6_I5_O)        0.124     9.082 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=2, routed)           0.726     9.808    keyboard_inst/bbstub_spo[9]_1[5]
    SLICE_X59Y129        LUT6 (Prop_lut6_I1_O)        0.124     9.932 f  keyboard_inst/pwm_level__2_carry__0_i_9/O
                         net (fo=2, routed)           0.658    10.590    keyboard_inst/pwm_level__2_carry__0_i_9_n_0
    SLICE_X58Y130        LUT4 (Prop_lut4_I0_O)        0.153    10.743 r  keyboard_inst/pwm_level__2_carry__0_i_1/O
                         net (fo=2, routed)           0.708    11.451    keyboard_inst/compare_reg[7][3]
    SLICE_X58Y130        LUT5 (Prop_lut5_I4_O)        0.331    11.782 r  keyboard_inst/pwm_level__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.782    Single_Note_Inst/note_arr_reg[0][2]_0[3]
    SLICE_X58Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.158 r  Single_Note_Inst/pwm_level__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.158    Single_Note_Inst/pwm_level__2_carry__0_n_0
    SLICE_X58Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.275 r  Single_Note_Inst/pwm_level__2_carry__1/CO[3]
                         net (fo=2, routed)           0.889    13.164    Single_Note_Inst/driver_inst/D[11]
    SLICE_X53Y131        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.478    14.900    Single_Note_Inst/driver_inst/clk_100
    SLICE_X53Y131        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[11]/C
                         clock pessimism              0.259    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X53Y131        FDRE (Setup_fdre_C_D)        0.138    15.262    Single_Note_Inst/driver_inst/compare_reg[11]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                         -13.164    
  -------------------------------------------------------------------
                         slack                                  2.098    

Slack (MET) :             3.106ns  (required time - arrival time)
  Source:                 keyboard_inst/octave_arr_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.440ns  (logic 1.394ns (21.646%)  route 5.046ns (78.354%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.597     5.199    keyboard_inst/clk_100
    SLICE_X65Y124        FDRE                                         r  keyboard_inst/octave_arr_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y124        FDRE (Prop_fdre_C_Q)         0.456     5.655 r  keyboard_inst/octave_arr_reg[1][0]/Q
                         net (fo=54, routed)          2.415     8.070    keyboard_inst/octave_out[1][0]
    SLICE_X65Y133        LUT6 (Prop_lut6_I1_O)        0.124     8.194 r  keyboard_inst/lut_addr_10_carry_i_9/O
                         net (fo=1, routed)           0.928     9.122    Single_Note_Inst/octave_arr_reg[1][0]_1
    SLICE_X66Y133        LUT6 (Prop_lut6_I3_O)        0.124     9.246 r  Single_Note_Inst/lut_addr_10_carry_i_3/O
                         net (fo=1, routed)           0.000     9.246    Single_Note_Inst/lut_addr_10_carry_i_3_n_0
    SLICE_X66Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.779 r  Single_Note_Inst/lut_addr_10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.779    Single_Note_Inst/lut_addr_10_carry_n_0
    SLICE_X66Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.936 r  Single_Note_Inst/lut_addr_10_carry__0/CO[1]
                         net (fo=28, routed)          1.703    11.639    Single_Note_Inst/sel
    SLICE_X54Y128        FDRE                                         r  Single_Note_Inst/lut_addr_1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.476    14.898    Single_Note_Inst/clk_100
    SLICE_X54Y128        FDRE                                         r  Single_Note_Inst/lut_addr_1_reg[5]/C
                         clock pessimism              0.259    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X54Y128        FDRE (Setup_fdre_C_CE)      -0.377    14.745    Single_Note_Inst/lut_addr_1_reg[5]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                         -11.639    
  -------------------------------------------------------------------
                         slack                                  3.106    

Slack (MET) :             3.106ns  (required time - arrival time)
  Source:                 keyboard_inst/octave_arr_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.440ns  (logic 1.394ns (21.646%)  route 5.046ns (78.354%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.597     5.199    keyboard_inst/clk_100
    SLICE_X65Y124        FDRE                                         r  keyboard_inst/octave_arr_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y124        FDRE (Prop_fdre_C_Q)         0.456     5.655 r  keyboard_inst/octave_arr_reg[1][0]/Q
                         net (fo=54, routed)          2.415     8.070    keyboard_inst/octave_out[1][0]
    SLICE_X65Y133        LUT6 (Prop_lut6_I1_O)        0.124     8.194 r  keyboard_inst/lut_addr_10_carry_i_9/O
                         net (fo=1, routed)           0.928     9.122    Single_Note_Inst/octave_arr_reg[1][0]_1
    SLICE_X66Y133        LUT6 (Prop_lut6_I3_O)        0.124     9.246 r  Single_Note_Inst/lut_addr_10_carry_i_3/O
                         net (fo=1, routed)           0.000     9.246    Single_Note_Inst/lut_addr_10_carry_i_3_n_0
    SLICE_X66Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.779 r  Single_Note_Inst/lut_addr_10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.779    Single_Note_Inst/lut_addr_10_carry_n_0
    SLICE_X66Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.936 r  Single_Note_Inst/lut_addr_10_carry__0/CO[1]
                         net (fo=28, routed)          1.703    11.639    Single_Note_Inst/sel
    SLICE_X54Y128        FDRE                                         r  Single_Note_Inst/lut_addr_1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.476    14.898    Single_Note_Inst/clk_100
    SLICE_X54Y128        FDRE                                         r  Single_Note_Inst/lut_addr_1_reg[6]/C
                         clock pessimism              0.259    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X54Y128        FDRE (Setup_fdre_C_CE)      -0.377    14.745    Single_Note_Inst/lut_addr_1_reg[6]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                         -11.639    
  -------------------------------------------------------------------
                         slack                                  3.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 keyboard_inst/PS2/debounce/cnt1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/PS2/debounce/cnt1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.705%)  route 0.119ns (32.294%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.592     1.511    keyboard_inst/PS2/debounce/clk_100
    SLICE_X80Y136        FDRE                                         r  keyboard_inst/PS2/debounce/cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y136        FDRE (Prop_fdre_C_Q)         0.148     1.659 r  keyboard_inst/PS2/debounce/cnt1_reg[3]/Q
                         net (fo=4, routed)           0.119     1.778    keyboard_inst/PS2/debounce/cnt1_reg__0[3]
    SLICE_X80Y136        LUT5 (Prop_lut5_I4_O)        0.101     1.879 r  keyboard_inst/PS2/debounce/cnt1[4]_i_3/O
                         net (fo=1, routed)           0.000     1.879    keyboard_inst/PS2/debounce/p_0_in[4]
    SLICE_X80Y136        FDRE                                         r  keyboard_inst/PS2/debounce/cnt1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.862     2.028    keyboard_inst/PS2/debounce/clk_100
    SLICE_X80Y136        FDRE                                         r  keyboard_inst/PS2/debounce/cnt1_reg[4]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X80Y136        FDRE (Hold_fdre_C_D)         0.133     1.644    keyboard_inst/PS2/debounce/cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 Single_Note_Inst/lut_addr_0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.232ns (63.734%)  route 0.132ns (36.266%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.554     1.473    Single_Note_Inst/clk_100
    SLICE_X51Y133        FDRE                                         r  Single_Note_Inst/lut_addr_0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y133        FDRE (Prop_fdre_C_Q)         0.128     1.601 r  Single_Note_Inst/lut_addr_0_reg[7]/Q
                         net (fo=12, routed)          0.132     1.733    Single_Note_Inst/lut_addr_0_reg__0[7]
    SLICE_X51Y133        LUT5 (Prop_lut5_I1_O)        0.104     1.837 r  Single_Note_Inst/lut_addr_0[9]_i_1/O
                         net (fo=1, routed)           0.000     1.837    Single_Note_Inst/p_0_in__3[9]
    SLICE_X51Y133        FDRE                                         r  Single_Note_Inst/lut_addr_0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.822     1.987    Single_Note_Inst/clk_100
    SLICE_X51Y133        FDRE                                         r  Single_Note_Inst/lut_addr_0_reg[9]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X51Y133        FDRE (Hold_fdre_C_D)         0.107     1.580    Single_Note_Inst/lut_addr_0_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 keyboard_inst/PS2/debounce/cnt1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/PS2/debounce/cnt1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.251ns (64.680%)  route 0.137ns (35.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.592     1.511    keyboard_inst/PS2/debounce/clk_100
    SLICE_X80Y136        FDRE                                         r  keyboard_inst/PS2/debounce/cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y136        FDRE (Prop_fdre_C_Q)         0.148     1.659 r  keyboard_inst/PS2/debounce/cnt1_reg[1]/Q
                         net (fo=6, routed)           0.137     1.796    keyboard_inst/PS2/debounce/cnt1_reg__0[1]
    SLICE_X80Y136        LUT4 (Prop_lut4_I2_O)        0.103     1.899 r  keyboard_inst/PS2/debounce/cnt1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.899    keyboard_inst/PS2/debounce/p_0_in[3]
    SLICE_X80Y136        FDRE                                         r  keyboard_inst/PS2/debounce/cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.862     2.028    keyboard_inst/PS2/debounce/clk_100
    SLICE_X80Y136        FDRE                                         r  keyboard_inst/PS2/debounce/cnt1_reg[3]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X80Y136        FDRE (Hold_fdre_C_D)         0.131     1.642    keyboard_inst/PS2/debounce/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 keyboard_inst/PS2/debounce/cnt0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/PS2/debounce/cnt0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.592     1.511    keyboard_inst/PS2/debounce/clk_100
    SLICE_X81Y135        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y135        FDRE (Prop_fdre_C_Q)         0.141     1.652 f  keyboard_inst/PS2/debounce/cnt0_reg[0]/Q
                         net (fo=6, routed)           0.179     1.832    keyboard_inst/PS2/debounce/cnt0_reg[0]
    SLICE_X81Y135        LUT5 (Prop_lut5_I4_O)        0.042     1.874 r  keyboard_inst/PS2/debounce/cnt0[0]_i_1/O
                         net (fo=1, routed)           0.000     1.874    keyboard_inst/PS2/debounce/cnt0[0]_i_1_n_0
    SLICE_X81Y135        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.862     2.028    keyboard_inst/PS2/debounce/clk_100
    SLICE_X81Y135        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[0]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X81Y135        FDRE (Hold_fdre_C_D)         0.105     1.616    keyboard_inst/PS2/debounce/cnt0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 keyboard_inst/PS2/debounce/cnt0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/PS2/debounce/cnt0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.592     1.511    keyboard_inst/PS2/debounce/clk_100
    SLICE_X81Y135        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y135        FDRE (Prop_fdre_C_Q)         0.141     1.652 r  keyboard_inst/PS2/debounce/cnt0_reg[0]/Q
                         net (fo=6, routed)           0.181     1.834    keyboard_inst/PS2/debounce/cnt0_reg[0]
    SLICE_X81Y135        LUT5 (Prop_lut5_I3_O)        0.043     1.877 r  keyboard_inst/PS2/debounce/cnt0[2]_i_1/O
                         net (fo=1, routed)           0.000     1.877    keyboard_inst/PS2/debounce/cnt0[2]_i_1_n_0
    SLICE_X81Y135        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.862     2.028    keyboard_inst/PS2/debounce/clk_100
    SLICE_X81Y135        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[2]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X81Y135        FDRE (Hold_fdre_C_D)         0.107     1.618    keyboard_inst/PS2/debounce/cnt0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Single_Note_Inst/sine_count_1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.558     1.477    Single_Note_Inst/clk_100
    SLICE_X67Y134        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y134        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Single_Note_Inst/sine_count_1_reg[15]/Q
                         net (fo=2, routed)           0.117     1.736    Single_Note_Inst/sine_count_1_reg[15]
    SLICE_X67Y134        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  Single_Note_Inst/sine_count_1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    Single_Note_Inst/sine_count_1_reg[12]_i_1_n_4
    SLICE_X67Y134        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.828     1.993    Single_Note_Inst/clk_100
    SLICE_X67Y134        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[15]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X67Y134        FDRE (Hold_fdre_C_D)         0.105     1.582    Single_Note_Inst/sine_count_1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 keyboard_inst/PS2/debounce/cnt1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/PS2/debounce/cnt1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.247ns (64.313%)  route 0.137ns (35.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.592     1.511    keyboard_inst/PS2/debounce/clk_100
    SLICE_X80Y136        FDRE                                         r  keyboard_inst/PS2/debounce/cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y136        FDRE (Prop_fdre_C_Q)         0.148     1.659 r  keyboard_inst/PS2/debounce/cnt1_reg[1]/Q
                         net (fo=6, routed)           0.137     1.796    keyboard_inst/PS2/debounce/cnt1_reg__0[1]
    SLICE_X80Y136        LUT3 (Prop_lut3_I1_O)        0.099     1.895 r  keyboard_inst/PS2/debounce/cnt1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.895    keyboard_inst/PS2/debounce/p_0_in[2]
    SLICE_X80Y136        FDRE                                         r  keyboard_inst/PS2/debounce/cnt1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.862     2.028    keyboard_inst/PS2/debounce/clk_100
    SLICE_X80Y136        FDRE                                         r  keyboard_inst/PS2/debounce/cnt1_reg[2]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X80Y136        FDRE (Hold_fdre_C_D)         0.121     1.632    keyboard_inst/PS2/debounce/cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 keyboard_inst/PS2/debounce/O0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/PS2/debounce/O0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.592     1.511    keyboard_inst/PS2/debounce/clk_100
    SLICE_X81Y136        FDRE                                         r  keyboard_inst/PS2/debounce/O0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y136        FDRE (Prop_fdre_C_Q)         0.141     1.652 r  keyboard_inst/PS2/debounce/O0_reg/Q
                         net (fo=14, routed)          0.168     1.821    keyboard_inst/PS2/debounce/kclkf
    SLICE_X81Y136        LUT4 (Prop_lut4_I3_O)        0.045     1.866 r  keyboard_inst/PS2/debounce/O0_i_1/O
                         net (fo=1, routed)           0.000     1.866    keyboard_inst/PS2/debounce/O0_i_1_n_0
    SLICE_X81Y136        FDRE                                         r  keyboard_inst/PS2/debounce/O0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.862     2.028    keyboard_inst/PS2/debounce/clk_100
    SLICE_X81Y136        FDRE                                         r  keyboard_inst/PS2/debounce/O0_reg/C
                         clock pessimism             -0.516     1.511    
    SLICE_X81Y136        FDRE (Hold_fdre_C_D)         0.091     1.602    keyboard_inst/PS2/debounce/O0_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Single_Note_Inst/sine_count_1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.557     1.476    Single_Note_Inst/clk_100
    SLICE_X67Y133        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y133        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Single_Note_Inst/sine_count_1_reg[11]/Q
                         net (fo=2, routed)           0.119     1.737    Single_Note_Inst/sine_count_1_reg[11]
    SLICE_X67Y133        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  Single_Note_Inst/sine_count_1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    Single_Note_Inst/sine_count_1_reg[8]_i_1_n_4
    SLICE_X67Y133        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.827     1.992    Single_Note_Inst/clk_100
    SLICE_X67Y133        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[11]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X67Y133        FDRE (Hold_fdre_C_D)         0.105     1.581    Single_Note_Inst/sine_count_1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Single_Note_Inst/driver_inst/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.552     1.471    Single_Note_Inst/driver_inst/clk_100
    SLICE_X47Y130        FDRE                                         r  Single_Note_Inst/driver_inst/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y130        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Single_Note_Inst/driver_inst/count_reg[8]/Q
                         net (fo=5, routed)           0.120     1.733    Single_Note_Inst/driver_inst/count[8]
    SLICE_X47Y130        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  Single_Note_Inst/driver_inst/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    Single_Note_Inst/driver_inst/data0[8]
    SLICE_X47Y130        FDRE                                         r  Single_Note_Inst/driver_inst/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.821     1.986    Single_Note_Inst/driver_inst/clk_100
    SLICE_X47Y130        FDRE                                         r  Single_Note_Inst/driver_inst/count_reg[8]/C
                         clock pessimism             -0.514     1.471    
    SLICE_X47Y130        FDRE (Hold_fdre_C_D)         0.105     1.576    Single_Note_Inst/driver_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y124   Single_Note_Inst/sine_count_0_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y124   Single_Note_Inst/sine_count_0_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y124   Single_Note_Inst/sine_count_0_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y125   Single_Note_Inst/sine_count_0_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y125   Single_Note_Inst/sine_count_0_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y121   Single_Note_Inst/sine_count_0_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y121   Single_Note_Inst/sine_count_0_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y121   Single_Note_Inst/sine_count_0_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y122   Single_Note_Inst/sine_count_0_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y135   keyboard_inst/PS2/debounce/Iv0_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y136   keyboard_inst/PS2/debounce/O0_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y136   keyboard_inst/PS2/debounce/O1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y135   keyboard_inst/PS2/debounce/cnt0_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y135   keyboard_inst/PS2/debounce/cnt0_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y135   keyboard_inst/PS2/debounce/cnt0_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y136   keyboard_inst/PS2/debounce/cnt0_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y135   keyboard_inst/PS2/debounce/cnt0_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y136   keyboard_inst/PS2/debounce/cnt1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y136   keyboard_inst/PS2/debounce/cnt1_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y121   Single_Note_Inst/sine_count_0_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y121   Single_Note_Inst/sine_count_0_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y121   Single_Note_Inst/sine_count_0_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y135   Single_Note_Inst/sine_count_1_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y135   Single_Note_Inst/sine_count_1_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y134   keyboard_inst/ena_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y133   keyboard_inst/note_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y133   keyboard_inst/note_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y133   keyboard_inst/note_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y133   keyboard_inst/note_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :           15  Failing Endpoints,  Worst Slack       -2.124ns,  Total Violation      -26.234ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.528ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.124ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        7.945ns  (logic 2.306ns (29.025%)  route 5.639ns (70.975%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 41.487 - 40.000 ) 
    Source Clock Delay      (SCD):    5.200ns = ( 35.200 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.598    35.200    Single_Note_Inst/clk_100
    SLICE_X55Y131        FDRE                                         r  Single_Note_Inst/lut_addr_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDRE (Prop_fdre_C_Q)         0.419    35.619 r  Single_Note_Inst/lut_addr_1_reg[2]/Q
                         net (fo=111, routed)         1.223    36.843    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X54Y130        LUT6 (Prop_lut6_I2_O)        0.299    37.142 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    37.142    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_16_n_0
    SLICE_X54Y130        MUXF7 (Prop_muxf7_I1_O)      0.214    37.356 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    37.356    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_6_n_0
    SLICE_X54Y130        MUXF8 (Prop_muxf8_I1_O)      0.088    37.444 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           1.180    38.623    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X54Y128        LUT6 (Prop_lut6_I0_O)        0.319    38.942 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=2, routed)           0.862    39.804    keyboard_inst/bbstub_spo[9][2]
    SLICE_X58Y126        LUT6 (Prop_lut6_I4_O)        0.124    39.928 r  keyboard_inst/pwm_level__2_carry_i_10/O
                         net (fo=3, routed)           0.666    40.595    Single_Note_Inst/driver_inst/note_arr_reg[3][0]_0
    SLICE_X58Y125        LUT4 (Prop_lut4_I3_O)        0.124    40.719 r  Single_Note_Inst/driver_inst/pwm_level__2_carry_i_2/O
                         net (fo=1, routed)           0.843    41.562    Single_Note_Inst/driver_inst_n_8
    SLICE_X58Y129        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    41.966 r  Single_Note_Inst/pwm_level__2_carry/CO[3]
                         net (fo=1, routed)           0.000    41.966    Single_Note_Inst/pwm_level__2_carry_n_0
    SLICE_X58Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    42.281 r  Single_Note_Inst/pwm_level__2_carry__0/O[3]
                         net (fo=2, routed)           0.864    43.145    VGA_inst/p_m_inst/D[2]
    SLICE_X59Y128        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        1.484    41.487    VGA_inst/p_m_inst/clk_out1
    SLICE_X59Y128        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][2]/C
                         clock pessimism              0.000    41.487    
                         clock uncertainty           -0.202    41.285    
    SLICE_X59Y128        FDRE (Setup_fdre_C_D)       -0.264    41.021    VGA_inst/p_m_inst/wave_shape_reg[0][2]
  -------------------------------------------------------------------
                         required time                         41.021    
                         arrival time                         -43.145    
  -------------------------------------------------------------------
                         slack                                 -2.124    

Slack (VIOLATED) :        -1.978ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.145ns  (logic 1.944ns (23.867%)  route 6.201ns (76.133%))
  Logic Levels:           12  (LUT2=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -3.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 41.490 - 40.000 ) 
    Source Clock Delay      (SCD):    5.199ns = ( 35.199 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.597    35.199    keyboard_inst/clk_100
    SLICE_X69Y125        FDRE                                         r  keyboard_inst/note_arr_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y125        FDRE (Prop_fdre_C_Q)         0.456    35.655 f  keyboard_inst/note_arr_reg[1][1]/Q
                         net (fo=24, routed)          0.704    36.359    keyboard_inst/note_out[1][1]
    SLICE_X69Y125        LUT4 (Prop_lut4_I0_O)        0.124    36.483 f  keyboard_inst/red[2]_i_95/O
                         net (fo=2, routed)           0.673    37.156    keyboard_inst/red[2]_i_95_n_0
    SLICE_X66Y124        LUT6 (Prop_lut6_I4_O)        0.124    37.280 f  keyboard_inst/red[0]_i_130/O
                         net (fo=2, routed)           0.789    38.070    keyboard_inst/red[0]_i_130_n_0
    SLICE_X66Y127        LUT6 (Prop_lut6_I0_O)        0.124    38.194 r  keyboard_inst/red[0]_i_133/O
                         net (fo=5, routed)           0.530    38.724    VGA_inst/p_m_inst/octave_arr_reg[3][0]_10
    SLICE_X62Y127        LUT2 (Prop_lut2_I1_O)        0.124    38.848 f  VGA_inst/p_m_inst/green[2]_i_122/O
                         net (fo=2, routed)           0.464    39.312    VGA_inst/p_m_inst/green[2]_i_122_n_0
    SLICE_X62Y127        LUT6 (Prop_lut6_I0_O)        0.124    39.436 f  VGA_inst/p_m_inst/green[2]_i_85/O
                         net (fo=1, routed)           0.498    39.934    VGA_inst/p_m_inst/green[2]_i_85_n_0
    SLICE_X63Y127        LUT6 (Prop_lut6_I4_O)        0.124    40.058 f  VGA_inst/p_m_inst/green[2]_i_47/O
                         net (fo=1, routed)           0.525    40.582    VGA_inst/p_m_inst/green[2]_i_47_n_0
    SLICE_X64Y122        LUT6 (Prop_lut6_I4_O)        0.124    40.706 f  VGA_inst/p_m_inst/green[2]_i_24/O
                         net (fo=1, routed)           0.426    41.133    VGA_inst/p_m_inst/green[2]_i_24_n_0
    SLICE_X64Y122        LUT6 (Prop_lut6_I2_O)        0.124    41.257 f  VGA_inst/p_m_inst/green[2]_i_10/O
                         net (fo=1, routed)           0.424    41.681    VGA_inst/p_m_inst/green[2]_i_10_n_0
    SLICE_X68Y122        LUT6 (Prop_lut6_I0_O)        0.124    41.805 r  VGA_inst/p_m_inst/green[2]_i_4/O
                         net (fo=2, routed)           0.311    42.116    VGA_inst/p_m_inst/green[2]_i_4_n_0
    SLICE_X68Y121        LUT5 (Prop_lut5_I0_O)        0.124    42.240 f  VGA_inst/p_m_inst/green[2]_i_5/O
                         net (fo=1, routed)           0.434    42.674    VGA_inst/p_m_inst/green[2]_i_5_n_0
    SLICE_X66Y121        LUT6 (Prop_lut6_I5_O)        0.124    42.798 r  VGA_inst/p_m_inst/green[2]_i_2/O
                         net (fo=1, routed)           0.422    43.220    VGA_inst/p_m_inst/green[2]_i_2_n_0
    SLICE_X66Y121        LUT6 (Prop_lut6_I0_O)        0.124    43.344 r  VGA_inst/p_m_inst/green[2]_i_1/O
                         net (fo=1, routed)           0.000    43.344    VGA_inst/p_m_inst/green[2]_i_1_n_0
    SLICE_X66Y121        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        1.487    41.490    VGA_inst/p_m_inst/clk_out1
    SLICE_X66Y121        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/C
                         clock pessimism              0.000    41.490    
                         clock uncertainty           -0.202    41.288    
    SLICE_X66Y121        FDRE (Setup_fdre_C_D)        0.079    41.367    VGA_inst/p_m_inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         41.367    
                         arrival time                         -43.344    
  -------------------------------------------------------------------
                         slack                                 -1.978    

Slack (VIOLATED) :        -1.954ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.071ns  (logic 1.944ns (24.087%)  route 6.127ns (75.913%))
  Logic Levels:           12  (LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -3.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 41.487 - 40.000 ) 
    Source Clock Delay      (SCD):    5.199ns = ( 35.199 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.597    35.199    keyboard_inst/clk_100
    SLICE_X69Y125        FDRE                                         r  keyboard_inst/note_arr_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y125        FDRE (Prop_fdre_C_Q)         0.456    35.655 r  keyboard_inst/note_arr_reg[1][1]/Q
                         net (fo=24, routed)          0.704    36.359    keyboard_inst/note_out[1][1]
    SLICE_X69Y125        LUT4 (Prop_lut4_I0_O)        0.124    36.483 r  keyboard_inst/red[2]_i_95/O
                         net (fo=2, routed)           0.673    37.156    keyboard_inst/red[2]_i_95_n_0
    SLICE_X66Y124        LUT6 (Prop_lut6_I4_O)        0.124    37.280 r  keyboard_inst/red[0]_i_130/O
                         net (fo=2, routed)           0.789    38.070    keyboard_inst/red[0]_i_130_n_0
    SLICE_X66Y127        LUT6 (Prop_lut6_I0_O)        0.124    38.194 f  keyboard_inst/red[0]_i_133/O
                         net (fo=5, routed)           0.602    38.796    VGA_inst/p_m_inst/octave_arr_reg[3][0]_10
    SLICE_X66Y129        LUT5 (Prop_lut5_I0_O)        0.124    38.920 f  VGA_inst/p_m_inst/red[3]_i_522/O
                         net (fo=2, routed)           0.416    39.336    VGA_inst/p_m_inst/red[3]_i_522_n_0
    SLICE_X67Y130        LUT4 (Prop_lut4_I0_O)        0.124    39.460 r  VGA_inst/p_m_inst/red[2]_i_121/O
                         net (fo=1, routed)           0.408    39.868    VGA_inst/p_m_inst/red[2]_i_121_n_0
    SLICE_X64Y129        LUT6 (Prop_lut6_I0_O)        0.124    39.992 f  VGA_inst/p_m_inst/red[2]_i_65/O
                         net (fo=1, routed)           0.674    40.667    VGA_inst/p_m_inst/red[2]_i_65_n_0
    SLICE_X64Y129        LUT6 (Prop_lut6_I5_O)        0.124    40.791 r  VGA_inst/p_m_inst/red[2]_i_34/O
                         net (fo=1, routed)           0.295    41.086    VGA_inst/p_m_inst/red[2]_i_34_n_0
    SLICE_X66Y129        LUT6 (Prop_lut6_I5_O)        0.124    41.210 f  VGA_inst/p_m_inst/red[2]_i_17/O
                         net (fo=1, routed)           0.723    41.933    VGA_inst/p_m_inst/red[2]_i_17_n_0
    SLICE_X70Y126        LUT6 (Prop_lut6_I0_O)        0.124    42.057 r  VGA_inst/p_m_inst/red[2]_i_8/O
                         net (fo=2, routed)           0.294    42.351    VGA_inst/p_m_inst/red[2]_i_8_n_0
    SLICE_X70Y126        LUT5 (Prop_lut5_I0_O)        0.124    42.475 f  VGA_inst/p_m_inst/red[2]_i_9/O
                         net (fo=1, routed)           0.396    42.871    VGA_inst/p_m_inst/red[2]_i_9_n_0
    SLICE_X69Y126        LUT6 (Prop_lut6_I5_O)        0.124    42.995 r  VGA_inst/p_m_inst/red[2]_i_3/O
                         net (fo=1, routed)           0.151    43.146    VGA_inst/p_m_inst/red[2]_i_3_n_0
    SLICE_X69Y126        LUT6 (Prop_lut6_I1_O)        0.124    43.270 r  VGA_inst/p_m_inst/red[2]_i_1/O
                         net (fo=1, routed)           0.000    43.270    VGA_inst/p_m_inst/red[2]_i_1_n_0
    SLICE_X69Y126        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        1.484    41.487    VGA_inst/p_m_inst/clk_out1
    SLICE_X69Y126        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/C
                         clock pessimism              0.000    41.487    
                         clock uncertainty           -0.202    41.285    
    SLICE_X69Y126        FDRE (Setup_fdre_C_D)        0.031    41.316    VGA_inst/p_m_inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         41.316    
                         arrival time                         -43.270    
  -------------------------------------------------------------------
                         slack                                 -1.954    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.071ns  (logic 1.944ns (24.088%)  route 6.127ns (75.912%))
  Logic Levels:           12  (LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -3.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    5.199ns = ( 35.199 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.597    35.199    keyboard_inst/clk_100
    SLICE_X69Y125        FDRE                                         r  keyboard_inst/note_arr_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y125        FDRE (Prop_fdre_C_Q)         0.456    35.655 r  keyboard_inst/note_arr_reg[1][1]/Q
                         net (fo=24, routed)          0.704    36.359    keyboard_inst/note_out[1][1]
    SLICE_X69Y125        LUT4 (Prop_lut4_I0_O)        0.124    36.483 r  keyboard_inst/red[2]_i_95/O
                         net (fo=2, routed)           0.673    37.156    keyboard_inst/red[2]_i_95_n_0
    SLICE_X66Y124        LUT6 (Prop_lut6_I4_O)        0.124    37.280 r  keyboard_inst/red[0]_i_130/O
                         net (fo=2, routed)           0.789    38.070    keyboard_inst/red[0]_i_130_n_0
    SLICE_X66Y127        LUT6 (Prop_lut6_I0_O)        0.124    38.194 f  keyboard_inst/red[0]_i_133/O
                         net (fo=5, routed)           0.614    38.808    VGA_inst/p_m_inst/octave_arr_reg[3][0]_10
    SLICE_X66Y128        LUT5 (Prop_lut5_I0_O)        0.124    38.932 f  VGA_inst/p_m_inst/red[0]_i_120/O
                         net (fo=1, routed)           0.619    39.551    VGA_inst/p_m_inst/red[0]_i_120_n_0
    SLICE_X67Y128        LUT6 (Prop_lut6_I0_O)        0.124    39.675 r  VGA_inst/p_m_inst/red[0]_i_73/O
                         net (fo=2, routed)           0.604    40.279    VGA_inst/p_m_inst/red[0]_i_73_n_0
    SLICE_X70Y127        LUT6 (Prop_lut6_I0_O)        0.124    40.403 f  VGA_inst/p_m_inst/red[3]_i_242/O
                         net (fo=1, routed)           0.292    40.696    VGA_inst/p_m_inst/red[3]_i_242_n_0
    SLICE_X71Y127        LUT6 (Prop_lut6_I0_O)        0.124    40.820 f  VGA_inst/p_m_inst/red[3]_i_112/O
                         net (fo=1, routed)           0.473    41.292    VGA_inst/p_m_inst/red[3]_i_112_n_0
    SLICE_X71Y124        LUT6 (Prop_lut6_I4_O)        0.124    41.416 r  VGA_inst/p_m_inst/red[3]_i_47/O
                         net (fo=1, routed)           0.293    41.710    VGA_inst/p_m_inst/red[3]_i_47_n_0
    SLICE_X71Y122        LUT6 (Prop_lut6_I5_O)        0.124    41.834 f  VGA_inst/p_m_inst/red[3]_i_20/O
                         net (fo=1, routed)           0.154    41.988    VGA_inst/p_m_inst/red[3]_i_20_n_0
    SLICE_X71Y122        LUT6 (Prop_lut6_I0_O)        0.124    42.112 f  VGA_inst/p_m_inst/red[3]_i_13/O
                         net (fo=2, routed)           0.605    42.717    VGA_inst/p_m_inst/red[3]_i_13_n_0
    SLICE_X71Y123        LUT6 (Prop_lut6_I1_O)        0.124    42.841 f  VGA_inst/p_m_inst/red[3]_i_7/O
                         net (fo=2, routed)           0.305    43.146    VGA_inst/p_m_inst/red[3]_i_7_n_0
    SLICE_X71Y122        LUT5 (Prop_lut5_I3_O)        0.124    43.270 r  VGA_inst/p_m_inst/red[3]_i_2/O
                         net (fo=1, routed)           0.000    43.270    VGA_inst/p_m_inst/red[3]_i_2_n_0
    SLICE_X71Y122        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        1.485    41.488    VGA_inst/p_m_inst/clk_out1
    SLICE_X71Y122        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/C
                         clock pessimism              0.000    41.488    
                         clock uncertainty           -0.202    41.286    
    SLICE_X71Y122        FDRE (Setup_fdre_C_D)        0.031    41.317    VGA_inst/p_m_inst/red_reg[3]
  -------------------------------------------------------------------
                         required time                         41.317    
                         arrival time                         -43.270    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.951ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.071ns  (logic 1.944ns (24.087%)  route 6.127ns (75.913%))
  Logic Levels:           12  (LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -3.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 41.490 - 40.000 ) 
    Source Clock Delay      (SCD):    5.199ns = ( 35.199 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.597    35.199    keyboard_inst/clk_100
    SLICE_X69Y125        FDRE                                         r  keyboard_inst/note_arr_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y125        FDRE (Prop_fdre_C_Q)         0.456    35.655 r  keyboard_inst/note_arr_reg[1][1]/Q
                         net (fo=24, routed)          0.704    36.359    keyboard_inst/note_out[1][1]
    SLICE_X69Y125        LUT4 (Prop_lut4_I0_O)        0.124    36.483 r  keyboard_inst/red[2]_i_95/O
                         net (fo=2, routed)           0.673    37.156    keyboard_inst/red[2]_i_95_n_0
    SLICE_X66Y124        LUT6 (Prop_lut6_I4_O)        0.124    37.280 r  keyboard_inst/red[0]_i_130/O
                         net (fo=2, routed)           0.789    38.070    keyboard_inst/red[0]_i_130_n_0
    SLICE_X66Y127        LUT6 (Prop_lut6_I0_O)        0.124    38.194 f  keyboard_inst/red[0]_i_133/O
                         net (fo=5, routed)           0.614    38.808    VGA_inst/p_m_inst/octave_arr_reg[3][0]_10
    SLICE_X66Y128        LUT5 (Prop_lut5_I0_O)        0.124    38.932 f  VGA_inst/p_m_inst/red[0]_i_120/O
                         net (fo=1, routed)           0.619    39.551    VGA_inst/p_m_inst/red[0]_i_120_n_0
    SLICE_X67Y128        LUT6 (Prop_lut6_I0_O)        0.124    39.675 r  VGA_inst/p_m_inst/red[0]_i_73/O
                         net (fo=2, routed)           0.604    40.279    VGA_inst/p_m_inst/red[0]_i_73_n_0
    SLICE_X70Y127        LUT6 (Prop_lut6_I0_O)        0.124    40.403 f  VGA_inst/p_m_inst/red[3]_i_242/O
                         net (fo=1, routed)           0.292    40.696    VGA_inst/p_m_inst/red[3]_i_242_n_0
    SLICE_X71Y127        LUT6 (Prop_lut6_I0_O)        0.124    40.820 f  VGA_inst/p_m_inst/red[3]_i_112/O
                         net (fo=1, routed)           0.473    41.292    VGA_inst/p_m_inst/red[3]_i_112_n_0
    SLICE_X71Y124        LUT6 (Prop_lut6_I4_O)        0.124    41.416 r  VGA_inst/p_m_inst/red[3]_i_47/O
                         net (fo=1, routed)           0.293    41.710    VGA_inst/p_m_inst/red[3]_i_47_n_0
    SLICE_X71Y122        LUT6 (Prop_lut6_I5_O)        0.124    41.834 f  VGA_inst/p_m_inst/red[3]_i_20/O
                         net (fo=1, routed)           0.154    41.988    VGA_inst/p_m_inst/red[3]_i_20_n_0
    SLICE_X71Y122        LUT6 (Prop_lut6_I0_O)        0.124    42.112 f  VGA_inst/p_m_inst/red[3]_i_13/O
                         net (fo=2, routed)           0.605    42.717    VGA_inst/p_m_inst/red[3]_i_13_n_0
    SLICE_X71Y123        LUT6 (Prop_lut6_I1_O)        0.124    42.841 f  VGA_inst/p_m_inst/red[3]_i_7/O
                         net (fo=2, routed)           0.305    43.146    VGA_inst/p_m_inst/red[3]_i_7_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I4_O)        0.124    43.270 r  VGA_inst/p_m_inst/red[1]_i_1/O
                         net (fo=1, routed)           0.000    43.270    VGA_inst/p_m_inst/red[1]_i_1_n_0
    SLICE_X71Y121        FDRE                                         r  VGA_inst/p_m_inst/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        1.487    41.490    VGA_inst/p_m_inst/clk_out1
    SLICE_X71Y121        FDRE                                         r  VGA_inst/p_m_inst/red_reg[1]/C
                         clock pessimism              0.000    41.490    
                         clock uncertainty           -0.202    41.288    
    SLICE_X71Y121        FDRE (Setup_fdre_C_D)        0.031    41.319    VGA_inst/p_m_inst/red_reg[1]
  -------------------------------------------------------------------
                         required time                         41.319    
                         arrival time                         -43.270    
  -------------------------------------------------------------------
                         slack                                 -1.951    

Slack (VIOLATED) :        -1.808ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        7.651ns  (logic 2.230ns (29.148%)  route 5.421ns (70.852%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -3.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    5.211ns = ( 35.211 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.609    35.211    Single_Note_Inst/clk_100
    SLICE_X58Y135        FDRE                                         r  Single_Note_Inst/lut_addr_3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y135        FDRE (Prop_fdre_C_Q)         0.478    35.689 r  Single_Note_Inst/lut_addr_3_reg[9]/Q
                         net (fo=119, routed)         1.156    36.845    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[9]
    SLICE_X59Y135        LUT6 (Prop_lut6_I5_O)        0.301    37.146 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.972    38.119    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_12_n_0
    SLICE_X59Y134        LUT6 (Prop_lut6_I0_O)        0.124    38.243 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.715    38.958    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_4_n_0
    SLICE_X59Y129        LUT6 (Prop_lut6_I5_O)        0.124    39.082 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=2, routed)           0.726    39.808    keyboard_inst/bbstub_spo[9]_1[5]
    SLICE_X59Y129        LUT6 (Prop_lut6_I1_O)        0.124    39.932 f  keyboard_inst/pwm_level__2_carry__0_i_9/O
                         net (fo=2, routed)           0.658    40.590    keyboard_inst/pwm_level__2_carry__0_i_9_n_0
    SLICE_X58Y130        LUT4 (Prop_lut4_I0_O)        0.153    40.743 r  keyboard_inst/pwm_level__2_carry__0_i_1/O
                         net (fo=2, routed)           0.708    41.451    keyboard_inst/compare_reg[7][3]
    SLICE_X58Y130        LUT5 (Prop_lut5_I4_O)        0.331    41.782 r  keyboard_inst/pwm_level__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    41.782    Single_Note_Inst/note_arr_reg[0][2]_0[3]
    SLICE_X58Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    42.158 r  Single_Note_Inst/pwm_level__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.158    Single_Note_Inst/pwm_level__2_carry__0_n_0
    SLICE_X58Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    42.377 r  Single_Note_Inst/pwm_level__2_carry__1/O[0]
                         net (fo=2, routed)           0.485    42.862    VGA_inst/p_m_inst/D[3]
    SLICE_X59Y129        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        1.485    41.488    VGA_inst/p_m_inst/clk_out1
    SLICE_X59Y129        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][3]/C
                         clock pessimism              0.000    41.488    
                         clock uncertainty           -0.202    41.286    
    SLICE_X59Y129        FDRE (Setup_fdre_C_D)       -0.232    41.054    VGA_inst/p_m_inst/wave_shape_reg[0][3]
  -------------------------------------------------------------------
                         required time                         41.054    
                         arrival time                         -42.862    
  -------------------------------------------------------------------
                         slack                                 -1.808    

Slack (VIOLATED) :        -1.775ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        7.987ns  (logic 2.128ns (26.644%)  route 5.859ns (73.356%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -3.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 41.487 - 40.000 ) 
    Source Clock Delay      (SCD):    5.211ns = ( 35.211 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.609    35.211    Single_Note_Inst/clk_100
    SLICE_X58Y135        FDRE                                         r  Single_Note_Inst/lut_addr_3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y135        FDRE (Prop_fdre_C_Q)         0.478    35.689 r  Single_Note_Inst/lut_addr_3_reg[9]/Q
                         net (fo=119, routed)         1.156    36.845    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[9]
    SLICE_X59Y135        LUT6 (Prop_lut6_I5_O)        0.301    37.146 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.972    38.119    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_12_n_0
    SLICE_X59Y134        LUT6 (Prop_lut6_I0_O)        0.124    38.243 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.715    38.958    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_4_n_0
    SLICE_X59Y129        LUT6 (Prop_lut6_I5_O)        0.124    39.082 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=2, routed)           0.726    39.808    keyboard_inst/bbstub_spo[9]_1[5]
    SLICE_X59Y129        LUT6 (Prop_lut6_I1_O)        0.124    39.932 f  keyboard_inst/pwm_level__2_carry__0_i_9/O
                         net (fo=2, routed)           0.658    40.590    keyboard_inst/pwm_level__2_carry__0_i_9_n_0
    SLICE_X58Y130        LUT4 (Prop_lut4_I0_O)        0.153    40.743 r  keyboard_inst/pwm_level__2_carry__0_i_1/O
                         net (fo=2, routed)           0.708    41.451    keyboard_inst/compare_reg[7][3]
    SLICE_X58Y130        LUT5 (Prop_lut5_I4_O)        0.331    41.782 r  keyboard_inst/pwm_level__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    41.782    Single_Note_Inst/note_arr_reg[0][2]_0[3]
    SLICE_X58Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    42.158 r  Single_Note_Inst/pwm_level__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.158    Single_Note_Inst/pwm_level__2_carry__0_n_0
    SLICE_X58Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.275 r  Single_Note_Inst/pwm_level__2_carry__1/CO[3]
                         net (fo=2, routed)           0.923    43.198    VGA_inst/p_m_inst/D[6]
    SLICE_X59Y128        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        1.484    41.487    VGA_inst/p_m_inst/clk_out1
    SLICE_X59Y128        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][6]/C
                         clock pessimism              0.000    41.487    
                         clock uncertainty           -0.202    41.285    
    SLICE_X59Y128        FDRE (Setup_fdre_C_D)        0.138    41.423    VGA_inst/p_m_inst/wave_shape_reg[0][6]
  -------------------------------------------------------------------
                         required time                         41.423    
                         arrival time                         -43.198    
  -------------------------------------------------------------------
                         slack                                 -1.775    

Slack (VIOLATED) :        -1.745ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        7.582ns  (logic 2.314ns (30.521%)  route 5.268ns (69.479%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    5.200ns = ( 35.200 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.598    35.200    Single_Note_Inst/clk_100
    SLICE_X55Y131        FDRE                                         r  Single_Note_Inst/lut_addr_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDRE (Prop_fdre_C_Q)         0.419    35.619 r  Single_Note_Inst/lut_addr_1_reg[2]/Q
                         net (fo=111, routed)         1.223    36.843    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X54Y130        LUT6 (Prop_lut6_I2_O)        0.299    37.142 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    37.142    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_16_n_0
    SLICE_X54Y130        MUXF7 (Prop_muxf7_I1_O)      0.214    37.356 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    37.356    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_6_n_0
    SLICE_X54Y130        MUXF8 (Prop_muxf8_I1_O)      0.088    37.444 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           1.180    38.623    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X54Y128        LUT6 (Prop_lut6_I0_O)        0.319    38.942 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=2, routed)           0.862    39.804    keyboard_inst/bbstub_spo[9][2]
    SLICE_X58Y126        LUT6 (Prop_lut6_I4_O)        0.124    39.928 r  keyboard_inst/pwm_level__2_carry_i_10/O
                         net (fo=3, routed)           0.666    40.595    Single_Note_Inst/driver_inst/note_arr_reg[3][0]_0
    SLICE_X58Y125        LUT4 (Prop_lut4_I3_O)        0.124    40.719 r  Single_Note_Inst/driver_inst/pwm_level__2_carry_i_2/O
                         net (fo=1, routed)           0.843    41.562    Single_Note_Inst/driver_inst_n_8
    SLICE_X58Y129        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    41.966 r  Single_Note_Inst/pwm_level__2_carry/CO[3]
                         net (fo=1, routed)           0.000    41.966    Single_Note_Inst/pwm_level__2_carry_n_0
    SLICE_X58Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    42.289 r  Single_Note_Inst/pwm_level__2_carry__0/O[1]
                         net (fo=2, routed)           0.493    42.782    VGA_inst/p_m_inst/D[0]
    SLICE_X59Y129        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        1.485    41.488    VGA_inst/p_m_inst/clk_out1
    SLICE_X59Y129        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][0]/C
                         clock pessimism              0.000    41.488    
                         clock uncertainty           -0.202    41.286    
    SLICE_X59Y129        FDRE (Setup_fdre_C_D)       -0.249    41.037    VGA_inst/p_m_inst/wave_shape_reg[0][0]
  -------------------------------------------------------------------
                         required time                         41.037    
                         arrival time                         -42.782    
  -------------------------------------------------------------------
                         slack                                 -1.745    

Slack (VIOLATED) :        -1.684ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        7.534ns  (logic 2.230ns (29.598%)  route 5.304ns (70.402%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    5.200ns = ( 35.200 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.598    35.200    Single_Note_Inst/clk_100
    SLICE_X55Y131        FDRE                                         r  Single_Note_Inst/lut_addr_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDRE (Prop_fdre_C_Q)         0.419    35.619 r  Single_Note_Inst/lut_addr_1_reg[2]/Q
                         net (fo=111, routed)         1.223    36.843    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X54Y130        LUT6 (Prop_lut6_I2_O)        0.299    37.142 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    37.142    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_16_n_0
    SLICE_X54Y130        MUXF7 (Prop_muxf7_I1_O)      0.214    37.356 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    37.356    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_6_n_0
    SLICE_X54Y130        MUXF8 (Prop_muxf8_I1_O)      0.088    37.444 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           1.180    38.623    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X54Y128        LUT6 (Prop_lut6_I0_O)        0.319    38.942 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=2, routed)           0.862    39.804    keyboard_inst/bbstub_spo[9][2]
    SLICE_X58Y126        LUT6 (Prop_lut6_I4_O)        0.124    39.928 r  keyboard_inst/pwm_level__2_carry_i_10/O
                         net (fo=3, routed)           0.666    40.595    Single_Note_Inst/driver_inst/note_arr_reg[3][0]_0
    SLICE_X58Y125        LUT4 (Prop_lut4_I3_O)        0.124    40.719 r  Single_Note_Inst/driver_inst/pwm_level__2_carry_i_2/O
                         net (fo=1, routed)           0.843    41.562    Single_Note_Inst/driver_inst_n_8
    SLICE_X58Y129        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    41.966 r  Single_Note_Inst/pwm_level__2_carry/CO[3]
                         net (fo=1, routed)           0.000    41.966    Single_Note_Inst/pwm_level__2_carry_n_0
    SLICE_X58Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    42.205 r  Single_Note_Inst/pwm_level__2_carry__0/O[2]
                         net (fo=2, routed)           0.530    42.735    VGA_inst/p_m_inst/D[1]
    SLICE_X59Y129        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        1.485    41.488    VGA_inst/p_m_inst/clk_out1
    SLICE_X59Y129        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][1]/C
                         clock pessimism              0.000    41.488    
                         clock uncertainty           -0.202    41.286    
    SLICE_X59Y129        FDRE (Setup_fdre_C_D)       -0.235    41.051    VGA_inst/p_m_inst/wave_shape_reg[0][1]
  -------------------------------------------------------------------
                         required time                         41.051    
                         arrival time                         -42.735    
  -------------------------------------------------------------------
                         slack                                 -1.684    

Slack (VIOLATED) :        -1.684ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        7.538ns  (logic 2.250ns (29.847%)  route 5.288ns (70.153%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -3.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    5.211ns = ( 35.211 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.609    35.211    Single_Note_Inst/clk_100
    SLICE_X58Y135        FDRE                                         r  Single_Note_Inst/lut_addr_3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y135        FDRE (Prop_fdre_C_Q)         0.478    35.689 r  Single_Note_Inst/lut_addr_3_reg[9]/Q
                         net (fo=119, routed)         1.156    36.845    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[9]
    SLICE_X59Y135        LUT6 (Prop_lut6_I5_O)        0.301    37.146 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.972    38.119    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_12_n_0
    SLICE_X59Y134        LUT6 (Prop_lut6_I0_O)        0.124    38.243 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.715    38.958    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_4_n_0
    SLICE_X59Y129        LUT6 (Prop_lut6_I5_O)        0.124    39.082 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=2, routed)           0.726    39.808    keyboard_inst/bbstub_spo[9]_1[5]
    SLICE_X59Y129        LUT6 (Prop_lut6_I1_O)        0.124    39.932 f  keyboard_inst/pwm_level__2_carry__0_i_9/O
                         net (fo=2, routed)           0.658    40.590    keyboard_inst/pwm_level__2_carry__0_i_9_n_0
    SLICE_X58Y130        LUT4 (Prop_lut4_I0_O)        0.153    40.743 r  keyboard_inst/pwm_level__2_carry__0_i_1/O
                         net (fo=2, routed)           0.708    41.451    keyboard_inst/compare_reg[7][3]
    SLICE_X58Y130        LUT5 (Prop_lut5_I4_O)        0.331    41.782 r  keyboard_inst/pwm_level__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    41.782    Single_Note_Inst/note_arr_reg[0][2]_0[3]
    SLICE_X58Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    42.158 r  Single_Note_Inst/pwm_level__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.158    Single_Note_Inst/pwm_level__2_carry__0_n_0
    SLICE_X58Y131        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    42.397 r  Single_Note_Inst/pwm_level__2_carry__1/O[2]
                         net (fo=2, routed)           0.353    42.750    VGA_inst/p_m_inst/D[5]
    SLICE_X59Y130        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        1.485    41.488    VGA_inst/p_m_inst/clk_out1
    SLICE_X59Y130        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][5]/C
                         clock pessimism              0.000    41.488    
                         clock uncertainty           -0.202    41.286    
    SLICE_X59Y130        FDRE (Setup_fdre_C_D)       -0.220    41.066    VGA_inst/p_m_inst/wave_shape_reg[0][5]
  -------------------------------------------------------------------
                         required time                         41.066    
                         arrival time                         -42.750    
  -------------------------------------------------------------------
                         slack                                 -1.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.528ns  (arrival time - required time)
  Source:                 keyboard_inst/note_arr_reg[2][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.360ns (32.781%)  route 0.738ns (67.219%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.550     1.469    keyboard_inst/clk_100
    SLICE_X67Y126        FDSE                                         r  keyboard_inst/note_arr_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y126        FDSE (Prop_fdse_C_Q)         0.141     1.610 f  keyboard_inst/note_arr_reg[2][3]/Q
                         net (fo=27, routed)          0.277     1.887    keyboard_inst/note_out[2][3]
    SLICE_X66Y126        LUT5 (Prop_lut5_I2_O)        0.043     1.930 r  keyboard_inst/pwm_level__2_carry__1_i_11/O
                         net (fo=1, routed)           0.328     2.259    keyboard_inst/pwm_level__2_carry__1_i_11_n_0
    SLICE_X58Y131        LUT6 (Prop_lut6_I3_O)        0.111     2.370 r  keyboard_inst/pwm_level__2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.370    Single_Note_Inst/note_arr_reg[3][0][2]
    SLICE_X58Y131        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.435 r  Single_Note_Inst/pwm_level__2_carry__1/O[2]
                         net (fo=2, routed)           0.133     2.568    VGA_inst/p_m_inst/D[5]
    SLICE_X59Y130        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        0.822     0.824    VGA_inst/p_m_inst/clk_out1
    SLICE_X59Y130        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][5]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.202     1.026    
    SLICE_X59Y130        FDRE (Hold_fdre_C_D)         0.013     1.039    VGA_inst/p_m_inst/wave_shape_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.543ns  (arrival time - required time)
  Source:                 keyboard_inst/note_arr_reg[0][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.461ns (41.258%)  route 0.656ns (58.742%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.549     1.468    keyboard_inst/clk_100
    SLICE_X67Y124        FDSE                                         r  keyboard_inst/note_arr_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y124        FDSE (Prop_fdse_C_Q)         0.141     1.609 r  keyboard_inst/note_arr_reg[0][3]/Q
                         net (fo=17, routed)          0.581     2.190    keyboard_inst/note_out[0][3]
    SLICE_X58Y129        LUT6 (Prop_lut6_I2_O)        0.045     2.235 r  keyboard_inst/pwm_level__2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.235    Single_Note_Inst/S[0]
    SLICE_X58Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.380 r  Single_Note_Inst/pwm_level__2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.380    Single_Note_Inst/pwm_level__2_carry_n_0
    SLICE_X58Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.420 r  Single_Note_Inst/pwm_level__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.420    Single_Note_Inst/pwm_level__2_carry__0_n_0
    SLICE_X58Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.510 r  Single_Note_Inst/pwm_level__2_carry__1/O[1]
                         net (fo=2, routed)           0.076     2.586    VGA_inst/p_m_inst/D[4]
    SLICE_X59Y131        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        0.823     0.825    VGA_inst/p_m_inst/clk_out1
    SLICE_X59Y131        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][4]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.202     1.027    
    SLICE_X59Y131        FDRE (Hold_fdre_C_D)         0.015     1.042    VGA_inst/p_m_inst/wave_shape_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  1.543    

Slack (MET) :             1.616ns  (arrival time - required time)
  Source:                 keyboard_inst/note_arr_reg[0][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.424ns (35.849%)  route 0.759ns (64.151%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.549     1.468    keyboard_inst/clk_100
    SLICE_X67Y124        FDSE                                         r  keyboard_inst/note_arr_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y124        FDSE (Prop_fdse_C_Q)         0.141     1.609 r  keyboard_inst/note_arr_reg[0][3]/Q
                         net (fo=17, routed)          0.581     2.190    keyboard_inst/note_out[0][3]
    SLICE_X58Y129        LUT6 (Prop_lut6_I2_O)        0.045     2.235 r  keyboard_inst/pwm_level__2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.235    Single_Note_Inst/S[0]
    SLICE_X58Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.380 r  Single_Note_Inst/pwm_level__2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.380    Single_Note_Inst/pwm_level__2_carry_n_0
    SLICE_X58Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.420 r  Single_Note_Inst/pwm_level__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.420    Single_Note_Inst/pwm_level__2_carry__0_n_0
    SLICE_X58Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.473 r  Single_Note_Inst/pwm_level__2_carry__1/O[0]
                         net (fo=2, routed)           0.178     2.651    VGA_inst/p_m_inst/D[3]
    SLICE_X59Y129        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        0.822     0.823    VGA_inst/p_m_inst/clk_out1
    SLICE_X59Y129        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][3]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.202     1.025    
    SLICE_X59Y129        FDRE (Hold_fdre_C_D)         0.010     1.035    VGA_inst/p_m_inst/wave_shape_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  1.616    

Slack (MET) :             1.618ns  (arrival time - required time)
  Source:                 keyboard_inst/note_arr_reg[0][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.397ns (33.543%)  route 0.787ns (66.457%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.549     1.468    keyboard_inst/clk_100
    SLICE_X67Y124        FDSE                                         r  keyboard_inst/note_arr_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y124        FDSE (Prop_fdse_C_Q)         0.141     1.609 r  keyboard_inst/note_arr_reg[0][3]/Q
                         net (fo=17, routed)          0.581     2.190    keyboard_inst/note_out[0][3]
    SLICE_X58Y129        LUT6 (Prop_lut6_I2_O)        0.045     2.235 r  keyboard_inst/pwm_level__2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.235    Single_Note_Inst/S[0]
    SLICE_X58Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.380 r  Single_Note_Inst/pwm_level__2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.380    Single_Note_Inst/pwm_level__2_carry_n_0
    SLICE_X58Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.446 r  Single_Note_Inst/pwm_level__2_carry__0/O[2]
                         net (fo=2, routed)           0.206     2.652    VGA_inst/p_m_inst/D[1]
    SLICE_X59Y129        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        0.822     0.823    VGA_inst/p_m_inst/clk_out1
    SLICE_X59Y129        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][1]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.202     1.025    
    SLICE_X59Y129        FDRE (Hold_fdre_C_D)         0.009     1.034    VGA_inst/p_m_inst/wave_shape_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.624ns  (arrival time - required time)
  Source:                 keyboard_inst/note_arr_reg[0][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.421ns (35.445%)  route 0.767ns (64.555%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.549     1.468    keyboard_inst/clk_100
    SLICE_X67Y124        FDSE                                         r  keyboard_inst/note_arr_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y124        FDSE (Prop_fdse_C_Q)         0.141     1.609 r  keyboard_inst/note_arr_reg[0][3]/Q
                         net (fo=17, routed)          0.581     2.190    keyboard_inst/note_out[0][3]
    SLICE_X58Y129        LUT6 (Prop_lut6_I2_O)        0.045     2.235 r  keyboard_inst/pwm_level__2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.235    Single_Note_Inst/S[0]
    SLICE_X58Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.380 r  Single_Note_Inst/pwm_level__2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.380    Single_Note_Inst/pwm_level__2_carry_n_0
    SLICE_X58Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.470 r  Single_Note_Inst/pwm_level__2_carry__0/O[1]
                         net (fo=2, routed)           0.186     2.656    VGA_inst/p_m_inst/D[0]
    SLICE_X59Y129        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        0.822     0.823    VGA_inst/p_m_inst/clk_out1
    SLICE_X59Y129        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][0]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.202     1.025    
    SLICE_X59Y129        FDRE (Hold_fdre_C_D)         0.007     1.032    VGA_inst/p_m_inst/wave_shape_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  1.624    

Slack (MET) :             1.636ns  (arrival time - required time)
  Source:                 keyboard_inst/note_arr_reg[0][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.411ns (31.088%)  route 0.911ns (68.912%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.549     1.468    keyboard_inst/clk_100
    SLICE_X67Y124        FDSE                                         r  keyboard_inst/note_arr_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y124        FDSE (Prop_fdse_C_Q)         0.141     1.609 r  keyboard_inst/note_arr_reg[0][3]/Q
                         net (fo=17, routed)          0.581     2.190    keyboard_inst/note_out[0][3]
    SLICE_X58Y129        LUT6 (Prop_lut6_I2_O)        0.045     2.235 r  keyboard_inst/pwm_level__2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.235    Single_Note_Inst/S[0]
    SLICE_X58Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.380 r  Single_Note_Inst/pwm_level__2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.380    Single_Note_Inst/pwm_level__2_carry_n_0
    SLICE_X58Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.420 r  Single_Note_Inst/pwm_level__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.420    Single_Note_Inst/pwm_level__2_carry__0_n_0
    SLICE_X58Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.460 r  Single_Note_Inst/pwm_level__2_carry__1/CO[3]
                         net (fo=2, routed)           0.330     2.790    VGA_inst/p_m_inst/D[6]
    SLICE_X59Y128        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        0.821     0.822    VGA_inst/p_m_inst/clk_out1
    SLICE_X59Y128        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][6]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.202     1.024    
    SLICE_X59Y128        FDRE (Hold_fdre_C_D)         0.130     1.154    VGA_inst/p_m_inst/wave_shape_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           2.790    
  -------------------------------------------------------------------
                         slack                                  1.636    

Slack (MET) :             1.781ns  (arrival time - required time)
  Source:                 keyboard_inst/octave_arr_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.366ns (25.057%)  route 1.095ns (74.943%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.549     1.468    keyboard_inst/clk_100
    SLICE_X65Y124        FDRE                                         r  keyboard_inst/octave_arr_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y124        FDRE (Prop_fdre_C_Q)         0.141     1.609 r  keyboard_inst/octave_arr_reg[1][0]/Q
                         net (fo=54, routed)          0.512     2.122    keyboard_inst/octave_out[1][0]
    SLICE_X69Y120        LUT6 (Prop_lut6_I3_O)        0.045     2.167 f  keyboard_inst/green[2]_i_36/O
                         net (fo=2, routed)           0.094     2.260    VGA_inst/p_m_inst/octave_arr_reg[2][0]_15
    SLICE_X69Y120        LUT6 (Prop_lut6_I5_O)        0.045     2.305 r  VGA_inst/p_m_inst/green[2]_i_16/O
                         net (fo=3, routed)           0.176     2.481    VGA_inst/p_m_inst/green[2]_i_16_n_0
    SLICE_X68Y121        LUT6 (Prop_lut6_I3_O)        0.045     2.526 f  VGA_inst/p_m_inst/green[2]_i_7/O
                         net (fo=1, routed)           0.189     2.716    VGA_inst/p_m_inst/green[2]_i_7_n_0
    SLICE_X69Y121        LUT6 (Prop_lut6_I3_O)        0.045     2.761 f  VGA_inst/p_m_inst/green[2]_i_3/O
                         net (fo=2, routed)           0.123     2.884    VGA_inst/p_m_inst/green[2]_i_3_n_0
    SLICE_X66Y121        LUT6 (Prop_lut6_I4_O)        0.045     2.929 r  VGA_inst/p_m_inst/green[2]_i_1/O
                         net (fo=1, routed)           0.000     2.929    VGA_inst/p_m_inst/green[2]_i_1_n_0
    SLICE_X66Y121        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        0.824     0.826    VGA_inst/p_m_inst/clk_out1
    SLICE_X66Y121        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.202     1.027    
    SLICE_X66Y121        FDRE (Hold_fdre_C_D)         0.121     1.148    VGA_inst/p_m_inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           2.929    
  -------------------------------------------------------------------
                         slack                                  1.781    

Slack (MET) :             1.782ns  (arrival time - required time)
  Source:                 keyboard_inst/note_arr_reg[0][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.422ns (31.537%)  route 0.916ns (68.463%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.549     1.468    keyboard_inst/clk_100
    SLICE_X67Y124        FDSE                                         r  keyboard_inst/note_arr_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y124        FDSE (Prop_fdse_C_Q)         0.141     1.609 r  keyboard_inst/note_arr_reg[0][3]/Q
                         net (fo=17, routed)          0.581     2.190    keyboard_inst/note_out[0][3]
    SLICE_X58Y129        LUT6 (Prop_lut6_I2_O)        0.045     2.235 r  keyboard_inst/pwm_level__2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.235    Single_Note_Inst/S[0]
    SLICE_X58Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.380 r  Single_Note_Inst/pwm_level__2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.380    Single_Note_Inst/pwm_level__2_carry_n_0
    SLICE_X58Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.471 r  Single_Note_Inst/pwm_level__2_carry__0/O[3]
                         net (fo=2, routed)           0.335     2.807    VGA_inst/p_m_inst/D[2]
    SLICE_X59Y128        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        0.821     0.822    VGA_inst/p_m_inst/clk_out1
    SLICE_X59Y128        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][2]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.202     1.024    
    SLICE_X59Y128        FDRE (Hold_fdre_C_D)         0.000     1.024    VGA_inst/p_m_inst/wave_shape_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.811ns  (arrival time - required time)
  Source:                 keyboard_inst/octave_arr_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.321ns (22.003%)  route 1.138ns (77.997%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.549     1.468    keyboard_inst/clk_100
    SLICE_X65Y124        FDRE                                         r  keyboard_inst/octave_arr_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y124        FDRE (Prop_fdre_C_Q)         0.141     1.609 f  keyboard_inst/octave_arr_reg[1][0]/Q
                         net (fo=54, routed)          0.394     2.004    keyboard_inst/octave_out[1][0]
    SLICE_X66Y123        LUT6 (Prop_lut6_I1_O)        0.045     2.049 f  keyboard_inst/red[0]_i_26/O
                         net (fo=7, routed)           0.245     2.294    VGA_inst/p_m_inst/octave_arr_reg[1][0]_5
    SLICE_X71Y121        LUT6 (Prop_lut6_I4_O)        0.045     2.339 r  VGA_inst/p_m_inst/red[2]_i_14/O
                         net (fo=2, routed)           0.290     2.629    VGA_inst/p_m_inst/red[2]_i_14_n_0
    SLICE_X69Y125        LUT5 (Prop_lut5_I3_O)        0.045     2.674 f  VGA_inst/p_m_inst/red[2]_i_6/O
                         net (fo=2, routed)           0.209     2.882    VGA_inst/p_m_inst/red[2]_i_6_n_0
    SLICE_X69Y126        LUT6 (Prop_lut6_I4_O)        0.045     2.927 r  VGA_inst/p_m_inst/red[2]_i_1/O
                         net (fo=1, routed)           0.000     2.927    VGA_inst/p_m_inst/red[2]_i_1_n_0
    SLICE_X69Y126        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        0.821     0.822    VGA_inst/p_m_inst/clk_out1
    SLICE_X69Y126        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.202     1.024    
    SLICE_X69Y126        FDRE (Hold_fdre_C_D)         0.092     1.116    VGA_inst/p_m_inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.846ns  (arrival time - required time)
  Source:                 keyboard_inst/octave_arr_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 0.411ns (27.457%)  route 1.086ns (72.543%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.549     1.468    keyboard_inst/clk_100
    SLICE_X65Y124        FDRE                                         r  keyboard_inst/octave_arr_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y124        FDRE (Prop_fdre_C_Q)         0.141     1.609 f  keyboard_inst/octave_arr_reg[1][0]/Q
                         net (fo=54, routed)          0.291     1.900    keyboard_inst/octave_out[1][0]
    SLICE_X65Y123        LUT6 (Prop_lut6_I3_O)        0.045     1.945 r  keyboard_inst/red[0]_i_52/O
                         net (fo=7, routed)           0.269     2.214    VGA_inst/p_m_inst/octave_arr_reg[2][0]_0
    SLICE_X69Y121        LUT6 (Prop_lut6_I5_O)        0.045     2.259 f  VGA_inst/p_m_inst/red[3]_i_63/O
                         net (fo=1, routed)           0.158     2.417    VGA_inst/p_m_inst/red[3]_i_63_n_0
    SLICE_X68Y121        LUT6 (Prop_lut6_I3_O)        0.045     2.462 f  VGA_inst/p_m_inst/red[3]_i_24/O
                         net (fo=1, routed)           0.128     2.590    VGA_inst/p_m_inst/red[3]_i_24_n_0
    SLICE_X71Y122        LUT6 (Prop_lut6_I5_O)        0.045     2.635 f  VGA_inst/p_m_inst/red[3]_i_13/O
                         net (fo=2, routed)           0.147     2.782    VGA_inst/p_m_inst/red[3]_i_13_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I4_O)        0.045     2.827 r  VGA_inst/p_m_inst/red[3]_i_5/O
                         net (fo=2, routed)           0.094     2.920    VGA_inst/p_m_inst/red[3]_i_5_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I0_O)        0.045     2.965 r  VGA_inst/p_m_inst/red[1]_i_1/O
                         net (fo=1, routed)           0.000     2.965    VGA_inst/p_m_inst/red[1]_i_1_n_0
    SLICE_X71Y121        FDRE                                         r  VGA_inst/p_m_inst/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3333, routed)        0.824     0.826    VGA_inst/p_m_inst/clk_out1
    SLICE_X71Y121        FDRE                                         r  VGA_inst/p_m_inst/red_reg[1]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.202     1.027    
    SLICE_X71Y121        FDRE (Hold_fdre_C_D)         0.092     1.119    VGA_inst/p_m_inst/red_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           2.965    
  -------------------------------------------------------------------
                         slack                                  1.846    





