<map id="include/triSYCL/vendor/Xilinx/acap/aie/layout/size.hpp" name="include/triSYCL/vendor/Xilinx/acap/aie/layout/size.hpp">
<area shape="rect" id="node1" title="Flexible layout for a AI Engine array with any 2D size." alt="" coords="79,5,235,61"/>
<area shape="rect" id="node2" href="$triSYCL_2vendor_2Xilinx_2acap_2aie_2layout_8hpp.html" title="Some examples of AI Engine array layouts." alt="" coords="69,109,244,151"/>
<area shape="rect" id="node3" href="$triSYCL_2vendor_2Xilinx_2acap_2aie_8hpp.html" title="Experimenting with CGRA &amp; processor arrays such as ACAP/AI Engine." alt="" coords="79,199,235,240"/>
<area shape="rect" id="node4" href="$triSYCL_2vendor_2Xilinx_2acap_8hpp.html" title="Experimenting with CGRA &amp; processor arrays such as ACAP/AI Engine." alt="" coords="79,288,235,329"/>
<area shape="rect" id="node5" href="$triSYCL_2sycl_8hpp.html" title=" " alt="" coords="73,377,240,404"/>
<area shape="rect" id="node6" href="$CL_2sycl_8hpp.html" title="This is the main SYCL 1.2.1 interoperability header to expose triSYCL into the cl::sycl namespace." alt="" coords="5,452,143,479"/>
<area shape="rect" id="node7" href="$sycl_2sycl_8hpp.html" title="This is the SYCL extension header to expose triSYCL directly into the sycl namespace as expected by S..." alt="" coords="167,452,311,479"/>
</map>
