
q
Command: %s
53*	vivadotcl2I
5synth_design -top aicontroller -part xc7a100tcsg324-12default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
ñ
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7a100t2default:defaultZ17-347
Ü
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7a100t2default:defaultZ17-349
ñ
%s*synth2Ü
rStarting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:01:10 . Memory (MB): peak = 229.328 ; gain = 99.973
2default:default
˘
synthesizing module '%s'638*oasys2 
aicontroller2default:default2á
qD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/new/aicontroller.v2default:default2
232default:default8@Z8-638
d
%s*synth2U
A	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
2default:default
P
%s*synth2A
-	Parameter DONE bound to: 7 - type: integer 
2default:default
Û
synthesizing module '%s'638*oasys2
	score_ten2default:default2Ñ
nD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/src/score_ten.v2default:default2
232default:default8@Z8-638
d
%s*synth2U
A	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
2default:default
Q
%s*synth2B
.	Parameter DONE bound to: 10 - type: integer 
2default:default
˚
synthesizing module '%s'638*oasys2
	placement2default:default2å
vD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/imports/new/placement.v2default:default2
232default:default8@Z8-638
P
%s*synth2A
-	Parameter WAIT bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter INIT bound to: 32'sb00000000000000000000000000000001 
2default:default
Q
%s*synth2B
.	Parameter FIRST bound to: 2 - type: integer 
2default:default
R
%s*synth2C
/	Parameter SECOND bound to: 3 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter THIRD bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter NXT bound to: 5 - type: integer 
2default:default
P
%s*synth2A
-	Parameter DONE bound to: 6 - type: integer 
2default:default
∂
%done synthesizing module '%s' (%s#%s)256*oasys2
	placement2default:default2
12default:default2
12default:default2å
vD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/imports/new/placement.v2default:default2
232default:default8@Z8-256
ı
synthesizing module '%s'638*oasys2

eval_block2default:default2Ö
oD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
252default:default8@Z8-638
P
%s*synth2A
-	Parameter WAIT bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter CALCF bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter FILLD bound to: 2 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter CALCR bound to: 3 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter SHFTR bound to: 4 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter CALCD bound to: 5 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter SHFTD bound to: 6 - type: integer 
2default:default
R
%s*synth2C
/	Parameter ADJUST bound to: 7 - type: integer 
2default:default
P
%s*synth2A
-	Parameter DONE bound to: 8 - type: integer 
2default:default
∞
%done synthesizing module '%s' (%s#%s)256*oasys2

eval_block2default:default2
22default:default2
12default:default2Ö
oD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
252default:default8@Z8-256
˘
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2
	next_col02default:default2
42default:default2
	placement2default:default2Ñ
nD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/src/score_ten.v2default:default2
3612default:default8@Z8-689
˘
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2
	next_col02default:default2
42default:default2
	placement2default:default2Ñ
nD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/src/score_ten.v2default:default2
4042default:default8@Z8-689
˘
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2
	next_col12default:default2
42default:default2
	placement2default:default2Ñ
nD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/src/score_ten.v2default:default2
4052default:default8@Z8-689
˘
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2
	next_col02default:default2
42default:default2
	placement2default:default2Ñ
nD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/src/score_ten.v2default:default2
4472default:default8@Z8-689
˘
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2
	next_col12default:default2
42default:default2
	placement2default:default2Ñ
nD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/src/score_ten.v2default:default2
4482default:default8@Z8-689
˘
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2
	next_col22default:default2
42default:default2
	placement2default:default2Ñ
nD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/src/score_ten.v2default:default2
4492default:default8@Z8-689
≠
0Net %s in module/entity %s does not have driver.3422*oasys2
	dummy_arr2default:default2
	score_ten2default:default2Ñ
nD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/src/score_ten.v2default:default2
3612default:default8@Z8-3848
Æ
%done synthesizing module '%s' (%s#%s)256*oasys2
	score_ten2default:default2
32default:default2
12default:default2Ñ
nD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/src/score_ten.v2default:default2
232default:default8@Z8-256
˚
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2
shift_en2default:default2
22default:default2
	score_ten2default:default2á
qD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/new/aicontroller.v2default:default2
2302default:default8@Z8-689
˚
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2
shift_en2default:default2
22default:default2
	score_ten2default:default2á
qD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/new/aicontroller.v2default:default2
2622default:default8@Z8-689
¥
%done synthesizing module '%s' (%s#%s)256*oasys2 
aicontroller2default:default2
42default:default2
12default:default2á
qD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/new/aicontroller.v2default:default2
232default:default8@Z8-256
|
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2

SWITCH[13]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2

SWITCH[12]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2

SWITCH[11]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2

SWITCH[10]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2
	SWITCH[9]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2
	SWITCH[8]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2
	SWITCH[7]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2
	SWITCH[6]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2
	SWITCH[5]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2
	SWITCH[4]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2
	SWITCH[3]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2
	SWITCH[2]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2
	SWITCH[1]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2
	SWITCH[0]2default:defaultZ8-3331
ó
%s*synth2á
sFinished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:01:13 . Memory (MB): peak = 279.387 ; gain = 150.031
2default:default
±
%s*synth2°
åFinished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:01:13 . Memory (MB): peak = 279.387 ; gain = 150.031
2default:default
ù
%s*synth2ç
yFinished RTL Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:01:13 . Memory (MB): peak = 279.387 ; gain = 150.031
2default:default
à
3inferred FSM for state register '%s' in module '%s'802*oasys2
	state_reg2default:default2
	placement2default:defaultZ8-802
ÿ
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2Ö
oD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
1712default:default8@Z8-3537
ÿ
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2Ö
oD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
1712default:default8@Z8-3537
ÿ
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2Ö
oD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
1712default:default8@Z8-3537
ÿ
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2Ö
oD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
1712default:default8@Z8-3537
ÿ
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2Ö
oD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
1712default:default8@Z8-3537
ÿ
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2Ö
oD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
1712default:default8@Z8-3537
ÿ
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2Ö
oD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
1712default:default8@Z8-3537
ÿ
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2Ö
oD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
1712default:default8@Z8-3537
ÿ
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2Ö
oD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
1712default:default8@Z8-3537
à
3inferred FSM for state register '%s' in module '%s'802*oasys2
	state_reg2default:default2
	score_ten2default:defaultZ8-802
æ
merging register '%s' into '%s'3619*oasys2-
next_array3_rot1_reg[3:0]2default:default2-
next_array2_rot1_reg[3:0]2default:default2á
qD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/new/aicontroller.v2default:default2
892default:default8@Z8-4471
æ
merging register '%s' into '%s'3619*oasys2-
next_array3_rot2_reg[3:0]2default:default2-
next_array2_rot1_reg[3:0]2default:default2á
qD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/new/aicontroller.v2default:default2
932default:default8@Z8-4471
æ
merging register '%s' into '%s'3619*oasys2-
next_array2_rot3_reg[3:0]2default:default2-
next_array2_rot1_reg[3:0]2default:default2á
qD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/new/aicontroller.v2default:default2
962default:default8@Z8-4471
æ
merging register '%s' into '%s'3619*oasys2-
next_array3_rot3_reg[3:0]2default:default2-
next_array2_rot1_reg[3:0]2default:default2á
qD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/new/aicontroller.v2default:default2
972default:default8@Z8-4471
∑
merging register '%s' into '%s'3619*oasys2)
next_array12_reg[3:0]2default:default2)
next_array13_reg[3:0]2default:default2á
qD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/new/aicontroller.v2default:default2
2602default:default8@Z8-4471
ã
3inferred FSM for state register '%s' in module '%s'802*oasys2
	state_reg2default:default2 
aicontroller2default:defaultZ8-802
ª
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2
	state_reg2default:default2
one-hot2default:default2
	placement2default:defaultZ8-3354
ª
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2
	state_reg2default:default2
one-hot2default:default2
	score_ten2default:defaultZ8-3354
≠
0Net %s in module/entity %s does not have driver.3422*oasys2
	dummy_arr2default:default2
	score_ten2default:default2Ñ
nD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/src/score_ten.v2default:default2
3612default:default8@Z8-3848
æ
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2
	state_reg2default:default2
one-hot2default:default2 
aicontroller2default:defaultZ8-3354
<
%s*synth2-

Report RTL Partitions: 
2default:default
W
%s*synth2H
4+------+------------------+------------+----------+
2default:default
W
%s*synth2H
4|      |RTL Partition     |Replication |Instances |
2default:default
W
%s*synth2H
4+------+------------------+------------+----------+
2default:default
W
%s*synth2H
4|1     |score_ten__GBM0   |           1|     29172|
2default:default
W
%s*synth2H
4|2     |score_ten__GBM1   |           1|     17098|
2default:default
W
%s*synth2H
4|3     |score_ten__GBM2   |           1|     17098|
2default:default
W
%s*synth2H
4|4     |score_ten__GBM3   |           1|     25647|
2default:default
W
%s*synth2H
4|5     |aicontroller__GC0 |           1|       941|
2default:default
W
%s*synth2H
4+------+------------------+------------+----------+
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit       Adders := 20    
2default:default
Q
%s*synth2B
.	  20 Input     23 Bit       Adders := 40    
2default:default
Q
%s*synth2B
.	  10 Input     14 Bit       Adders := 40    
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 160   
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit       Adders := 400   
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 120   
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 800   
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit         XORs := 600   
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit         XORs := 400   
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 25    
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 300   
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 100   
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 440   
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 825   
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 7     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 88    
2default:default
6
%s*synth2'
+---Multipliers : 
2default:default
Q
%s*synth2B
.	                13x32  Multipliers := 20    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	  10 Input     32 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	  12 Input     32 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	   9 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input     20 Bit        Muxes := 240   
2default:default
Q
%s*synth2B
.	   8 Input     20 Bit        Muxes := 100   
2default:default
Q
%s*synth2B
.	   2 Input     20 Bit        Muxes := 100   
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  11 Input     12 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   8 Input      9 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 80    
2default:default
Q
%s*synth2B
.	   7 Input      8 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	  11 Input      6 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	  10 Input      6 Bit        Muxes := 80    
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	  11 Input      5 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	  10 Input      5 Bit        Muxes := 200   
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	  12 Input      5 Bit        Muxes := 720   
2default:default
Q
%s*synth2B
.	  12 Input      4 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   9 Input      4 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   3 Input      4 Bit        Muxes := 400   
2default:default
Q
%s*synth2B
.	  10 Input      4 Bit        Muxes := 820   
2default:default
Q
%s*synth2B
.	   8 Input      4 Bit        Muxes := 11    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 40    
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 80    
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 60    
2default:default
Q
%s*synth2B
.	   8 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   9 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 109   
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 124   
2default:default
Q
%s*synth2B
.	  12 Input      1 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   9 Input      1 Bit        Muxes := 11    
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit        Muxes := 460   
2default:default
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
8
%s*synth2)
Module aicontroller 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 21    
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 7     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   9 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      9 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      4 Bit        Muxes := 11    
2default:default
Q
%s*synth2B
.	   9 Input      4 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   8 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   9 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   9 Input      1 Bit        Muxes := 11    
2default:default
8
%s*synth2)
Module placement__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 5     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     20 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   8 Input     20 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   7 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
9
%s*synth2*
Module eval_block__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	  20 Input     23 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	  10 Input     14 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit       Adders := 20    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 40    
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit         XORs := 30    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit         XORs := 20    
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 11    
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 21    
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 40    
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
6
%s*synth2'
+---Multipliers : 
2default:default
Q
%s*synth2B
.	                13x32  Multipliers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	  10 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input     20 Bit        Muxes := 12    
2default:default
Q
%s*synth2B
.	  10 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	  11 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  11 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input      5 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	  12 Input      5 Bit        Muxes := 36    
2default:default
Q
%s*synth2B
.	  10 Input      4 Bit        Muxes := 41    
2default:default
Q
%s*synth2B
.	   3 Input      4 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit        Muxes := 23    
2default:default
8
%s*synth2)
Module placement__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 5     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     20 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   8 Input     20 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   7 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
9
%s*synth2*
Module eval_block__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	  20 Input     23 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	  10 Input     14 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit       Adders := 20    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 40    
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit         XORs := 30    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit         XORs := 20    
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 11    
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 21    
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 40    
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
6
%s*synth2'
+---Multipliers : 
2default:default
Q
%s*synth2B
.	                13x32  Multipliers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	  10 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input     20 Bit        Muxes := 12    
2default:default
Q
%s*synth2B
.	  10 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	  11 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  11 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input      5 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	  12 Input      5 Bit        Muxes := 36    
2default:default
Q
%s*synth2B
.	  10 Input      4 Bit        Muxes := 41    
2default:default
Q
%s*synth2B
.	   3 Input      4 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit        Muxes := 23    
2default:default
8
%s*synth2)
Module placement__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 5     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     20 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   8 Input     20 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   7 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
9
%s*synth2*
Module eval_block__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	  20 Input     23 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	  10 Input     14 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit       Adders := 20    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 40    
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit         XORs := 30    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit         XORs := 20    
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 11    
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 21    
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 40    
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
6
%s*synth2'
+---Multipliers : 
2default:default
Q
%s*synth2B
.	                13x32  Multipliers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	  10 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input     20 Bit        Muxes := 12    
2default:default
Q
%s*synth2B
.	  10 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	  11 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  11 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input      5 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	  12 Input      5 Bit        Muxes := 36    
2default:default
Q
%s*synth2B
.	  10 Input      4 Bit        Muxes := 41    
2default:default
Q
%s*synth2B
.	   3 Input      4 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit        Muxes := 23    
2default:default
9
%s*synth2*
Module eval_block__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	  20 Input     23 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	  10 Input     14 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit       Adders := 20    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 40    
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit         XORs := 30    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit         XORs := 20    
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 11    
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 21    
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 40    
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
6
%s*synth2'
+---Multipliers : 
2default:default
Q
%s*synth2B
.	                13x32  Multipliers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	  10 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input     20 Bit        Muxes := 12    
2default:default
Q
%s*synth2B
.	  10 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	  11 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  11 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input      5 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	  12 Input      5 Bit        Muxes := 36    
2default:default
Q
%s*synth2B
.	  10 Input      4 Bit        Muxes := 41    
2default:default
Q
%s*synth2B
.	   3 Input      4 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit        Muxes := 23    
2default:default
8
%s*synth2)
Module placement__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 5     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     20 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   8 Input     20 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   7 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
9
%s*synth2*
Module eval_block__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	  20 Input     23 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	  10 Input     14 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit       Adders := 20    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 40    
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit         XORs := 30    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit         XORs := 20    
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 11    
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 21    
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 40    
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
6
%s*synth2'
+---Multipliers : 
2default:default
Q
%s*synth2B
.	                13x32  Multipliers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	  10 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input     20 Bit        Muxes := 12    
2default:default
Q
%s*synth2B
.	  10 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	  11 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  11 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input      5 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	  12 Input      5 Bit        Muxes := 36    
2default:default
Q
%s*synth2B
.	  10 Input      4 Bit        Muxes := 41    
2default:default
Q
%s*synth2B
.	   3 Input      4 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit        Muxes := 23    
2default:default
8
%s*synth2)
Module placement__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 5     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     20 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   8 Input     20 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   7 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
9
%s*synth2*
Module eval_block__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	  20 Input     23 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	  10 Input     14 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit       Adders := 20    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 40    
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit         XORs := 30    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit         XORs := 20    
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 11    
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 21    
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 40    
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
6
%s*synth2'
+---Multipliers : 
2default:default
Q
%s*synth2B
.	                13x32  Multipliers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	  10 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input     20 Bit        Muxes := 12    
2default:default
Q
%s*synth2B
.	  10 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	  11 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  11 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input      5 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	  12 Input      5 Bit        Muxes := 36    
2default:default
Q
%s*synth2B
.	  10 Input      4 Bit        Muxes := 41    
2default:default
Q
%s*synth2B
.	   3 Input      4 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit        Muxes := 23    
2default:default
8
%s*synth2)
Module placement__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 5     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     20 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   8 Input     20 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   7 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
9
%s*synth2*
Module eval_block__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	  20 Input     23 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	  10 Input     14 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit       Adders := 20    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 40    
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit         XORs := 30    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit         XORs := 20    
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 11    
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 21    
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 40    
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
6
%s*synth2'
+---Multipliers : 
2default:default
Q
%s*synth2B
.	                13x32  Multipliers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	  10 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input     20 Bit        Muxes := 12    
2default:default
Q
%s*synth2B
.	  10 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	  11 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  11 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input      5 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	  12 Input      5 Bit        Muxes := 36    
2default:default
Q
%s*synth2B
.	  10 Input      4 Bit        Muxes := 41    
2default:default
Q
%s*synth2B
.	   3 Input      4 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit        Muxes := 23    
2default:default
8
%s*synth2)
Module placement__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 5     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     20 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   8 Input     20 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   7 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
9
%s*synth2*
Module eval_block__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	  20 Input     23 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	  10 Input     14 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit       Adders := 20    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 40    
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit         XORs := 30    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit         XORs := 20    
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 11    
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 21    
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 40    
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
6
%s*synth2'
+---Multipliers : 
2default:default
Q
%s*synth2B
.	                13x32  Multipliers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	  10 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input     20 Bit        Muxes := 12    
2default:default
Q
%s*synth2B
.	  10 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	  11 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  11 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input      5 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	  12 Input      5 Bit        Muxes := 36    
2default:default
Q
%s*synth2B
.	  10 Input      4 Bit        Muxes := 41    
2default:default
Q
%s*synth2B
.	   3 Input      4 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit        Muxes := 23    
2default:default
8
%s*synth2)
Module placement__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 5     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     20 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   8 Input     20 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   7 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
9
%s*synth2*
Module eval_block__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	  20 Input     23 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	  10 Input     14 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit       Adders := 20    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 40    
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit         XORs := 30    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit         XORs := 20    
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 11    
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 21    
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 40    
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
6
%s*synth2'
+---Multipliers : 
2default:default
Q
%s*synth2B
.	                13x32  Multipliers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	  10 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input     20 Bit        Muxes := 12    
2default:default
Q
%s*synth2B
.	  10 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	  11 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  11 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input      5 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	  12 Input      5 Bit        Muxes := 36    
2default:default
Q
%s*synth2B
.	  10 Input      4 Bit        Muxes := 41    
2default:default
Q
%s*synth2B
.	   3 Input      4 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit        Muxes := 23    
2default:default
8
%s*synth2)
Module placement__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 5     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     20 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   8 Input     20 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   7 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
6
%s*synth2'
Module eval_block 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	  20 Input     23 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	  10 Input     14 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit       Adders := 20    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 40    
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit         XORs := 30    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit         XORs := 20    
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 11    
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 21    
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 40    
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
6
%s*synth2'
+---Multipliers : 
2default:default
Q
%s*synth2B
.	                13x32  Multipliers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	  10 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input     20 Bit        Muxes := 12    
2default:default
Q
%s*synth2B
.	  10 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	  11 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  11 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input      5 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	  12 Input      5 Bit        Muxes := 36    
2default:default
Q
%s*synth2B
.	  10 Input      4 Bit        Muxes := 41    
2default:default
Q
%s*synth2B
.	   3 Input      4 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit        Muxes := 23    
2default:default
5
%s*synth2&
Module placement 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 5     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     20 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   8 Input     20 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   7 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
5
%s*synth2&
Module score_ten 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	  12 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  11 Input     12 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  12 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	  12 Input      1 Bit        Muxes := 4     
2default:default
õ
Loading clock regions from %s
13*device2d
PD:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml2default:defaultZ21-13
ú
Loading clock buffers from %s
11*device2e
QD:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml2default:defaultZ21-11
ô
&Loading clock placement rules from %s
318*place2Y
ED:/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml2default:defaultZ30-318
ó
)Loading package pin functions from %s...
17*device2U
AD:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/PinFunctions.xml2default:defaultZ21-17
ò
Loading package from %s
16*device2g
SD:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml2default:defaultZ21-16
å
Loading io standards from %s
15*device2V
BD:/Xilinx/Vivado/2014.1/data\./parts/xilinx/artix7/IOStandards.xml2default:defaultZ21-15
ò
+Loading device configuration modes from %s
14*device2T
@D:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/ConfigModes.xml2default:defaultZ21-14
z
%s*synth2k
WPart Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
2default:default
±
merging register '%s' into '%s'3619*oasys2'
num_filled_reg[5:0]2default:default2'
num_filled_reg[5:0]2default:default2Ö
oD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
1912default:default8@Z8-4471
~
%s*synth2o
[DSP Report: Generating DSP score_reg0, operation Mode is: (C:0xffff80000000)+(A:0xd5a)*B2.
2default:default
h
%s*synth2Y
EDSP Report: register num_filled_reg is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg2 is absorbed into DSP score_reg0.
2default:default
g
%s*synth2X
DDSP Report: Generating DSP score_reg0, operation Mode is: PCIN+A:B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
j
%s*synth2[
GDSP Report: Generating DSP score_reg6, operation Mode is: (A:0xc91)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg6 is absorbed into DSP score_reg6.
2default:default
g
%s*synth2X
DDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-A:B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
k
%s*synth2\
HDSP Report: Generating DSP score_reg4, operation Mode is: (A:0x2484)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg4 is absorbed into DSP score_reg4.
2default:default
k
%s*synth2\
HDSP Report: Generating DSP score_reg3, operation Mode is: (A:0x1edb)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg3 is absorbed into DSP score_reg3.
2default:default
i
%s*synth2Z
FDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
o
%s*synth2`
LDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-(A:0xd39)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg5 is absorbed into DSP score_reg0.
2default:default
±
merging register '%s' into '%s'3619*oasys2'
num_filled_reg[5:0]2default:default2'
num_filled_reg[5:0]2default:default2Ö
oD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
1912default:default8@Z8-4471
~
%s*synth2o
[DSP Report: Generating DSP score_reg0, operation Mode is: (C:0xffff80000000)+(A:0xd5a)*B2.
2default:default
h
%s*synth2Y
EDSP Report: register num_filled_reg is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg2 is absorbed into DSP score_reg0.
2default:default
g
%s*synth2X
DDSP Report: Generating DSP score_reg0, operation Mode is: PCIN+A:B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
j
%s*synth2[
GDSP Report: Generating DSP score_reg6, operation Mode is: (A:0xc91)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg6 is absorbed into DSP score_reg6.
2default:default
g
%s*synth2X
DDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-A:B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
k
%s*synth2\
HDSP Report: Generating DSP score_reg4, operation Mode is: (A:0x2484)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg4 is absorbed into DSP score_reg4.
2default:default
k
%s*synth2\
HDSP Report: Generating DSP score_reg3, operation Mode is: (A:0x1edb)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg3 is absorbed into DSP score_reg3.
2default:default
i
%s*synth2Z
FDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
o
%s*synth2`
LDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-(A:0xd39)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg5 is absorbed into DSP score_reg0.
2default:default
±
merging register '%s' into '%s'3619*oasys2'
num_filled_reg[5:0]2default:default2'
num_filled_reg[5:0]2default:default2Ö
oD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
1912default:default8@Z8-4471
~
%s*synth2o
[DSP Report: Generating DSP score_reg0, operation Mode is: (C:0xffff80000000)+(A:0xd5a)*B2.
2default:default
h
%s*synth2Y
EDSP Report: register num_filled_reg is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg2 is absorbed into DSP score_reg0.
2default:default
g
%s*synth2X
DDSP Report: Generating DSP score_reg0, operation Mode is: PCIN+A:B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
j
%s*synth2[
GDSP Report: Generating DSP score_reg6, operation Mode is: (A:0xc91)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg6 is absorbed into DSP score_reg6.
2default:default
g
%s*synth2X
DDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-A:B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
k
%s*synth2\
HDSP Report: Generating DSP score_reg4, operation Mode is: (A:0x2484)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg4 is absorbed into DSP score_reg4.
2default:default
k
%s*synth2\
HDSP Report: Generating DSP score_reg3, operation Mode is: (A:0x1edb)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg3 is absorbed into DSP score_reg3.
2default:default
i
%s*synth2Z
FDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
o
%s*synth2`
LDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-(A:0xd39)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg5 is absorbed into DSP score_reg0.
2default:default
±
merging register '%s' into '%s'3619*oasys2'
num_filled_reg[5:0]2default:default2'
num_filled_reg[5:0]2default:default2Ö
oD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
1912default:default8@Z8-4471
~
%s*synth2o
[DSP Report: Generating DSP score_reg0, operation Mode is: (C:0xffff80000000)+(A:0xd5a)*B2.
2default:default
h
%s*synth2Y
EDSP Report: register num_filled_reg is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg2 is absorbed into DSP score_reg0.
2default:default
g
%s*synth2X
DDSP Report: Generating DSP score_reg0, operation Mode is: PCIN+A:B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
j
%s*synth2[
GDSP Report: Generating DSP score_reg6, operation Mode is: (A:0xc91)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg6 is absorbed into DSP score_reg6.
2default:default
g
%s*synth2X
DDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-A:B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
k
%s*synth2\
HDSP Report: Generating DSP score_reg4, operation Mode is: (A:0x2484)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg4 is absorbed into DSP score_reg4.
2default:default
k
%s*synth2\
HDSP Report: Generating DSP score_reg3, operation Mode is: (A:0x1edb)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg3 is absorbed into DSP score_reg3.
2default:default
i
%s*synth2Z
FDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
o
%s*synth2`
LDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-(A:0xd39)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg5 is absorbed into DSP score_reg0.
2default:default
±
merging register '%s' into '%s'3619*oasys2'
num_filled_reg[5:0]2default:default2'
num_filled_reg[5:0]2default:default2Ö
oD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
1912default:default8@Z8-4471
~
%s*synth2o
[DSP Report: Generating DSP score_reg0, operation Mode is: (C:0xffff80000000)+(A:0xd5a)*B2.
2default:default
h
%s*synth2Y
EDSP Report: register num_filled_reg is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg2 is absorbed into DSP score_reg0.
2default:default
g
%s*synth2X
DDSP Report: Generating DSP score_reg0, operation Mode is: PCIN+A:B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
j
%s*synth2[
GDSP Report: Generating DSP score_reg6, operation Mode is: (A:0xc91)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg6 is absorbed into DSP score_reg6.
2default:default
g
%s*synth2X
DDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-A:B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
k
%s*synth2\
HDSP Report: Generating DSP score_reg4, operation Mode is: (A:0x2484)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg4 is absorbed into DSP score_reg4.
2default:default
k
%s*synth2\
HDSP Report: Generating DSP score_reg3, operation Mode is: (A:0x1edb)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg3 is absorbed into DSP score_reg3.
2default:default
i
%s*synth2Z
FDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
o
%s*synth2`
LDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-(A:0xd39)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg5 is absorbed into DSP score_reg0.
2default:default
±
merging register '%s' into '%s'3619*oasys2'
num_filled_reg[5:0]2default:default2'
num_filled_reg[5:0]2default:default2Ö
oD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
1912default:default8@Z8-4471
~
%s*synth2o
[DSP Report: Generating DSP score_reg0, operation Mode is: (C:0xffff80000000)+(A:0xd5a)*B2.
2default:default
h
%s*synth2Y
EDSP Report: register num_filled_reg is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg2 is absorbed into DSP score_reg0.
2default:default
g
%s*synth2X
DDSP Report: Generating DSP score_reg0, operation Mode is: PCIN+A:B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
j
%s*synth2[
GDSP Report: Generating DSP score_reg6, operation Mode is: (A:0xc91)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg6 is absorbed into DSP score_reg6.
2default:default
g
%s*synth2X
DDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-A:B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
k
%s*synth2\
HDSP Report: Generating DSP score_reg4, operation Mode is: (A:0x2484)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg4 is absorbed into DSP score_reg4.
2default:default
k
%s*synth2\
HDSP Report: Generating DSP score_reg3, operation Mode is: (A:0x1edb)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg3 is absorbed into DSP score_reg3.
2default:default
i
%s*synth2Z
FDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
o
%s*synth2`
LDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-(A:0xd39)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg5 is absorbed into DSP score_reg0.
2default:default
±
merging register '%s' into '%s'3619*oasys2'
num_filled_reg[5:0]2default:default2'
num_filled_reg[5:0]2default:default2Ö
oD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
1912default:default8@Z8-4471
~
%s*synth2o
[DSP Report: Generating DSP score_reg0, operation Mode is: (C:0xffff80000000)+(A:0xd5a)*B2.
2default:default
h
%s*synth2Y
EDSP Report: register num_filled_reg is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg2 is absorbed into DSP score_reg0.
2default:default
g
%s*synth2X
DDSP Report: Generating DSP score_reg0, operation Mode is: PCIN+A:B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
j
%s*synth2[
GDSP Report: Generating DSP score_reg6, operation Mode is: (A:0xc91)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg6 is absorbed into DSP score_reg6.
2default:default
g
%s*synth2X
DDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-A:B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
k
%s*synth2\
HDSP Report: Generating DSP score_reg4, operation Mode is: (A:0x2484)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg4 is absorbed into DSP score_reg4.
2default:default
k
%s*synth2\
HDSP Report: Generating DSP score_reg3, operation Mode is: (A:0x1edb)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg3 is absorbed into DSP score_reg3.
2default:default
i
%s*synth2Z
FDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
o
%s*synth2`
LDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-(A:0xd39)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg5 is absorbed into DSP score_reg0.
2default:default
±
merging register '%s' into '%s'3619*oasys2'
num_filled_reg[5:0]2default:default2'
num_filled_reg[5:0]2default:default2Ö
oD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
1912default:default8@Z8-4471
~
%s*synth2o
[DSP Report: Generating DSP score_reg0, operation Mode is: (C:0xffff80000000)+(A:0xd5a)*B2.
2default:default
h
%s*synth2Y
EDSP Report: register num_filled_reg is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg2 is absorbed into DSP score_reg0.
2default:default
g
%s*synth2X
DDSP Report: Generating DSP score_reg0, operation Mode is: PCIN+A:B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
j
%s*synth2[
GDSP Report: Generating DSP score_reg6, operation Mode is: (A:0xc91)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg6 is absorbed into DSP score_reg6.
2default:default
g
%s*synth2X
DDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-A:B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
k
%s*synth2\
HDSP Report: Generating DSP score_reg4, operation Mode is: (A:0x2484)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg4 is absorbed into DSP score_reg4.
2default:default
k
%s*synth2\
HDSP Report: Generating DSP score_reg3, operation Mode is: (A:0x1edb)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg3 is absorbed into DSP score_reg3.
2default:default
i
%s*synth2Z
FDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
o
%s*synth2`
LDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-(A:0xd39)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg5 is absorbed into DSP score_reg0.
2default:default
±
merging register '%s' into '%s'3619*oasys2'
num_filled_reg[5:0]2default:default2'
num_filled_reg[5:0]2default:default2Ö
oD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
1912default:default8@Z8-4471
~
%s*synth2o
[DSP Report: Generating DSP score_reg0, operation Mode is: (C:0xffff80000000)+(A:0xd5a)*B2.
2default:default
h
%s*synth2Y
EDSP Report: register num_filled_reg is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg2 is absorbed into DSP score_reg0.
2default:default
g
%s*synth2X
DDSP Report: Generating DSP score_reg0, operation Mode is: PCIN+A:B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
j
%s*synth2[
GDSP Report: Generating DSP score_reg6, operation Mode is: (A:0xc91)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg6 is absorbed into DSP score_reg6.
2default:default
g
%s*synth2X
DDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-A:B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
k
%s*synth2\
HDSP Report: Generating DSP score_reg4, operation Mode is: (A:0x2484)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg4 is absorbed into DSP score_reg4.
2default:default
k
%s*synth2\
HDSP Report: Generating DSP score_reg3, operation Mode is: (A:0x1edb)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg3 is absorbed into DSP score_reg3.
2default:default
i
%s*synth2Z
FDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
o
%s*synth2`
LDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-(A:0xd39)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg5 is absorbed into DSP score_reg0.
2default:default
±
merging register '%s' into '%s'3619*oasys2'
num_filled_reg[5:0]2default:default2'
num_filled_reg[5:0]2default:default2Ö
oD:/Library/Dropbox/ECE532/ECE532_Shared/Milestone6/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
1912default:default8@Z8-4471
~
%s*synth2o
[DSP Report: Generating DSP score_reg0, operation Mode is: (C:0xffff80000000)+(A:0xd5a)*B2.
2default:default
h
%s*synth2Y
EDSP Report: register num_filled_reg is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg2 is absorbed into DSP score_reg0.
2default:default
g
%s*synth2X
DDSP Report: Generating DSP score_reg0, operation Mode is: PCIN+A:B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
j
%s*synth2[
GDSP Report: Generating DSP score_reg6, operation Mode is: (A:0xc91)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg6 is absorbed into DSP score_reg6.
2default:default
g
%s*synth2X
DDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-A:B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
k
%s*synth2\
HDSP Report: Generating DSP score_reg4, operation Mode is: (A:0x2484)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg4 is absorbed into DSP score_reg4.
2default:default
k
%s*synth2\
HDSP Report: Generating DSP score_reg3, operation Mode is: (A:0x1edb)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg3 is absorbed into DSP score_reg3.
2default:default
i
%s*synth2Z
FDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
o
%s*synth2`
LDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-(A:0xd39)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg5 is absorbed into DSP score_reg0.
2default:default
|
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2

SWITCH[13]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2

SWITCH[12]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2

SWITCH[11]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2

SWITCH[10]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2
	SWITCH[9]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2
	SWITCH[8]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2
	SWITCH[7]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2
	SWITCH[6]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2
	SWITCH[5]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2
	SWITCH[4]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2
	SWITCH[3]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2
	SWITCH[2]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2
	SWITCH[1]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2
	SWITCH[0]2default:defaultZ8-3331
©
%s*synth2ô
ÑFinished Cross Boundary Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:57 . Memory (MB): peak = 619.699 ; gain = 490.344
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
)
%s*synth2

DSP:
2default:default
ø
%s*synth2Ø
ö+------------+---------------------------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+
2default:default
¿
%s*synth2∞
õ|Module Name | OP MODE                         | Neg Edge Clk | A Size (Signed?) | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | PREG | 
2default:default
ø
%s*synth2Ø
ö+------------+---------------------------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+
2default:default
¿
%s*synth2∞
õ|eval_block  | (C:0xffff80000000)+(A:0xd5a)*B2 | No           | 6 (N)            | 12 (N) | 32 (Y) | 25 (N) | 32 (Y) | 1    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN+A:B                        | No           | 14 (N)           | 18 (N) | 18 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0xc91)*B                     | No           | 9 (N)            | 12 (N) | 48 (N) | 25 (N) | 21 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-A:B                        | No           | 14 (N)           | 18 (N) | 18 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x2484)*B                    | No           | 9 (N)            | 14 (N) | 48 (N) | 25 (N) | 23 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x1edb)*B                    | No           | 9 (N)            | 13 (N) | 48 (N) | 25 (N) | 22 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-A:B-C                      | No           | 14 (N)           | 18 (N) | 32 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-(A:0xd39)*B                | No           | 12 (N)           | 9 (N)  | 32 (N) | 25 (N) | 32 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (C:0xffff80000000)+(A:0xd5a)*B2 | No           | 6 (N)            | 12 (N) | 32 (Y) | 25 (N) | 32 (Y) | 1    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN+A:B                        | No           | 14 (N)           | 18 (N) | 18 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0xc91)*B                     | No           | 9 (N)            | 12 (N) | 48 (N) | 25 (N) | 21 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-A:B                        | No           | 14 (N)           | 18 (N) | 18 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x2484)*B                    | No           | 9 (N)            | 14 (N) | 48 (N) | 25 (N) | 23 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x1edb)*B                    | No           | 9 (N)            | 13 (N) | 48 (N) | 25 (N) | 22 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-A:B-C                      | No           | 14 (N)           | 18 (N) | 32 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-(A:0xd39)*B                | No           | 12 (N)           | 9 (N)  | 32 (N) | 25 (N) | 32 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (C:0xffff80000000)+(A:0xd5a)*B2 | No           | 6 (N)            | 12 (N) | 32 (Y) | 25 (N) | 32 (Y) | 1    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN+A:B                        | No           | 14 (N)           | 18 (N) | 18 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0xc91)*B                     | No           | 9 (N)            | 12 (N) | 48 (N) | 25 (N) | 21 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-A:B                        | No           | 14 (N)           | 18 (N) | 18 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x2484)*B                    | No           | 9 (N)            | 14 (N) | 48 (N) | 25 (N) | 23 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x1edb)*B                    | No           | 9 (N)            | 13 (N) | 48 (N) | 25 (N) | 22 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-A:B-C                      | No           | 14 (N)           | 18 (N) | 32 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-(A:0xd39)*B                | No           | 12 (N)           | 9 (N)  | 32 (N) | 25 (N) | 32 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (C:0xffff80000000)+(A:0xd5a)*B2 | No           | 6 (N)            | 12 (N) | 32 (Y) | 25 (N) | 32 (Y) | 1    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN+A:B                        | No           | 14 (N)           | 18 (N) | 18 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0xc91)*B                     | No           | 9 (N)            | 12 (N) | 48 (N) | 25 (N) | 21 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-A:B                        | No           | 14 (N)           | 18 (N) | 18 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x2484)*B                    | No           | 9 (N)            | 14 (N) | 48 (N) | 25 (N) | 23 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x1edb)*B                    | No           | 9 (N)            | 13 (N) | 48 (N) | 25 (N) | 22 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-A:B-C                      | No           | 14 (N)           | 18 (N) | 32 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-(A:0xd39)*B                | No           | 12 (N)           | 9 (N)  | 32 (N) | 25 (N) | 32 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (C:0xffff80000000)+(A:0xd5a)*B2 | No           | 6 (N)            | 12 (N) | 32 (Y) | 25 (N) | 32 (Y) | 1    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN+A:B                        | No           | 14 (N)           | 18 (N) | 18 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0xc91)*B                     | No           | 9 (N)            | 12 (N) | 48 (N) | 25 (N) | 21 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-A:B                        | No           | 14 (N)           | 18 (N) | 18 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x2484)*B                    | No           | 9 (N)            | 14 (N) | 48 (N) | 25 (N) | 23 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x1edb)*B                    | No           | 9 (N)            | 13 (N) | 48 (N) | 25 (N) | 22 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-A:B-C                      | No           | 14 (N)           | 18 (N) | 32 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-(A:0xd39)*B                | No           | 12 (N)           | 9 (N)  | 32 (N) | 25 (N) | 32 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (C:0xffff80000000)+(A:0xd5a)*B2 | No           | 6 (N)            | 12 (N) | 32 (Y) | 25 (N) | 32 (Y) | 1    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN+A:B                        | No           | 14 (N)           | 18 (N) | 18 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0xc91)*B                     | No           | 9 (N)            | 12 (N) | 48 (N) | 25 (N) | 21 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-A:B                        | No           | 14 (N)           | 18 (N) | 18 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x2484)*B                    | No           | 9 (N)            | 14 (N) | 48 (N) | 25 (N) | 23 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x1edb)*B                    | No           | 9 (N)            | 13 (N) | 48 (N) | 25 (N) | 22 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-A:B-C                      | No           | 14 (N)           | 18 (N) | 32 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-(A:0xd39)*B                | No           | 12 (N)           | 9 (N)  | 32 (N) | 25 (N) | 32 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (C:0xffff80000000)+(A:0xd5a)*B2 | No           | 6 (N)            | 12 (N) | 32 (Y) | 25 (N) | 32 (Y) | 1    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN+A:B                        | No           | 14 (N)           | 18 (N) | 18 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0xc91)*B                     | No           | 9 (N)            | 12 (N) | 48 (N) | 25 (N) | 21 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-A:B                        | No           | 14 (N)           | 18 (N) | 18 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x2484)*B                    | No           | 9 (N)            | 14 (N) | 48 (N) | 25 (N) | 23 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x1edb)*B                    | No           | 9 (N)            | 13 (N) | 48 (N) | 25 (N) | 22 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-A:B-C                      | No           | 14 (N)           | 18 (N) | 32 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-(A:0xd39)*B                | No           | 12 (N)           | 9 (N)  | 32 (N) | 25 (N) | 32 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (C:0xffff80000000)+(A:0xd5a)*B2 | No           | 6 (N)            | 12 (N) | 32 (Y) | 25 (N) | 32 (Y) | 1    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN+A:B                        | No           | 14 (N)           | 18 (N) | 18 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0xc91)*B                     | No           | 9 (N)            | 12 (N) | 48 (N) | 25 (N) | 21 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-A:B                        | No           | 14 (N)           | 18 (N) | 18 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x2484)*B                    | No           | 9 (N)            | 14 (N) | 48 (N) | 25 (N) | 23 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x1edb)*B                    | No           | 9 (N)            | 13 (N) | 48 (N) | 25 (N) | 22 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-A:B-C                      | No           | 14 (N)           | 18 (N) | 32 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-(A:0xd39)*B                | No           | 12 (N)           | 9 (N)  | 32 (N) | 25 (N) | 32 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (C:0xffff80000000)+(A:0xd5a)*B2 | No           | 6 (N)            | 12 (N) | 32 (Y) | 25 (N) | 32 (Y) | 1    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN+A:B                        | No           | 14 (N)           | 18 (N) | 18 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0xc91)*B                     | No           | 9 (N)            | 12 (N) | 48 (N) | 25 (N) | 21 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-A:B                        | No           | 14 (N)           | 18 (N) | 18 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x2484)*B                    | No           | 9 (N)            | 14 (N) | 48 (N) | 25 (N) | 23 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x1edb)*B                    | No           | 9 (N)            | 13 (N) | 48 (N) | 25 (N) | 22 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-A:B-C                      | No           | 14 (N)           | 18 (N) | 32 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-(A:0xd39)*B                | No           | 12 (N)           | 9 (N)  | 32 (N) | 25 (N) | 32 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (C:0xffff80000000)+(A:0xd5a)*B2 | No           | 6 (N)            | 12 (N) | 32 (Y) | 25 (N) | 32 (Y) | 1    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN+A:B                        | No           | 14 (N)           | 18 (N) | 18 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0xc91)*B                     | No           | 9 (N)            | 12 (N) | 48 (N) | 25 (N) | 21 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-A:B                        | No           | 14 (N)           | 18 (N) | 18 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x2484)*B                    | No           | 9 (N)            | 14 (N) | 48 (N) | 25 (N) | 23 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x1edb)*B                    | No           | 9 (N)            | 13 (N) | 48 (N) | 25 (N) | 22 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-A:B-C                      | No           | 14 (N)           | 18 (N) | 32 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-(A:0xd39)*B                | No           | 12 (N)           | 9 (N)  | 32 (N) | 25 (N) | 32 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ+------------+---------------------------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+

2default:default
–
%s*synth2¿
´Note: The table shows DSPs generated at current stage. Some DSP generation could be reversed due to later optimizations. Mutiple instantiated DSPs are reported only once.
2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
õ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default23
eval_block02/\cur_state_reg[4] 2default:defaultZ8-3333
õ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default23
eval_block03/\cur_state_reg[4] 2default:defaultZ8-3333
õ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default23
eval_block04/\cur_state_reg[4] 2default:defaultZ8-3333
©
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\cur_state_reg[4] 2default:default2!
eval_block__82default:defaultZ8-3332
©
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\cur_state_reg[4] 2default:default2!
eval_block__92default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\cur_state_reg[4] 2default:default2

eval_block2default:defaultZ8-3332
õ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default23
eval_block02/\cur_state_reg[4] 2default:defaultZ8-3333
õ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default23
eval_block03/\cur_state_reg[4] 2default:defaultZ8-3333
õ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default23
eval_block04/\cur_state_reg[4] 2default:defaultZ8-3333
™
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\cur_state_reg[4] 2default:default2"
eval_block__122default:defaultZ8-3332
™
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\cur_state_reg[4] 2default:default2"
eval_block__112default:defaultZ8-3332
™
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\cur_state_reg[4] 2default:default2"
eval_block__102default:defaultZ8-3332
õ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default23
eval_block05/\cur_state_reg[4] 2default:defaultZ8-3333
õ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default23
eval_block06/\cur_state_reg[4] 2default:defaultZ8-3333
©
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\cur_state_reg[4] 2default:default2!
eval_block__62default:defaultZ8-3332
©
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\cur_state_reg[4] 2default:default2!
eval_block__72default:defaultZ8-3332
õ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default23
eval_block05/\cur_state_reg[4] 2default:defaultZ8-3333
õ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default23
eval_block06/\cur_state_reg[4] 2default:defaultZ8-3333
™
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\cur_state_reg[4] 2default:default2"
eval_block__142default:defaultZ8-3332
™
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\cur_state_reg[4] 2default:default2"
eval_block__132default:defaultZ8-3332
õ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default23
eval_block00/\cur_state_reg[4] 2default:defaultZ8-3333
õ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default23
eval_block01/\cur_state_reg[4] 2default:defaultZ8-3333
©
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\cur_state_reg[4] 2default:default2!
eval_block__42default:defaultZ8-3332
©
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\cur_state_reg[4] 2default:default2!
eval_block__52default:defaultZ8-3332
õ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default23
eval_block00/\cur_state_reg[4] 2default:defaultZ8-3333
õ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default23
eval_block01/\cur_state_reg[4] 2default:defaultZ8-3333
™
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\cur_state_reg[4] 2default:default2"
eval_block__162default:defaultZ8-3332
™
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\cur_state_reg[4] 2default:default2"
eval_block__152default:defaultZ8-3332
´
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2C
/score_ten__GBM0:/\placement09/col_out3_reg[19] 2default:defaultZ8-3333
™
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2B
.score_ten__GBM0:/\placement09/col_out3_reg[3] 2default:defaultZ8-3333
™
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2B
.score_ten__GBM0:/\placement09/col_out3_reg[6] 2default:defaultZ8-3333
™
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2B
.score_ten__GBM0:/\placement09/col_out3_reg[4] 2default:defaultZ8-3333
™
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2B
.score_ten__GBM0:/\placement09/col_out3_reg[5] 2default:defaultZ8-3333
™
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2B
.score_ten__GBM0:/\placement09/col_out3_reg[9] 2default:defaultZ8-3333
™
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2B
.score_ten__GBM0:/\placement09/col_out3_reg[7] 2default:defaultZ8-3333
™
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2B
.score_ten__GBM0:/\placement09/col_out3_reg[8] 2default:defaultZ8-3333
´
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2C
/score_ten__GBM0:/\placement09/col_out3_reg[12] 2default:defaultZ8-3333
´
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2C
/score_ten__GBM0:/\placement09/col_out3_reg[10] 2default:defaultZ8-3333
´
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2C
/score_ten__GBM0:/\placement09/col_out3_reg[11] 2default:defaultZ8-3333
´
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2C
/score_ten__GBM0:/\placement09/col_out3_reg[15] 2default:defaultZ8-3333
´
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2C
/score_ten__GBM0:/\placement09/col_out3_reg[13] 2default:defaultZ8-3333
´
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2C
/score_ten__GBM0:/\placement09/col_out3_reg[14] 2default:defaultZ8-3333
´
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2C
/score_ten__GBM0:/\placement09/col_out3_reg[18] 2default:defaultZ8-3333
´
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2C
/score_ten__GBM0:/\placement09/col_out3_reg[16] 2default:defaultZ8-3333
´
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2C
/score_ten__GBM0:/\placement09/col_out3_reg[17] 2default:defaultZ8-3333
™
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2B
.score_ten__GBM0:/\placement09/col_out3_reg[2] 2default:defaultZ8-3333
´
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2C
/score_ten__GBM0:/\placement08/col_out3_reg[19] 2default:defaultZ8-3333
´
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2C
/score_ten__GBM0:/\placement08/col_out2_reg[19] 2default:defaultZ8-3333
™
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2B
.score_ten__GBM0:/\placement08/col_out3_reg[3] 2default:defaultZ8-3333
™
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2B
.score_ten__GBM0:/\placement08/col_out2_reg[3] 2default:defaultZ8-3333
™
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2B
.score_ten__GBM0:/\placement08/col_out3_reg[6] 2default:defaultZ8-3333
™
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2B
.score_ten__GBM0:/\placement08/col_out2_reg[6] 2default:defaultZ8-3333
™
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2B
.score_ten__GBM0:/\placement08/col_out3_reg[4] 2default:defaultZ8-3333
™
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2B
.score_ten__GBM0:/\placement08/col_out2_reg[4] 2default:defaultZ8-3333
™
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2B
.score_ten__GBM0:/\placement08/col_out3_reg[5] 2default:defaultZ8-3333
™
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2B
.score_ten__GBM0:/\placement08/col_out2_reg[5] 2default:defaultZ8-3333
™
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2B
.score_ten__GBM0:/\placement08/col_out3_reg[9] 2default:defaultZ8-3333
™
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2B
.score_ten__GBM0:/\placement08/col_out2_reg[9] 2default:defaultZ8-3333
™
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2B
.score_ten__GBM0:/\placement08/col_out3_reg[7] 2default:defaultZ8-3333
™
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2B
.score_ten__GBM0:/\placement08/col_out2_reg[7] 2default:defaultZ8-3333
™
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2B
.score_ten__GBM0:/\placement08/col_out3_reg[8] 2default:defaultZ8-3333
™
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2B
.score_ten__GBM0:/\placement08/col_out2_reg[8] 2default:defaultZ8-3333
´
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2C
/score_ten__GBM0:/\placement08/col_out3_reg[12] 2default:defaultZ8-3333
´
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2C
/score_ten__GBM0:/\placement08/col_out2_reg[12] 2default:defaultZ8-3333
´
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2C
/score_ten__GBM0:/\placement08/col_out3_reg[10] 2default:defaultZ8-3333
´
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2C
/score_ten__GBM0:/\placement08/col_out2_reg[10] 2default:defaultZ8-3333
´
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2C
/score_ten__GBM0:/\placement08/col_out3_reg[11] 2default:defaultZ8-3333
´
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2C
/score_ten__GBM0:/\placement08/col_out2_reg[11] 2default:defaultZ8-3333
´
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2C
/score_ten__GBM0:/\placement08/col_out3_reg[15] 2default:defaultZ8-3333
´
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2C
/score_ten__GBM0:/\placement08/col_out2_reg[15] 2default:defaultZ8-3333
´
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2C
/score_ten__GBM0:/\placement08/col_out3_reg[13] 2default:defaultZ8-3333
´
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2C
/score_ten__GBM0:/\placement08/col_out2_reg[13] 2default:defaultZ8-3333
´
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2C
/score_ten__GBM0:/\placement08/col_out3_reg[14] 2default:defaultZ8-3333
´
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2C
/score_ten__GBM0:/\placement08/col_out2_reg[14] 2default:defaultZ8-3333
´
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2C
/score_ten__GBM0:/\placement08/col_out3_reg[18] 2default:defaultZ8-3333
´
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2C
/score_ten__GBM0:/\placement08/col_out2_reg[18] 2default:defaultZ8-3333
´
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2C
/score_ten__GBM0:/\placement08/col_out3_reg[16] 2default:defaultZ8-3333
´
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2C
/score_ten__GBM0:/\placement08/col_out2_reg[16] 2default:defaultZ8-3333
´
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2C
/score_ten__GBM0:/\placement08/col_out3_reg[17] 2default:defaultZ8-3333
´
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2C
/score_ten__GBM0:/\placement08/col_out2_reg[17] 2default:defaultZ8-3333
™
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2B
.score_ten__GBM0:/\placement08/col_out2_reg[2] 2default:defaultZ8-3333
™
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2B
.score_ten__GBM0:/\placement08/col_out3_reg[2] 2default:defaultZ8-3333
™
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2B
.score_ten__GBM0:/\placement09/col_out3_reg[1] 2default:defaultZ8-3333
™
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2B
.score_ten__GBM0:/\placement08/col_out2_reg[1] 2default:defaultZ8-3333
™
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2B
.score_ten__GBM0:/\placement08/col_out3_reg[1] 2default:defaultZ8-3333
™
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2B
.score_ten__GBM0:/\placement09/col_out3_reg[0] 2default:defaultZ8-3333
™
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2B
.score_ten__GBM0:/\placement08/col_out2_reg[0] 2default:defaultZ8-3333
™
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2B
.score_ten__GBM0:/\placement08/col_out3_reg[0] 2default:defaultZ8-3333
£
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2;
'score_ten__GBM0:/\placement09/done_reg 2default:defaultZ8-3333
£
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2;
'score_ten__GBM0:/\placement08/done_reg 2default:defaultZ8-3333
¶
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2>
*score_ten__GBM0:/\placement09/down_reg[3] 2default:defaultZ8-3333
¶
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2>
*score_ten__GBM0:/\placement09/down_reg[2] 2default:defaultZ8-3333
¶
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2>
*score_ten__GBM0:/\placement09/down_reg[1] 2default:defaultZ8-3333
¶
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2>
*score_ten__GBM0:/\placement09/down_reg[0] 2default:defaultZ8-3333
¶
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2>
*score_ten__GBM0:/\placement09/down_reg[4] 2default:defaultZ8-3333
¶
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2>
*score_ten__GBM0:/\placement08/down_reg[0] 2default:defaultZ8-3333
¶
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2>
*score_ten__GBM0:/\placement08/down_reg[3] 2default:defaultZ8-3333
¶
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2>
*score_ten__GBM0:/\placement08/down_reg[2] 2default:defaultZ8-3333
¶
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2>
*score_ten__GBM0:/\placement08/down_reg[1] 2default:defaultZ8-3333
¶
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2>
*score_ten__GBM0:/\placement08/down_reg[4] 2default:defaultZ8-3333
¨
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2D
0score_ten__GBM0:/eval_block07/\cur_state_reg[4] 2default:defaultZ8-3333
≤
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2J
6score_ten__GBM0:/\placement09/FSM_onehot_state_reg[0] 2default:defaultZ8-3333
≤
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2J
6score_ten__GBM0:/\placement09/FSM_onehot_state_reg[1] 2default:defaultZ8-3333
≤
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2J
6score_ten__GBM0:/\placement09/FSM_onehot_state_reg[2] 2default:defaultZ8-3333
≤
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2J
6score_ten__GBM0:/\placement09/FSM_onehot_state_reg[4] 2default:defaultZ8-3333
≤
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2J
6score_ten__GBM0:/\placement09/FSM_onehot_state_reg[3] 2default:defaultZ8-3333
≤
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2J
6score_ten__GBM0:/\placement09/FSM_onehot_state_reg[5] 2default:defaultZ8-3333
≤
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2J
6score_ten__GBM0:/\placement09/FSM_onehot_state_reg[7] 2default:defaultZ8-3333
≤
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2J
6score_ten__GBM0:/\placement09/FSM_onehot_state_reg[6] 2default:defaultZ8-3333
¨
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2D
0score_ten__GBM0:/eval_block09/\cur_state_reg[4] 2default:defaultZ8-3333
≤
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2J
6score_ten__GBM0:/\placement08/FSM_onehot_state_reg[0] 2default:defaultZ8-3333
≤
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2J
6score_ten__GBM0:/\placement08/FSM_onehot_state_reg[1] 2default:defaultZ8-3333
≤
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2J
6score_ten__GBM0:/\placement08/FSM_onehot_state_reg[2] 2default:defaultZ8-3333
≤
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2J
6score_ten__GBM0:/\placement08/FSM_onehot_state_reg[4] 2default:defaultZ8-3333
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-33332default:default2
1002default:defaultZ17-14
©
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\cur_state_reg[4] 2default:default2!
eval_block__12default:defaultZ8-3332
°
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2

reg_go_reg2default:default2!
eval_block__22default:defaultZ8-3332
©
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\cur_state_reg[4] 2default:default2!
eval_block__22default:defaultZ8-3332
©
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\cur_state_reg[3] 2default:default2!
eval_block__22default:defaultZ8-3332
©
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\cur_state_reg[2] 2default:default2!
eval_block__22default:defaultZ8-3332
©
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\cur_state_reg[1] 2default:default2!
eval_block__22default:defaultZ8-3332
©
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\cur_state_reg[0] 2default:default2!
eval_block__22default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\FILLD_counter_reg[5] 2default:default2!
eval_block__22default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\FILLD_counter_reg[4] 2default:default2!
eval_block__22default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\FILLD_counter_reg[3] 2default:default2!
eval_block__22default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\FILLD_counter_reg[2] 2default:default2!
eval_block__22default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\FILLD_counter_reg[1] 2default:default2!
eval_block__22default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\FILLD_counter_reg[0] 2default:default2!
eval_block__22default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
reg_done_reg2default:default2!
eval_block__22default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\col_2_reg[19] 2default:default2!
eval_block__22default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\col_2_reg[18] 2default:default2!
eval_block__22default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\col_2_reg[17] 2default:default2!
eval_block__22default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\col_2_reg[16] 2default:default2!
eval_block__22default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\col_2_reg[15] 2default:default2!
eval_block__22default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\col_2_reg[14] 2default:default2!
eval_block__22default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\col_2_reg[13] 2default:default2!
eval_block__22default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\col_2_reg[12] 2default:default2!
eval_block__22default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\col_2_reg[11] 2default:default2!
eval_block__22default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\col_2_reg[10] 2default:default2!
eval_block__22default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\col_2_reg[9] 2default:default2!
eval_block__22default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\col_2_reg[8] 2default:default2!
eval_block__22default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\col_2_reg[7] 2default:default2!
eval_block__22default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\col_2_reg[6] 2default:default2!
eval_block__22default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\col_2_reg[5] 2default:default2!
eval_block__22default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\col_2_reg[4] 2default:default2!
eval_block__22default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\col_2_reg[3] 2default:default2!
eval_block__22default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\col_2_reg[2] 2default:default2!
eval_block__22default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\col_2_reg[1] 2default:default2!
eval_block__22default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\col_2_reg[0] 2default:default2!
eval_block__22default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\col_1_reg[19] 2default:default2!
eval_block__22default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\col_1_reg[18] 2default:default2!
eval_block__22default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\col_1_reg[17] 2default:default2!
eval_block__22default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\col_1_reg[16] 2default:default2!
eval_block__22default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\col_1_reg[15] 2default:default2!
eval_block__22default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\col_1_reg[14] 2default:default2!
eval_block__22default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\col_1_reg[13] 2default:default2!
eval_block__22default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\col_1_reg[12] 2default:default2!
eval_block__22default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\col_1_reg[11] 2default:default2!
eval_block__22default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\col_1_reg[10] 2default:default2!
eval_block__22default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\col_1_reg[9] 2default:default2!
eval_block__22default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\col_1_reg[8] 2default:default2!
eval_block__22default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\col_1_reg[7] 2default:default2!
eval_block__22default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\col_1_reg[6] 2default:default2!
eval_block__22default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\col_1_reg[5] 2default:default2!
eval_block__22default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\col_1_reg[4] 2default:default2!
eval_block__22default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\col_1_reg[3] 2default:default2!
eval_block__22default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\col_1_reg[2] 2default:default2!
eval_block__22default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\col_1_reg[1] 2default:default2!
eval_block__22default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\col_1_reg[0] 2default:default2!
eval_block__22default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\col_3_reg[19] 2default:default2!
eval_block__22default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\col_3_reg[18] 2default:default2!
eval_block__22default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\col_3_reg[17] 2default:default2!
eval_block__22default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\col_3_reg[16] 2default:default2!
eval_block__22default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\col_3_reg[15] 2default:default2!
eval_block__22default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\col_3_reg[14] 2default:default2!
eval_block__22default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\col_3_reg[13] 2default:default2!
eval_block__22default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\col_3_reg[12] 2default:default2!
eval_block__22default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\col_3_reg[11] 2default:default2!
eval_block__22default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\col_3_reg[10] 2default:default2!
eval_block__22default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\col_3_reg[9] 2default:default2!
eval_block__22default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\col_3_reg[8] 2default:default2!
eval_block__22default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\col_3_reg[7] 2default:default2!
eval_block__22default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\col_3_reg[6] 2default:default2!
eval_block__22default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\col_3_reg[5] 2default:default2!
eval_block__22default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\col_3_reg[4] 2default:default2!
eval_block__22default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\col_3_reg[3] 2default:default2!
eval_block__22default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\col_3_reg[2] 2default:default2!
eval_block__22default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\col_3_reg[1] 2default:default2!
eval_block__22default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\col_3_reg[0] 2default:default2!
eval_block__22default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\col_4_reg[19] 2default:default2!
eval_block__22default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\col_4_reg[18] 2default:default2!
eval_block__22default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\col_4_reg[17] 2default:default2!
eval_block__22default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\col_4_reg[16] 2default:default2!
eval_block__22default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\col_4_reg[15] 2default:default2!
eval_block__22default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\col_4_reg[14] 2default:default2!
eval_block__22default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\col_4_reg[13] 2default:default2!
eval_block__22default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\col_4_reg[12] 2default:default2!
eval_block__22default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\col_4_reg[11] 2default:default2!
eval_block__22default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\col_4_reg[10] 2default:default2!
eval_block__22default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\col_4_reg[9] 2default:default2!
eval_block__22default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\col_4_reg[8] 2default:default2!
eval_block__22default:defaultZ8-3332
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-33322default:default2
1002default:defaultZ17-14
†
%s*synth2ê
|Finished Area Optimization : Time (s): cpu = 00:03:46 ; elapsed = 00:05:00 . Memory (MB): peak = 1207.535 ; gain = 1078.180
2default:default
¢
%s*synth2í
~Finished Timing Optimization : Time (s): cpu = 00:03:46 ; elapsed = 00:05:00 . Memory (MB): peak = 1207.535 ; gain = 1078.180
2default:default
°
%s*synth2ë
}Finished Technology Mapping : Time (s): cpu = 00:04:11 ; elapsed = 00:05:26 . Memory (MB): peak = 1225.512 ; gain = 1096.156
2default:default
õ
%s*synth2ã
wFinished IO Insertion : Time (s): cpu = 00:04:17 ; elapsed = 00:05:33 . Memory (MB): peak = 1225.512 ; gain = 1096.156
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
¨
%s*synth2ú
áFinished Renaming Generated Instances : Time (s): cpu = 00:04:18 ; elapsed = 00:05:33 . Memory (MB): peak = 1225.512 ; gain = 1096.156
2default:default
©
%s*synth2ô
ÑFinished Rebuilding User Hierarchy : Time (s): cpu = 00:04:20 ; elapsed = 00:05:36 . Memory (MB): peak = 1225.512 ; gain = 1096.156
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
| |BlackBox name |Instances |
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
<
%s*synth2-
+------+--------+------+
2default:default
<
%s*synth2-
|      |Cell    |Count |
2default:default
<
%s*synth2-
+------+--------+------+
2default:default
<
%s*synth2-
|1     |BUFG    |     1|
2default:default
<
%s*synth2-
|2     |CARRY4  |   816|
2default:default
<
%s*synth2-
|3     |DSP48E1 |   128|
2default:default
<
%s*synth2-
|4     |LUT1    |   756|
2default:default
<
%s*synth2-
|5     |LUT2    |  2857|
2default:default
<
%s*synth2-
|6     |LUT3    |  4180|
2default:default
<
%s*synth2-
|7     |LUT4    |  3696|
2default:default
<
%s*synth2-
|8     |LUT5    |  9107|
2default:default
<
%s*synth2-
|9     |LUT6    |  8761|
2default:default
<
%s*synth2-
|10    |MUXF7   |   211|
2default:default
<
%s*synth2-
|11    |FDRE    | 10516|
2default:default
<
%s*synth2-
|12    |FDSE    |   115|
2default:default
<
%s*synth2-
|13    |IBUF    |   205|
2default:default
<
%s*synth2-
|14    |OBUF    |    23|
2default:default
<
%s*synth2-
+------+--------+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default
T
%s*synth2E
1+------+-----------------+--------------+------+
2default:default
T
%s*synth2E
1|      |Instance         |Module        |Cells |
2default:default
T
%s*synth2E
1+------+-----------------+--------------+------+
2default:default
T
%s*synth2E
1|1     |top              |              | 41372|
2default:default
T
%s*synth2E
1|2     |  score_rot0     |score_ten     | 19565|
2default:default
T
%s*synth2E
1|3     |    eval_block00 |eval_block_15 |  1709|
2default:default
T
%s*synth2E
1|4     |    eval_block01 |eval_block_16 |  1714|
2default:default
T
%s*synth2E
1|5     |    eval_block02 |eval_block_17 |  1713|
2default:default
T
%s*synth2E
1|6     |    eval_block03 |eval_block_18 |  1745|
2default:default
T
%s*synth2E
1|7     |    eval_block04 |eval_block_19 |  1713|
2default:default
T
%s*synth2E
1|8     |    eval_block05 |eval_block_20 |  1746|
2default:default
T
%s*synth2E
1|9     |    eval_block06 |eval_block_21 |  1744|
2default:default
T
%s*synth2E
1|10    |    eval_block07 |eval_block_22 |  1694|
2default:default
T
%s*synth2E
1|11    |    placement00  |placement_23  |   659|
2default:default
T
%s*synth2E
1|12    |    placement01  |placement_24  |   667|
2default:default
T
%s*synth2E
1|13    |    placement02  |placement_25  |   651|
2default:default
T
%s*synth2E
1|14    |    placement03  |placement_26  |   657|
2default:default
T
%s*synth2E
1|15    |    placement04  |placement_27  |   637|
2default:default
T
%s*synth2E
1|16    |    placement05  |placement_28  |   658|
2default:default
T
%s*synth2E
1|17    |    placement06  |placement_29  |   672|
2default:default
T
%s*synth2E
1|18    |    placement07  |placement_30  |   597|
2default:default
T
%s*synth2E
1|19    |  score_rot1     |score_ten_0   | 19365|
2default:default
T
%s*synth2E
1|20    |    eval_block00 |eval_block    |  1687|
2default:default
T
%s*synth2E
1|21    |    eval_block01 |eval_block_1  |  1692|
2default:default
T
%s*synth2E
1|22    |    eval_block02 |eval_block_2  |  1713|
2default:default
T
%s*synth2E
1|23    |    eval_block03 |eval_block_3  |  1745|
2default:default
T
%s*synth2E
1|24    |    eval_block04 |eval_block_4  |  1713|
2default:default
T
%s*synth2E
1|25    |    eval_block05 |eval_block_5  |  1724|
2default:default
T
%s*synth2E
1|26    |    eval_block06 |eval_block_6  |  1723|
2default:default
T
%s*synth2E
1|27    |    eval_block07 |eval_block_7  |  1692|
2default:default
T
%s*synth2E
1|28    |    placement00  |placement     |   632|
2default:default
T
%s*synth2E
1|29    |    placement01  |placement_8   |   640|
2default:default
T
%s*synth2E
1|30    |    placement02  |placement_9   |   630|
2default:default
T
%s*synth2E
1|31    |    placement03  |placement_10  |   642|
2default:default
T
%s*synth2E
1|32    |    placement04  |placement_11  |   631|
2default:default
T
%s*synth2E
1|33    |    placement05  |placement_12  |   631|
2default:default
T
%s*synth2E
1|34    |    placement06  |placement_13  |   644|
2default:default
T
%s*synth2E
1|35    |    placement07  |placement_14  |   610|
2default:default
T
%s*synth2E
1+------+-----------------+--------------+------+
2default:default
®
%s*synth2ò
ÉFinished Writing Synthesis Report : Time (s): cpu = 00:04:25 ; elapsed = 00:05:41 . Memory (MB): peak = 1225.512 ; gain = 1096.156
2default:default
k
%s*synth2\
HSynthesis finished with 0 errors, 0 critical warnings and 647 warnings.
2default:default
¶
%s*synth2ñ
ÅSynthesis Optimization Complete : Time (s): cpu = 00:04:25 ; elapsed = 00:05:41 . Memory (MB): peak = 1225.512 ; gain = 1096.156
2default:default
^
-Analyzing %s Unisim elements for replacement
17*netlist2
3332default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
¿
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
1462default:default2
1382default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
˛
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:04:382default:default2
00:06:052default:default2
1225.5122default:default2
1049.9222default:defaultZ17-268
ˇ
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2&
write_checkpoint: 2default:default2
00:00:042default:default2
00:00:052default:default2
1225.5122default:default2
0.0002default:defaultZ17-268
Ä
treport_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.830 . Memory (MB): peak = 1225.512 ; gain = 0.000
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Tue Mar 24 17:11:32 20152default:defaultZ17-206