# RSA-encryption-in-Verilog
Result = "A^B mod C", 8 bit RSA but easily extendable
![image](https://user-images.githubusercontent.com/53184086/187013008-5f9f7fa3-ce35-41cd-a43e-b5351b9d8fcd.png)
