Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Apr 13 16:12:29 2025
| Host         : DESKTOP-9K3T8HM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                3           
TIMING-18  Warning   Missing input or output delay  39          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     70.375        0.000                      0                 2441        0.051        0.000                      0                 2441       48.750        0.000                       0                   837  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              70.375        0.000                      0                 2441        0.051        0.000                      0                 2441       48.750        0.000                       0                   837  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       70.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             70.375ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_temp_reg3_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        29.499ns  (logic 8.426ns (28.564%)  route 21.073ns (71.436%))
  Logic Levels:           14  (CARRY4=1 DSP48E1=2 LUT2=2 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 104.844 - 100.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         1.542     5.126    reset_cond/clk_IBUF_BUFG
    SLICE_X45Y79         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDPE (Prop_fdpe_C_Q)         0.456     5.582 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=772, routed)         5.765    11.347    game_data_path/game_cu/D_game_fsm_q_reg[5]_4[0]
    SLICE_X45Y95         LUT3 (Prop_lut3_I2_O)        0.124    11.471 r  game_data_path/game_cu/out_sig0_i_190/O
                         net (fo=167, routed)         1.559    13.030    game_data_path/game_regfile/out_sig0__1_0
    SLICE_X46Y83         LUT6 (Prop_lut6_I2_O)        0.124    13.154 f  game_data_path/game_regfile/i__carry_i_16/O
                         net (fo=1, routed)           0.874    14.028    game_data_path/game_regfile/i__carry_i_16_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I5_O)        0.124    14.152 f  game_data_path/game_regfile/i__carry_i_11/O
                         net (fo=5, routed)           1.055    15.207    game_data_path/game_regfile/D_temp_reg3_q_reg[0]_0
    SLICE_X47Y90         LUT6 (Prop_lut6_I4_O)        0.124    15.331 f  game_data_path/game_regfile/out_sig0_i_140/O
                         net (fo=1, routed)           0.588    15.918    game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_55
    SLICE_X48Y93         LUT6 (Prop_lut6_I3_O)        0.124    16.042 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0_i_44/O
                         net (fo=111, routed)         3.804    19.846    game_data_path/game_cu/enemy_A_slow_clk_edge/D_stage_q_reg[3]_2
    SLICE_X37Y84         LUT5 (Prop_lut5_I1_O)        0.124    19.970 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_46/O
                         net (fo=3, routed)           0.500    20.470    game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_46_n_0
    SLICE_X41Y84         LUT5 (Prop_lut5_I4_O)        0.124    20.594 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_10/O
                         net (fo=12, routed)          2.039    22.633    game_data_path/game_alu/out_sig0__0_10
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    26.669 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    26.671    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    28.189 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           0.767    28.955    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X54Y90         LUT2 (Prop_lut2_I0_O)        0.124    29.079 r  game_data_path/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    29.079    game_data_path/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.722 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           1.105    30.827    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2_0[3]
    SLICE_X40Y91         LUT6 (Prop_lut6_I5_O)        0.307    31.134 f  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_5/O
                         net (fo=1, routed)           0.953    32.088    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_5_n_0
    SLICE_X42Y88         LUT2 (Prop_lut2_I1_O)        0.146    32.234 f  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2/O
                         net (fo=1, routed)           0.594    32.827    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I0_O)        0.328    33.155 r  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_1/O
                         net (fo=16, routed)          1.469    34.625    game_data_path/game_regfile/D_temp_reg2_q_reg[31]_1[19]
    SLICE_X48Y91         FDRE                                         r  game_data_path/game_regfile/D_temp_reg3_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         1.440   104.844    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X48Y91         FDRE                                         r  game_data_path/game_regfile/D_temp_reg3_q_reg[19]/C
                         clock pessimism              0.258   105.102    
                         clock uncertainty           -0.035   105.067    
    SLICE_X48Y91         FDRE (Setup_fdre_C_D)       -0.067   105.000    game_data_path/game_regfile/D_temp_reg3_q_reg[19]
  -------------------------------------------------------------------
                         required time                        105.000    
                         arrival time                         -34.625    
  -------------------------------------------------------------------
                         slack                                 70.375    

Slack (MET) :             70.382ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_temp_reg1_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        29.478ns  (logic 8.426ns (28.584%)  route 21.052ns (71.416%))
  Logic Levels:           14  (CARRY4=1 DSP48E1=2 LUT2=2 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 104.844 - 100.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         1.542     5.126    reset_cond/clk_IBUF_BUFG
    SLICE_X45Y79         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDPE (Prop_fdpe_C_Q)         0.456     5.582 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=772, routed)         5.765    11.347    game_data_path/game_cu/D_game_fsm_q_reg[5]_4[0]
    SLICE_X45Y95         LUT3 (Prop_lut3_I2_O)        0.124    11.471 r  game_data_path/game_cu/out_sig0_i_190/O
                         net (fo=167, routed)         1.559    13.030    game_data_path/game_regfile/out_sig0__1_0
    SLICE_X46Y83         LUT6 (Prop_lut6_I2_O)        0.124    13.154 f  game_data_path/game_regfile/i__carry_i_16/O
                         net (fo=1, routed)           0.874    14.028    game_data_path/game_regfile/i__carry_i_16_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I5_O)        0.124    14.152 f  game_data_path/game_regfile/i__carry_i_11/O
                         net (fo=5, routed)           1.055    15.207    game_data_path/game_regfile/D_temp_reg3_q_reg[0]_0
    SLICE_X47Y90         LUT6 (Prop_lut6_I4_O)        0.124    15.331 f  game_data_path/game_regfile/out_sig0_i_140/O
                         net (fo=1, routed)           0.588    15.918    game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_55
    SLICE_X48Y93         LUT6 (Prop_lut6_I3_O)        0.124    16.042 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0_i_44/O
                         net (fo=111, routed)         3.804    19.846    game_data_path/game_cu/enemy_A_slow_clk_edge/D_stage_q_reg[3]_2
    SLICE_X37Y84         LUT5 (Prop_lut5_I1_O)        0.124    19.970 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_46/O
                         net (fo=3, routed)           0.500    20.470    game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_46_n_0
    SLICE_X41Y84         LUT5 (Prop_lut5_I4_O)        0.124    20.594 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_10/O
                         net (fo=12, routed)          2.039    22.633    game_data_path/game_alu/out_sig0__0_10
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    26.669 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    26.671    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    28.189 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           0.767    28.955    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X54Y90         LUT2 (Prop_lut2_I0_O)        0.124    29.079 r  game_data_path/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    29.079    game_data_path/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.722 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           1.105    30.827    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2_0[3]
    SLICE_X40Y91         LUT6 (Prop_lut6_I5_O)        0.307    31.134 f  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_5/O
                         net (fo=1, routed)           0.953    32.088    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_5_n_0
    SLICE_X42Y88         LUT2 (Prop_lut2_I1_O)        0.146    32.234 f  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2/O
                         net (fo=1, routed)           0.594    32.827    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I0_O)        0.328    33.155 r  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_1/O
                         net (fo=16, routed)          1.449    34.604    game_data_path/game_regfile/D_temp_reg2_q_reg[31]_1[19]
    SLICE_X49Y92         FDRE                                         r  game_data_path/game_regfile/D_temp_reg1_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         1.440   104.844    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X49Y92         FDRE                                         r  game_data_path/game_regfile/D_temp_reg1_q_reg[19]/C
                         clock pessimism              0.258   105.102    
                         clock uncertainty           -0.035   105.067    
    SLICE_X49Y92         FDRE (Setup_fdre_C_D)       -0.081   104.986    game_data_path/game_regfile/D_temp_reg1_q_reg[19]
  -------------------------------------------------------------------
                         required time                        104.986    
                         arrival time                         -34.604    
  -------------------------------------------------------------------
                         slack                                 70.382    

Slack (MET) :             70.430ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_temp_reg2_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        29.445ns  (logic 8.426ns (28.616%)  route 21.019ns (71.384%))
  Logic Levels:           14  (CARRY4=1 DSP48E1=2 LUT2=2 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 104.845 - 100.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         1.542     5.126    reset_cond/clk_IBUF_BUFG
    SLICE_X45Y79         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDPE (Prop_fdpe_C_Q)         0.456     5.582 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=772, routed)         5.765    11.347    game_data_path/game_cu/D_game_fsm_q_reg[5]_4[0]
    SLICE_X45Y95         LUT3 (Prop_lut3_I2_O)        0.124    11.471 r  game_data_path/game_cu/out_sig0_i_190/O
                         net (fo=167, routed)         1.559    13.030    game_data_path/game_regfile/out_sig0__1_0
    SLICE_X46Y83         LUT6 (Prop_lut6_I2_O)        0.124    13.154 f  game_data_path/game_regfile/i__carry_i_16/O
                         net (fo=1, routed)           0.874    14.028    game_data_path/game_regfile/i__carry_i_16_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I5_O)        0.124    14.152 f  game_data_path/game_regfile/i__carry_i_11/O
                         net (fo=5, routed)           1.055    15.207    game_data_path/game_regfile/D_temp_reg3_q_reg[0]_0
    SLICE_X47Y90         LUT6 (Prop_lut6_I4_O)        0.124    15.331 f  game_data_path/game_regfile/out_sig0_i_140/O
                         net (fo=1, routed)           0.588    15.918    game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_55
    SLICE_X48Y93         LUT6 (Prop_lut6_I3_O)        0.124    16.042 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0_i_44/O
                         net (fo=111, routed)         3.804    19.846    game_data_path/game_cu/enemy_A_slow_clk_edge/D_stage_q_reg[3]_2
    SLICE_X37Y84         LUT5 (Prop_lut5_I1_O)        0.124    19.970 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_46/O
                         net (fo=3, routed)           0.500    20.470    game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_46_n_0
    SLICE_X41Y84         LUT5 (Prop_lut5_I4_O)        0.124    20.594 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_10/O
                         net (fo=12, routed)          2.039    22.633    game_data_path/game_alu/out_sig0__0_10
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    26.669 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    26.671    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    28.189 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           0.767    28.955    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X54Y90         LUT2 (Prop_lut2_I0_O)        0.124    29.079 r  game_data_path/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    29.079    game_data_path/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.722 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           1.105    30.827    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2_0[3]
    SLICE_X40Y91         LUT6 (Prop_lut6_I5_O)        0.307    31.134 f  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_5/O
                         net (fo=1, routed)           0.953    32.088    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_5_n_0
    SLICE_X42Y88         LUT2 (Prop_lut2_I1_O)        0.146    32.234 f  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2/O
                         net (fo=1, routed)           0.594    32.827    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I0_O)        0.328    33.155 r  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_1/O
                         net (fo=16, routed)          1.415    34.571    game_data_path/game_regfile/D_temp_reg2_q_reg[31]_1[19]
    SLICE_X49Y93         FDRE                                         r  game_data_path/game_regfile/D_temp_reg2_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         1.441   104.845    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X49Y93         FDRE                                         r  game_data_path/game_regfile/D_temp_reg2_q_reg[19]/C
                         clock pessimism              0.258   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X49Y93         FDRE (Setup_fdre_C_D)       -0.067   105.001    game_data_path/game_regfile/D_temp_reg2_q_reg[19]
  -------------------------------------------------------------------
                         required time                        105.001    
                         arrival time                         -34.571    
  -------------------------------------------------------------------
                         slack                                 70.430    

Slack (MET) :             70.431ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_enemy_B_data_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        29.444ns  (logic 8.426ns (28.617%)  route 21.018ns (71.383%))
  Logic Levels:           14  (CARRY4=1 DSP48E1=2 LUT2=2 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 104.845 - 100.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         1.542     5.126    reset_cond/clk_IBUF_BUFG
    SLICE_X45Y79         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDPE (Prop_fdpe_C_Q)         0.456     5.582 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=772, routed)         5.765    11.347    game_data_path/game_cu/D_game_fsm_q_reg[5]_4[0]
    SLICE_X45Y95         LUT3 (Prop_lut3_I2_O)        0.124    11.471 r  game_data_path/game_cu/out_sig0_i_190/O
                         net (fo=167, routed)         1.559    13.030    game_data_path/game_regfile/out_sig0__1_0
    SLICE_X46Y83         LUT6 (Prop_lut6_I2_O)        0.124    13.154 f  game_data_path/game_regfile/i__carry_i_16/O
                         net (fo=1, routed)           0.874    14.028    game_data_path/game_regfile/i__carry_i_16_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I5_O)        0.124    14.152 f  game_data_path/game_regfile/i__carry_i_11/O
                         net (fo=5, routed)           1.055    15.207    game_data_path/game_regfile/D_temp_reg3_q_reg[0]_0
    SLICE_X47Y90         LUT6 (Prop_lut6_I4_O)        0.124    15.331 f  game_data_path/game_regfile/out_sig0_i_140/O
                         net (fo=1, routed)           0.588    15.918    game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_55
    SLICE_X48Y93         LUT6 (Prop_lut6_I3_O)        0.124    16.042 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0_i_44/O
                         net (fo=111, routed)         3.804    19.846    game_data_path/game_cu/enemy_A_slow_clk_edge/D_stage_q_reg[3]_2
    SLICE_X37Y84         LUT5 (Prop_lut5_I1_O)        0.124    19.970 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_46/O
                         net (fo=3, routed)           0.500    20.470    game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_46_n_0
    SLICE_X41Y84         LUT5 (Prop_lut5_I4_O)        0.124    20.594 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_10/O
                         net (fo=12, routed)          2.039    22.633    game_data_path/game_alu/out_sig0__0_10
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    26.669 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    26.671    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    28.189 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           0.767    28.955    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X54Y90         LUT2 (Prop_lut2_I0_O)        0.124    29.079 r  game_data_path/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    29.079    game_data_path/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.722 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           1.105    30.827    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2_0[3]
    SLICE_X40Y91         LUT6 (Prop_lut6_I5_O)        0.307    31.134 f  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_5/O
                         net (fo=1, routed)           0.953    32.088    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_5_n_0
    SLICE_X42Y88         LUT2 (Prop_lut2_I1_O)        0.146    32.234 f  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2/O
                         net (fo=1, routed)           0.594    32.827    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I0_O)        0.328    33.155 r  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_1/O
                         net (fo=16, routed)          1.414    34.570    game_data_path/game_regfile/D_temp_reg2_q_reg[31]_1[19]
    SLICE_X51Y91         FDRE                                         r  game_data_path/game_regfile/D_enemy_B_data_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         1.441   104.845    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  game_data_path/game_regfile/D_enemy_B_data_q_reg[19]/C
                         clock pessimism              0.258   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X51Y91         FDRE (Setup_fdre_C_D)       -0.067   105.001    game_data_path/game_regfile/D_enemy_B_data_q_reg[19]
  -------------------------------------------------------------------
                         required time                        105.001    
                         arrival time                         -34.570    
  -------------------------------------------------------------------
                         slack                                 70.431    

Slack (MET) :             70.570ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_check_enemy_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        29.304ns  (logic 8.426ns (28.754%)  route 20.878ns (71.246%))
  Logic Levels:           14  (CARRY4=1 DSP48E1=2 LUT2=2 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 104.844 - 100.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         1.542     5.126    reset_cond/clk_IBUF_BUFG
    SLICE_X45Y79         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDPE (Prop_fdpe_C_Q)         0.456     5.582 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=772, routed)         5.765    11.347    game_data_path/game_cu/D_game_fsm_q_reg[5]_4[0]
    SLICE_X45Y95         LUT3 (Prop_lut3_I2_O)        0.124    11.471 r  game_data_path/game_cu/out_sig0_i_190/O
                         net (fo=167, routed)         1.559    13.030    game_data_path/game_regfile/out_sig0__1_0
    SLICE_X46Y83         LUT6 (Prop_lut6_I2_O)        0.124    13.154 f  game_data_path/game_regfile/i__carry_i_16/O
                         net (fo=1, routed)           0.874    14.028    game_data_path/game_regfile/i__carry_i_16_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I5_O)        0.124    14.152 f  game_data_path/game_regfile/i__carry_i_11/O
                         net (fo=5, routed)           1.055    15.207    game_data_path/game_regfile/D_temp_reg3_q_reg[0]_0
    SLICE_X47Y90         LUT6 (Prop_lut6_I4_O)        0.124    15.331 f  game_data_path/game_regfile/out_sig0_i_140/O
                         net (fo=1, routed)           0.588    15.918    game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_55
    SLICE_X48Y93         LUT6 (Prop_lut6_I3_O)        0.124    16.042 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0_i_44/O
                         net (fo=111, routed)         3.804    19.846    game_data_path/game_cu/enemy_A_slow_clk_edge/D_stage_q_reg[3]_2
    SLICE_X37Y84         LUT5 (Prop_lut5_I1_O)        0.124    19.970 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_46/O
                         net (fo=3, routed)           0.500    20.470    game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_46_n_0
    SLICE_X41Y84         LUT5 (Prop_lut5_I4_O)        0.124    20.594 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_10/O
                         net (fo=12, routed)          2.039    22.633    game_data_path/game_alu/out_sig0__0_10
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    26.669 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    26.671    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    28.189 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           0.767    28.955    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X54Y90         LUT2 (Prop_lut2_I0_O)        0.124    29.079 r  game_data_path/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    29.079    game_data_path/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.722 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           1.105    30.827    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2_0[3]
    SLICE_X40Y91         LUT6 (Prop_lut6_I5_O)        0.307    31.134 f  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_5/O
                         net (fo=1, routed)           0.953    32.088    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_5_n_0
    SLICE_X42Y88         LUT2 (Prop_lut2_I1_O)        0.146    32.234 f  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2/O
                         net (fo=1, routed)           0.594    32.827    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I0_O)        0.328    33.155 r  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_1/O
                         net (fo=16, routed)          1.274    34.430    game_data_path/game_regfile/D_temp_reg2_q_reg[31]_1[19]
    SLICE_X49Y91         FDRE                                         r  game_data_path/game_regfile/D_check_enemy_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         1.440   104.844    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X49Y91         FDRE                                         r  game_data_path/game_regfile/D_check_enemy_q_reg[19]/C
                         clock pessimism              0.258   105.102    
                         clock uncertainty           -0.035   105.067    
    SLICE_X49Y91         FDRE (Setup_fdre_C_D)       -0.067   105.000    game_data_path/game_regfile/D_check_enemy_q_reg[19]
  -------------------------------------------------------------------
                         required time                        105.000    
                         arrival time                         -34.430    
  -------------------------------------------------------------------
                         slack                                 70.570    

Slack (MET) :             70.700ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_enemy_C_data_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        29.192ns  (logic 8.426ns (28.864%)  route 20.766ns (71.136%))
  Logic Levels:           14  (CARRY4=1 DSP48E1=2 LUT2=2 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 104.842 - 100.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         1.542     5.126    reset_cond/clk_IBUF_BUFG
    SLICE_X45Y79         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDPE (Prop_fdpe_C_Q)         0.456     5.582 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=772, routed)         5.765    11.347    game_data_path/game_cu/D_game_fsm_q_reg[5]_4[0]
    SLICE_X45Y95         LUT3 (Prop_lut3_I2_O)        0.124    11.471 r  game_data_path/game_cu/out_sig0_i_190/O
                         net (fo=167, routed)         1.559    13.030    game_data_path/game_regfile/out_sig0__1_0
    SLICE_X46Y83         LUT6 (Prop_lut6_I2_O)        0.124    13.154 f  game_data_path/game_regfile/i__carry_i_16/O
                         net (fo=1, routed)           0.874    14.028    game_data_path/game_regfile/i__carry_i_16_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I5_O)        0.124    14.152 f  game_data_path/game_regfile/i__carry_i_11/O
                         net (fo=5, routed)           1.055    15.207    game_data_path/game_regfile/D_temp_reg3_q_reg[0]_0
    SLICE_X47Y90         LUT6 (Prop_lut6_I4_O)        0.124    15.331 f  game_data_path/game_regfile/out_sig0_i_140/O
                         net (fo=1, routed)           0.588    15.918    game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_55
    SLICE_X48Y93         LUT6 (Prop_lut6_I3_O)        0.124    16.042 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0_i_44/O
                         net (fo=111, routed)         3.804    19.846    game_data_path/game_cu/enemy_A_slow_clk_edge/D_stage_q_reg[3]_2
    SLICE_X37Y84         LUT5 (Prop_lut5_I1_O)        0.124    19.970 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_46/O
                         net (fo=3, routed)           0.500    20.470    game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_46_n_0
    SLICE_X41Y84         LUT5 (Prop_lut5_I4_O)        0.124    20.594 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_10/O
                         net (fo=12, routed)          2.039    22.633    game_data_path/game_alu/out_sig0__0_10
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    26.669 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    26.671    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    28.189 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           0.767    28.955    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X54Y90         LUT2 (Prop_lut2_I0_O)        0.124    29.079 r  game_data_path/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    29.079    game_data_path/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.722 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           1.105    30.827    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2_0[3]
    SLICE_X40Y91         LUT6 (Prop_lut6_I5_O)        0.307    31.134 f  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_5/O
                         net (fo=1, routed)           0.953    32.088    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_5_n_0
    SLICE_X42Y88         LUT2 (Prop_lut2_I1_O)        0.146    32.234 f  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2/O
                         net (fo=1, routed)           0.594    32.827    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I0_O)        0.328    33.155 r  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_1/O
                         net (fo=16, routed)          1.163    34.318    game_data_path/game_regfile/D_temp_reg2_q_reg[31]_1[19]
    SLICE_X49Y88         FDRE                                         r  game_data_path/game_regfile/D_enemy_C_data_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         1.438   104.842    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X49Y88         FDRE                                         r  game_data_path/game_regfile/D_enemy_C_data_q_reg[19]/C
                         clock pessimism              0.258   105.100    
                         clock uncertainty           -0.035   105.065    
    SLICE_X49Y88         FDRE (Setup_fdre_C_D)       -0.047   105.018    game_data_path/game_regfile/D_enemy_C_data_q_reg[19]
  -------------------------------------------------------------------
                         required time                        105.018    
                         arrival time                         -34.318    
  -------------------------------------------------------------------
                         slack                                 70.700    

Slack (MET) :             70.856ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_bullet_color_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        29.066ns  (logic 8.426ns (28.989%)  route 20.640ns (71.011%))
  Logic Levels:           14  (CARRY4=1 DSP48E1=2 LUT2=2 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 104.842 - 100.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         1.542     5.126    reset_cond/clk_IBUF_BUFG
    SLICE_X45Y79         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDPE (Prop_fdpe_C_Q)         0.456     5.582 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=772, routed)         5.765    11.347    game_data_path/game_cu/D_game_fsm_q_reg[5]_4[0]
    SLICE_X45Y95         LUT3 (Prop_lut3_I2_O)        0.124    11.471 r  game_data_path/game_cu/out_sig0_i_190/O
                         net (fo=167, routed)         1.559    13.030    game_data_path/game_regfile/out_sig0__1_0
    SLICE_X46Y83         LUT6 (Prop_lut6_I2_O)        0.124    13.154 f  game_data_path/game_regfile/i__carry_i_16/O
                         net (fo=1, routed)           0.874    14.028    game_data_path/game_regfile/i__carry_i_16_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I5_O)        0.124    14.152 f  game_data_path/game_regfile/i__carry_i_11/O
                         net (fo=5, routed)           1.055    15.207    game_data_path/game_regfile/D_temp_reg3_q_reg[0]_0
    SLICE_X47Y90         LUT6 (Prop_lut6_I4_O)        0.124    15.331 f  game_data_path/game_regfile/out_sig0_i_140/O
                         net (fo=1, routed)           0.588    15.918    game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_55
    SLICE_X48Y93         LUT6 (Prop_lut6_I3_O)        0.124    16.042 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0_i_44/O
                         net (fo=111, routed)         3.804    19.846    game_data_path/game_cu/enemy_A_slow_clk_edge/D_stage_q_reg[3]_2
    SLICE_X37Y84         LUT5 (Prop_lut5_I1_O)        0.124    19.970 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_46/O
                         net (fo=3, routed)           0.500    20.470    game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_46_n_0
    SLICE_X41Y84         LUT5 (Prop_lut5_I4_O)        0.124    20.594 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_10/O
                         net (fo=12, routed)          2.039    22.633    game_data_path/game_alu/out_sig0__0_10
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    26.669 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    26.671    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    28.189 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           0.767    28.955    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X54Y90         LUT2 (Prop_lut2_I0_O)        0.124    29.079 r  game_data_path/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    29.079    game_data_path/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.722 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           1.105    30.827    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2_0[3]
    SLICE_X40Y91         LUT6 (Prop_lut6_I5_O)        0.307    31.134 f  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_5/O
                         net (fo=1, routed)           0.953    32.088    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_5_n_0
    SLICE_X42Y88         LUT2 (Prop_lut2_I1_O)        0.146    32.234 f  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2/O
                         net (fo=1, routed)           0.594    32.827    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I0_O)        0.328    33.155 r  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_1/O
                         net (fo=16, routed)          1.037    34.192    game_data_path/game_regfile/D_temp_reg2_q_reg[31]_1[19]
    SLICE_X46Y93         FDRE                                         r  game_data_path/game_regfile/D_bullet_color_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         1.438   104.842    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  game_data_path/game_regfile/D_bullet_color_q_reg[19]/C
                         clock pessimism              0.272   105.114    
                         clock uncertainty           -0.035   105.079    
    SLICE_X46Y93         FDRE (Setup_fdre_C_D)       -0.031   105.048    game_data_path/game_regfile/D_bullet_color_q_reg[19]
  -------------------------------------------------------------------
                         required time                        105.048    
                         arrival time                         -34.192    
  -------------------------------------------------------------------
                         slack                                 70.856    

Slack (MET) :             70.863ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_enemy_stage_pointer_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        29.023ns  (logic 8.426ns (29.032%)  route 20.597ns (70.968%))
  Logic Levels:           14  (CARRY4=1 DSP48E1=2 LUT2=2 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 104.842 - 100.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         1.542     5.126    reset_cond/clk_IBUF_BUFG
    SLICE_X45Y79         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDPE (Prop_fdpe_C_Q)         0.456     5.582 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=772, routed)         5.765    11.347    game_data_path/game_cu/D_game_fsm_q_reg[5]_4[0]
    SLICE_X45Y95         LUT3 (Prop_lut3_I2_O)        0.124    11.471 r  game_data_path/game_cu/out_sig0_i_190/O
                         net (fo=167, routed)         1.559    13.030    game_data_path/game_regfile/out_sig0__1_0
    SLICE_X46Y83         LUT6 (Prop_lut6_I2_O)        0.124    13.154 f  game_data_path/game_regfile/i__carry_i_16/O
                         net (fo=1, routed)           0.874    14.028    game_data_path/game_regfile/i__carry_i_16_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I5_O)        0.124    14.152 f  game_data_path/game_regfile/i__carry_i_11/O
                         net (fo=5, routed)           1.055    15.207    game_data_path/game_regfile/D_temp_reg3_q_reg[0]_0
    SLICE_X47Y90         LUT6 (Prop_lut6_I4_O)        0.124    15.331 f  game_data_path/game_regfile/out_sig0_i_140/O
                         net (fo=1, routed)           0.588    15.918    game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_55
    SLICE_X48Y93         LUT6 (Prop_lut6_I3_O)        0.124    16.042 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0_i_44/O
                         net (fo=111, routed)         3.804    19.846    game_data_path/game_cu/enemy_A_slow_clk_edge/D_stage_q_reg[3]_2
    SLICE_X37Y84         LUT5 (Prop_lut5_I1_O)        0.124    19.970 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_46/O
                         net (fo=3, routed)           0.500    20.470    game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_46_n_0
    SLICE_X41Y84         LUT5 (Prop_lut5_I4_O)        0.124    20.594 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_10/O
                         net (fo=12, routed)          2.039    22.633    game_data_path/game_alu/out_sig0__0_10
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    26.669 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    26.671    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    28.189 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           0.767    28.955    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X54Y90         LUT2 (Prop_lut2_I0_O)        0.124    29.079 r  game_data_path/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    29.079    game_data_path/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.722 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           1.105    30.827    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2_0[3]
    SLICE_X40Y91         LUT6 (Prop_lut6_I5_O)        0.307    31.134 f  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_5/O
                         net (fo=1, routed)           0.953    32.088    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_5_n_0
    SLICE_X42Y88         LUT2 (Prop_lut2_I1_O)        0.146    32.234 f  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2/O
                         net (fo=1, routed)           0.594    32.827    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I0_O)        0.328    33.155 r  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_1/O
                         net (fo=16, routed)          0.993    34.149    game_data_path/game_regfile/D_temp_reg2_q_reg[31]_1[19]
    SLICE_X45Y94         FDRE                                         r  game_data_path/game_regfile/D_enemy_stage_pointer_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         1.438   104.842    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X45Y94         FDRE                                         r  game_data_path/game_regfile/D_enemy_stage_pointer_q_reg[19]/C
                         clock pessimism              0.272   105.114    
                         clock uncertainty           -0.035   105.079    
    SLICE_X45Y94         FDRE (Setup_fdre_C_D)       -0.067   105.012    game_data_path/game_regfile/D_enemy_stage_pointer_q_reg[19]
  -------------------------------------------------------------------
                         required time                        105.012    
                         arrival time                         -34.149    
  -------------------------------------------------------------------
                         slack                                 70.863    

Slack (MET) :             70.868ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_enemy_A_active_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        29.017ns  (logic 8.426ns (29.039%)  route 20.591ns (70.961%))
  Logic Levels:           14  (CARRY4=1 DSP48E1=2 LUT2=2 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         1.542     5.126    reset_cond/clk_IBUF_BUFG
    SLICE_X45Y79         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDPE (Prop_fdpe_C_Q)         0.456     5.582 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=772, routed)         5.765    11.347    game_data_path/game_cu/D_game_fsm_q_reg[5]_4[0]
    SLICE_X45Y95         LUT3 (Prop_lut3_I2_O)        0.124    11.471 r  game_data_path/game_cu/out_sig0_i_190/O
                         net (fo=167, routed)         1.559    13.030    game_data_path/game_regfile/out_sig0__1_0
    SLICE_X46Y83         LUT6 (Prop_lut6_I2_O)        0.124    13.154 f  game_data_path/game_regfile/i__carry_i_16/O
                         net (fo=1, routed)           0.874    14.028    game_data_path/game_regfile/i__carry_i_16_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I5_O)        0.124    14.152 f  game_data_path/game_regfile/i__carry_i_11/O
                         net (fo=5, routed)           1.055    15.207    game_data_path/game_regfile/D_temp_reg3_q_reg[0]_0
    SLICE_X47Y90         LUT6 (Prop_lut6_I4_O)        0.124    15.331 f  game_data_path/game_regfile/out_sig0_i_140/O
                         net (fo=1, routed)           0.588    15.918    game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_55
    SLICE_X48Y93         LUT6 (Prop_lut6_I3_O)        0.124    16.042 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0_i_44/O
                         net (fo=111, routed)         3.804    19.846    game_data_path/game_cu/enemy_A_slow_clk_edge/D_stage_q_reg[3]_2
    SLICE_X37Y84         LUT5 (Prop_lut5_I1_O)        0.124    19.970 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_46/O
                         net (fo=3, routed)           0.500    20.470    game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_46_n_0
    SLICE_X41Y84         LUT5 (Prop_lut5_I4_O)        0.124    20.594 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_10/O
                         net (fo=12, routed)          2.039    22.633    game_data_path/game_alu/out_sig0__0_10
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    26.669 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    26.671    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    28.189 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           0.767    28.955    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X54Y90         LUT2 (Prop_lut2_I0_O)        0.124    29.079 r  game_data_path/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    29.079    game_data_path/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.722 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           1.105    30.827    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2_0[3]
    SLICE_X40Y91         LUT6 (Prop_lut6_I5_O)        0.307    31.134 f  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_5/O
                         net (fo=1, routed)           0.953    32.088    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_5_n_0
    SLICE_X42Y88         LUT2 (Prop_lut2_I1_O)        0.146    32.234 f  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2/O
                         net (fo=1, routed)           0.594    32.827    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I0_O)        0.328    33.155 r  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_1/O
                         net (fo=16, routed)          0.987    34.143    game_data_path/game_regfile/D_temp_reg2_q_reg[31]_1[19]
    SLICE_X47Y92         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_active_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         1.437   104.841    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X47Y92         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_active_q_reg[19]/C
                         clock pessimism              0.272   105.113    
                         clock uncertainty           -0.035   105.078    
    SLICE_X47Y92         FDRE (Setup_fdre_C_D)       -0.067   105.011    game_data_path/game_regfile/D_enemy_A_active_q_reg[19]
  -------------------------------------------------------------------
                         required time                        105.011    
                         arrival time                         -34.143    
  -------------------------------------------------------------------
                         slack                                 70.868    

Slack (MET) :             71.013ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_bullet_active_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.858ns  (logic 8.426ns (29.198%)  route 20.432ns (70.802%))
  Logic Levels:           14  (CARRY4=1 DSP48E1=2 LUT2=2 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 104.842 - 100.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         1.542     5.126    reset_cond/clk_IBUF_BUFG
    SLICE_X45Y79         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDPE (Prop_fdpe_C_Q)         0.456     5.582 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=772, routed)         5.765    11.347    game_data_path/game_cu/D_game_fsm_q_reg[5]_4[0]
    SLICE_X45Y95         LUT3 (Prop_lut3_I2_O)        0.124    11.471 r  game_data_path/game_cu/out_sig0_i_190/O
                         net (fo=167, routed)         1.559    13.030    game_data_path/game_regfile/out_sig0__1_0
    SLICE_X46Y83         LUT6 (Prop_lut6_I2_O)        0.124    13.154 f  game_data_path/game_regfile/i__carry_i_16/O
                         net (fo=1, routed)           0.874    14.028    game_data_path/game_regfile/i__carry_i_16_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I5_O)        0.124    14.152 f  game_data_path/game_regfile/i__carry_i_11/O
                         net (fo=5, routed)           1.055    15.207    game_data_path/game_regfile/D_temp_reg3_q_reg[0]_0
    SLICE_X47Y90         LUT6 (Prop_lut6_I4_O)        0.124    15.331 f  game_data_path/game_regfile/out_sig0_i_140/O
                         net (fo=1, routed)           0.588    15.918    game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_55
    SLICE_X48Y93         LUT6 (Prop_lut6_I3_O)        0.124    16.042 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0_i_44/O
                         net (fo=111, routed)         3.804    19.846    game_data_path/game_cu/enemy_A_slow_clk_edge/D_stage_q_reg[3]_2
    SLICE_X37Y84         LUT5 (Prop_lut5_I1_O)        0.124    19.970 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_46/O
                         net (fo=3, routed)           0.500    20.470    game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_46_n_0
    SLICE_X41Y84         LUT5 (Prop_lut5_I4_O)        0.124    20.594 r  game_data_path/game_cu/enemy_A_slow_clk_edge/out_sig0__0_i_10/O
                         net (fo=12, routed)          2.039    22.633    game_data_path/game_alu/out_sig0__0_10
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    26.669 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    26.671    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    28.189 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           0.767    28.955    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X54Y90         LUT2 (Prop_lut2_I0_O)        0.124    29.079 r  game_data_path/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    29.079    game_data_path/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.722 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           1.105    30.827    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2_0[3]
    SLICE_X40Y91         LUT6 (Prop_lut6_I5_O)        0.307    31.134 f  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_5/O
                         net (fo=1, routed)           0.953    32.088    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_5_n_0
    SLICE_X42Y88         LUT2 (Prop_lut2_I1_O)        0.146    32.234 f  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2/O
                         net (fo=1, routed)           0.594    32.827    game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_2_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I0_O)        0.328    33.155 r  game_data_path/game_cu/enemy_A_slow_clk_edge/D_score_q[19]_i_1/O
                         net (fo=16, routed)          0.829    33.984    game_data_path/game_regfile/D_temp_reg2_q_reg[31]_1[19]
    SLICE_X44Y94         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         1.438   104.842    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X44Y94         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[19]/C
                         clock pessimism              0.272   105.114    
                         clock uncertainty           -0.035   105.079    
    SLICE_X44Y94         FDRE (Setup_fdre_C_D)       -0.081   104.998    game_data_path/game_regfile/D_bullet_active_q_reg[19]
  -------------------------------------------------------------------
                         required time                        104.998    
                         arrival time                         -33.984    
  -------------------------------------------------------------------
                         slack                                 71.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 btn_cond_redshoot/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            btn_cond_redshoot/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.392ns (77.358%)  route 0.115ns (22.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         0.565     1.509    btn_cond_redshoot/clk_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  btn_cond_redshoot/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  btn_cond_redshoot/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.114     1.764    btn_cond_redshoot/D_ctr_q_reg[4]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.961 r  btn_cond_redshoot/D_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.962    btn_cond_redshoot/D_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.016 r  btn_cond_redshoot/D_ctr_q_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.016    btn_cond_redshoot/D_ctr_q_reg[8]_i_1__1_n_7
    SLICE_X53Y100        FDRE                                         r  btn_cond_redshoot/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         0.920     2.110    btn_cond_redshoot/clk_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  btn_cond_redshoot/D_ctr_q_reg[8]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     1.964    btn_cond_redshoot/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 btn_cond_greenshoot/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            btn_cond_greenshoot/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.863%)  route 0.118ns (23.137%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         0.567     1.511    btn_cond_greenshoot/clk_IBUF_BUFG
    SLICE_X57Y99         FDRE                                         r  btn_cond_greenshoot/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  btn_cond_greenshoot/D_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.117     1.769    btn_cond_greenshoot/D_ctr_q_reg[8]
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.966 r  btn_cond_greenshoot/D_ctr_q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.967    btn_cond_greenshoot/D_ctr_q_reg[8]_i_1__2_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.021 r  btn_cond_greenshoot/D_ctr_q_reg[12]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     2.021    btn_cond_greenshoot/D_ctr_q_reg[12]_i_1__2_n_7
    SLICE_X57Y100        FDRE                                         r  btn_cond_greenshoot/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         0.920     2.110    btn_cond_greenshoot/clk_IBUF_BUFG
    SLICE_X57Y100        FDRE                                         r  btn_cond_greenshoot/D_ctr_q_reg[12]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105     1.964    btn_cond_greenshoot/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 btn_cond_redshoot/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            btn_cond_redshoot/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.403ns (77.839%)  route 0.115ns (22.161%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         0.565     1.509    btn_cond_redshoot/clk_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  btn_cond_redshoot/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  btn_cond_redshoot/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.114     1.764    btn_cond_redshoot/D_ctr_q_reg[4]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.961 r  btn_cond_redshoot/D_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.962    btn_cond_redshoot/D_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.027 r  btn_cond_redshoot/D_ctr_q_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.027    btn_cond_redshoot/D_ctr_q_reg[8]_i_1__1_n_5
    SLICE_X53Y100        FDRE                                         r  btn_cond_redshoot/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         0.920     2.110    btn_cond_redshoot/clk_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  btn_cond_redshoot/D_ctr_q_reg[10]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     1.964    btn_cond_redshoot/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 btn_cond_redshoot/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            btn_cond_redshoot/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.428ns (78.860%)  route 0.115ns (21.140%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         0.565     1.509    btn_cond_redshoot/clk_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  btn_cond_redshoot/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  btn_cond_redshoot/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.114     1.764    btn_cond_redshoot/D_ctr_q_reg[4]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.961 r  btn_cond_redshoot/D_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.962    btn_cond_redshoot/D_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.052 r  btn_cond_redshoot/D_ctr_q_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.052    btn_cond_redshoot/D_ctr_q_reg[8]_i_1__1_n_4
    SLICE_X53Y100        FDRE                                         r  btn_cond_redshoot/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         0.920     2.110    btn_cond_redshoot/clk_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  btn_cond_redshoot/D_ctr_q_reg[11]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     1.964    btn_cond_redshoot/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 btn_cond_redshoot/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            btn_cond_redshoot/D_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.428ns (78.860%)  route 0.115ns (21.140%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         0.565     1.509    btn_cond_redshoot/clk_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  btn_cond_redshoot/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  btn_cond_redshoot/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.114     1.764    btn_cond_redshoot/D_ctr_q_reg[4]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.961 r  btn_cond_redshoot/D_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.962    btn_cond_redshoot/D_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.052 r  btn_cond_redshoot/D_ctr_q_reg[8]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.052    btn_cond_redshoot/D_ctr_q_reg[8]_i_1__1_n_6
    SLICE_X53Y100        FDRE                                         r  btn_cond_redshoot/D_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         0.920     2.110    btn_cond_redshoot/clk_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  btn_cond_redshoot/D_ctr_q_reg[9]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     1.964    btn_cond_redshoot/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 btn_cond_redshoot/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            btn_cond_redshoot/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.431ns (78.976%)  route 0.115ns (21.024%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         0.565     1.509    btn_cond_redshoot/clk_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  btn_cond_redshoot/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  btn_cond_redshoot/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.114     1.764    btn_cond_redshoot/D_ctr_q_reg[4]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.961 r  btn_cond_redshoot/D_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.962    btn_cond_redshoot/D_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.001 r  btn_cond_redshoot/D_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    btn_cond_redshoot/D_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.055 r  btn_cond_redshoot/D_ctr_q_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.055    btn_cond_redshoot/D_ctr_q_reg[12]_i_1__1_n_7
    SLICE_X53Y101        FDRE                                         r  btn_cond_redshoot/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         0.920     2.110    btn_cond_redshoot/clk_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  btn_cond_redshoot/D_ctr_q_reg[12]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.105     1.964    btn_cond_redshoot/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 btn_cond_greenshoot/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            btn_cond_greenshoot/D_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         0.567     1.511    btn_cond_greenshoot/clk_IBUF_BUFG
    SLICE_X57Y99         FDRE                                         r  btn_cond_greenshoot/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  btn_cond_greenshoot/D_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.117     1.769    btn_cond_greenshoot/D_ctr_q_reg[8]
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.966 r  btn_cond_greenshoot/D_ctr_q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.967    btn_cond_greenshoot/D_ctr_q_reg[8]_i_1__2_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.057 r  btn_cond_greenshoot/D_ctr_q_reg[12]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     2.057    btn_cond_greenshoot/D_ctr_q_reg[12]_i_1__2_n_6
    SLICE_X57Y100        FDRE                                         r  btn_cond_greenshoot/D_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         0.920     2.110    btn_cond_greenshoot/clk_IBUF_BUFG
    SLICE_X57Y100        FDRE                                         r  btn_cond_greenshoot/D_ctr_q_reg[13]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105     1.964    btn_cond_greenshoot/D_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 btn_cond_left/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            btn_cond_left/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.392ns (69.876%)  route 0.169ns (30.124%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         0.565     1.509    btn_cond_left/clk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  btn_cond_left/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.650 f  btn_cond_left/D_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.168     1.818    btn_cond_left/D_ctr_q_reg[0]
    SLICE_X51Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.863 r  btn_cond_left/D_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.000     1.863    btn_cond_left/D_ctr_q[0]_i_4_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.015 r  btn_cond_left/D_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.016    btn_cond_left/D_ctr_q_reg[0]_i_3_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.070 r  btn_cond_left/D_ctr_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.070    btn_cond_left/D_ctr_q_reg[4]_i_1_n_7
    SLICE_X51Y100        FDRE                                         r  btn_cond_left/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         0.920     2.110    btn_cond_left/clk_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  btn_cond_left/D_ctr_q_reg[4]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.964    btn_cond_left/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 btn_cond_left/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            btn_cond_left/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.403ns (70.455%)  route 0.169ns (29.545%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         0.565     1.509    btn_cond_left/clk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  btn_cond_left/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.650 f  btn_cond_left/D_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.168     1.818    btn_cond_left/D_ctr_q_reg[0]
    SLICE_X51Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.863 r  btn_cond_left/D_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.000     1.863    btn_cond_left/D_ctr_q[0]_i_4_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.015 r  btn_cond_left/D_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.016    btn_cond_left/D_ctr_q_reg[0]_i_3_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.081 r  btn_cond_left/D_ctr_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.081    btn_cond_left/D_ctr_q_reg[4]_i_1_n_5
    SLICE_X51Y100        FDRE                                         r  btn_cond_left/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         0.920     2.110    btn_cond_left/clk_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  btn_cond_left/D_ctr_q_reg[6]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.964    btn_cond_left/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 btn_cond_redshoot/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            btn_cond_redshoot/D_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.467ns (80.277%)  route 0.115ns (19.723%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         0.565     1.509    btn_cond_redshoot/clk_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  btn_cond_redshoot/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  btn_cond_redshoot/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.114     1.764    btn_cond_redshoot/D_ctr_q_reg[4]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.961 r  btn_cond_redshoot/D_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.962    btn_cond_redshoot/D_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.001 r  btn_cond_redshoot/D_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    btn_cond_redshoot/D_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.091 r  btn_cond_redshoot/D_ctr_q_reg[12]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.091    btn_cond_redshoot/D_ctr_q_reg[12]_i_1__1_n_6
    SLICE_X53Y101        FDRE                                         r  btn_cond_redshoot/D_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         0.920     2.110    btn_cond_redshoot/clk_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  btn_cond_redshoot/D_ctr_q_reg[13]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.105     1.964    btn_cond_redshoot/D_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X57Y97   btn_cond_greenshoot/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X57Y99   btn_cond_greenshoot/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X57Y99   btn_cond_greenshoot/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X57Y100  btn_cond_greenshoot/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X57Y100  btn_cond_greenshoot/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X57Y97   btn_cond_greenshoot/D_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X57Y97   btn_cond_greenshoot/D_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X57Y97   btn_cond_greenshoot/D_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X57Y98   btn_cond_greenshoot/D_ctr_q_reg[4]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y81   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y81   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y81   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y81   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y81   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y81   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y81   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y81   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y80   game_data_path/ram_mode/ram/ram/mem_reg_128_191_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y80   game_data_path/ram_mode/ram/ram/mem_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y81   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y81   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y81   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y81   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y81   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y81   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y81   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y81   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y80   game_data_path/ram_mode/ram/ram/mem_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y80   game_data_path/ram_mode/ram/ram/mem_reg_128_191_0_2/RAMA/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.901ns  (logic 4.838ns (40.656%)  route 7.062ns (59.344%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         1.544     5.128    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X48Y78         FDRE                                         r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.456     5.584 r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[0]/Q
                         net (fo=11, routed)          1.360     6.944    game_data_path/ram_mode/driver/D_pixel_address_ctr_q[0]
    SLICE_X50Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.068 f  game_data_path/ram_mode/driver/data_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.452     7.520    game_data_path/ram_mode/driver/data_OBUF_inst_i_16_n_0
    SLICE_X50Y79         LUT3 (Prop_lut3_I2_O)        0.150     7.670 r  game_data_path/ram_mode/driver/data_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.452     8.123    game_data_path/ram_mode/driver/data_OBUF_inst_i_11_n_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I3_O)        0.328     8.451 f  game_data_path/ram_mode/driver/data_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.807     9.257    game_data_path/ram_mode/ram/ram/data_OBUF_inst_i_1
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.124     9.381 r  game_data_path/ram_mode/ram/ram/data_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.645    10.027    game_data_path/ram_mode/driver/data
    SLICE_X49Y78         LUT4 (Prop_lut4_I3_O)        0.124    10.151 r  game_data_path/ram_mode/driver/data_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.346    13.496    data_OBUF
    M1                   OBUF (Prop_obuf_I_O)         3.532    17.029 r  data_OBUF_inst/O
                         net (fo=0)                   0.000    17.029    data
    M1                                                                r  data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.795ns  (logic 3.971ns (50.944%)  route 3.824ns (49.056%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         1.543     5.127    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X40Y81         FDRE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.456     5.583 r  game_data_path/game_regfile/D_player_x_pos_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.824     9.407    lopt_19
    L13                  OBUF (Prop_obuf_I_O)         3.515    12.922 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.922    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.790ns  (logic 3.994ns (51.267%)  route 3.796ns (48.733%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         1.543     5.127    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X40Y81         FDSE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDSE (Prop_fdse_C_Q)         0.456     5.583 r  game_data_path/game_regfile/D_player_x_pos_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.796     9.379    lopt_18
    L14                  OBUF (Prop_obuf_I_O)         3.538    12.917 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.917    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.772ns  (logic 3.969ns (51.066%)  route 3.803ns (48.934%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         1.543     5.127    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X40Y81         FDSE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDSE (Prop_fdse_C_Q)         0.456     5.583 r  game_data_path/game_regfile/D_player_x_pos_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.803     9.386    lopt_16
    K13                  OBUF (Prop_obuf_I_O)         3.513    12.899 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.899    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.343ns  (logic 3.961ns (53.948%)  route 3.382ns (46.052%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         1.543     5.127    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X40Y81         FDSE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDSE (Prop_fdse_C_Q)         0.456     5.583 r  game_data_path/game_regfile/D_player_x_pos_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.382     8.965    lopt_17
    K12                  OBUF (Prop_obuf_I_O)         3.505    12.470 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.470    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_temp_reg3_q_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.246ns  (logic 3.957ns (54.606%)  route 3.289ns (45.394%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         1.542     5.126    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X43Y80         FDRE                                         r  game_data_path/game_regfile/D_temp_reg3_q_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  game_data_path/game_regfile/D_temp_reg3_q_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           3.289     8.871    lopt_11
    K5                   OBUF (Prop_obuf_I_O)         3.501    12.372 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000    12.372    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_temp_reg3_q_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.884ns  (logic 3.959ns (57.504%)  route 2.926ns (42.496%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         1.551     5.135    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X41Y88         FDRE                                         r  game_data_path/game_regfile/D_temp_reg3_q_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  game_data_path/game_regfile/D_temp_reg3_q_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           2.926     8.517    lopt_10
    E6                   OBUF (Prop_obuf_I_O)         3.503    12.019 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000    12.019    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_timer_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.825ns  (logic 4.040ns (59.201%)  route 2.784ns (40.799%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         1.550     5.134    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X56Y82         FDSE                                         r  game_data_path/game_regfile/D_timer_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y82         FDSE (Prop_fdse_C_Q)         0.518     5.652 r  game_data_path/game_regfile/D_timer_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.784     8.436    lopt_15
    H1                   OBUF (Prop_obuf_I_O)         3.522    11.959 r  io_led[2][3]_INST_0/O
                         net (fo=0)                   0.000    11.959    io_led[2][3]
    H1                                                                r  io_led[2][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_timer_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.650ns  (logic 4.039ns (60.740%)  route 2.611ns (39.260%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         1.550     5.134    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X56Y82         FDSE                                         r  game_data_path/game_regfile/D_timer_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y82         FDSE (Prop_fdse_C_Q)         0.518     5.652 r  game_data_path/game_regfile/D_timer_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.611     8.263    lopt_14
    H2                   OBUF (Prop_obuf_I_O)         3.521    11.784 r  io_led[2][2]_INST_0/O
                         net (fo=0)                   0.000    11.784    io_led[2][2]
    H2                                                                r  io_led[2][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_temp_reg3_q_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.611ns  (logic 4.062ns (61.445%)  route 2.549ns (38.555%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         1.544     5.128    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X38Y82         FDRE                                         r  game_data_path/game_regfile/D_temp_reg3_q_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518     5.646 r  game_data_path/game_regfile/D_temp_reg3_q_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.549     8.195    lopt_8
    E2                   OBUF (Prop_obuf_I_O)         3.544    11.739 r  io_led[1][4]_INST_0/O
                         net (fo=0)                   0.000    11.739    io_led[1][4]
    E2                                                                r  io_led[1][4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_data_path/game_regfile/D_temp_reg3_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.911ns  (logic 1.423ns (74.465%)  route 0.488ns (25.535%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         0.561     1.505    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X56Y83         FDRE                                         r  game_data_path/game_regfile/D_temp_reg3_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  game_data_path/game_regfile/D_temp_reg3_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.488     2.157    lopt_7
    A2                   OBUF (Prop_obuf_I_O)         1.259     3.416 r  io_led[1][3]_INST_0/O
                         net (fo=0)                   0.000     3.416    io_led[1][3]
    A2                                                                r  io_led[1][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_temp_reg3_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.939ns  (logic 1.414ns (72.964%)  route 0.524ns (27.036%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         0.561     1.505    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X56Y83         FDRE                                         r  game_data_path/game_regfile/D_temp_reg3_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  game_data_path/game_regfile/D_temp_reg3_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.524     2.193    lopt_6
    B2                   OBUF (Prop_obuf_I_O)         1.250     3.443 r  io_led[1][2]_INST_0/O
                         net (fo=0)                   0.000     3.443    io_led[1][2]
    B2                                                                r  io_led[1][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_bullet_x_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.971ns  (logic 1.415ns (71.809%)  route 0.556ns (28.191%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         0.563     1.507    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X56Y87         FDRE                                         r  game_data_path/game_regfile/D_bullet_x_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y87         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  game_data_path/game_regfile/D_bullet_x_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.556     2.226    lopt_2
    A5                   OBUF (Prop_obuf_I_O)         1.251     3.478 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000     3.478    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_bullet_x_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.975ns  (logic 1.414ns (71.605%)  route 0.561ns (28.395%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         0.563     1.507    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X56Y87         FDRE                                         r  game_data_path/game_regfile/D_bullet_x_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y87         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  game_data_path/game_regfile/D_bullet_x_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.561     2.232    lopt_3
    A4                   OBUF (Prop_obuf_I_O)         1.250     3.482 r  io_led[0][3]_INST_0/O
                         net (fo=0)                   0.000     3.482    io_led[0][3]
    A4                                                                r  io_led[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_bullet_x_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.993ns  (logic 1.410ns (70.772%)  route 0.583ns (29.228%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         0.563     1.507    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X56Y87         FDRE                                         r  game_data_path/game_regfile/D_bullet_x_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y87         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  game_data_path/game_regfile/D_bullet_x_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.583     2.253    lopt_1
    B5                   OBUF (Prop_obuf_I_O)         1.246     3.500 r  io_led[0][1]_INST_0/O
                         net (fo=0)                   0.000     3.500    io_led[0][1]
    B5                                                                r  io_led[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_bullet_x_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.015ns  (logic 1.410ns (69.987%)  route 0.605ns (30.013%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         0.564     1.508    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X56Y88         FDRE                                         r  game_data_path/game_regfile/D_bullet_x_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  game_data_path/game_regfile/D_bullet_x_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.605     2.277    lopt
    B6                   OBUF (Prop_obuf_I_O)         1.246     3.523 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000     3.523    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_temp_reg3_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.024ns  (logic 1.414ns (69.866%)  route 0.610ns (30.134%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         0.558     1.502    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X56Y80         FDRE                                         r  game_data_path/game_regfile/D_temp_reg3_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  game_data_path/game_regfile/D_temp_reg3_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.610     2.276    lopt_5
    E1                   OBUF (Prop_obuf_I_O)         1.250     3.525 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000     3.525    io_led[1][1]
    E1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_temp_reg3_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.025ns  (logic 1.412ns (69.747%)  route 0.613ns (30.253%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         0.558     1.502    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X56Y80         FDRE                                         r  game_data_path/game_regfile/D_temp_reg3_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  game_data_path/game_regfile/D_temp_reg3_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.613     2.278    lopt_4
    F2                   OBUF (Prop_obuf_I_O)         1.248     3.527 r  io_led[1][0]_INST_0/O
                         net (fo=0)                   0.000     3.527    io_led[1][0]
    F2                                                                r  io_led[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_timer_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.086ns  (logic 1.391ns (66.647%)  route 0.696ns (33.353%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         0.560     1.504    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X56Y82         FDSE                                         r  game_data_path/game_regfile/D_timer_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y82         FDSE (Prop_fdse_C_Q)         0.164     1.668 r  game_data_path/game_regfile/D_timer_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.696     2.364    lopt_13
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.590 r  io_led[2][1]_INST_0/O
                         net (fo=0)                   0.000     3.590    io_led[2][1]
    G1                                                                r  io_led[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_timer_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.088ns  (logic 1.390ns (66.545%)  route 0.699ns (33.455%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         0.560     1.504    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X56Y82         FDSE                                         r  game_data_path/game_regfile/D_timer_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y82         FDSE (Prop_fdse_C_Q)         0.164     1.668 r  game_data_path/game_regfile/D_timer_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.699     2.366    lopt_12
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.592 r  io_led[2][0]_INST_0/O
                         net (fo=0)                   0.000     3.592    io_led[2][0]
    G2                                                                r  io_led[2][0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.866ns  (logic 1.634ns (23.798%)  route 5.232ns (76.202%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.704     6.214    reset_cond/rst_n_IBUF
    SLICE_X45Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.338 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.528     6.866    reset_cond/M_reset_cond_in
    SLICE_X45Y79         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         1.427     4.831    reset_cond/clk_IBUF_BUFG
    SLICE_X45Y79         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.866ns  (logic 1.634ns (23.798%)  route 5.232ns (76.202%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.704     6.214    reset_cond/rst_n_IBUF
    SLICE_X45Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.338 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.528     6.866    reset_cond/M_reset_cond_in
    SLICE_X45Y79         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         1.427     4.831    reset_cond/clk_IBUF_BUFG
    SLICE_X45Y79         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.866ns  (logic 1.634ns (23.798%)  route 5.232ns (76.202%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.704     6.214    reset_cond/rst_n_IBUF
    SLICE_X45Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.338 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.528     6.866    reset_cond/M_reset_cond_in
    SLICE_X45Y79         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         1.427     4.831    reset_cond/clk_IBUF_BUFG
    SLICE_X45Y79         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.866ns  (logic 1.634ns (23.798%)  route 5.232ns (76.202%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.704     6.214    reset_cond/rst_n_IBUF
    SLICE_X45Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.338 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.528     6.866    reset_cond/M_reset_cond_in
    SLICE_X45Y79         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         1.427     4.831    reset_cond/clk_IBUF_BUFG
    SLICE_X45Y79         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            btn_cond_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.991ns  (logic 1.529ns (25.523%)  route 4.462ns (74.477%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  io_button_IBUF[4]_inst/O
                         net (fo=1, routed)           4.462     5.991    btn_cond_right/sync/D[0]
    SLICE_X48Y98         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         1.442     4.846    btn_cond_right/sync/clk_IBUF_BUFG
    SLICE_X48Y98         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            btn_cond_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.809ns  (logic 1.502ns (53.467%)  route 1.307ns (46.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           1.307     2.809    btn_cond_left/sync/D[0]
    SLICE_X54Y97         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         1.443     4.847    btn_cond_left/sync/clk_IBUF_BUFG
    SLICE_X54Y97         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            btn_cond_start_btn/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.612ns  (logic 1.501ns (57.454%)  route 1.111ns (42.546%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           1.111     2.612    btn_cond_start_btn/sync/D[0]
    SLICE_X58Y95         FDRE                                         r  btn_cond_start_btn/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         1.508     4.912    btn_cond_start_btn/sync/clk_IBUF_BUFG
    SLICE_X58Y95         FDRE                                         r  btn_cond_start_btn/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            btn_cond_greenshoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.606ns  (logic 1.492ns (57.260%)  route 1.114ns (42.740%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           1.114     2.606    btn_cond_greenshoot/sync/D[0]
    SLICE_X59Y95         FDRE                                         r  btn_cond_greenshoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         1.508     4.912    btn_cond_greenshoot/sync/clk_IBUF_BUFG
    SLICE_X59Y95         FDRE                                         r  btn_cond_greenshoot/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            btn_cond_redshoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.591ns  (logic 1.489ns (57.464%)  route 1.102ns (42.536%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.102     2.591    btn_cond_redshoot/sync/D[0]
    SLICE_X58Y95         FDRE                                         r  btn_cond_redshoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         1.508     4.912    btn_cond_redshoot/sync/clk_IBUF_BUFG
    SLICE_X58Y95         FDRE                                         r  btn_cond_redshoot/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            btn_cond_start_btn/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.667ns  (logic 0.268ns (40.254%)  route 0.398ns (59.746%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.398     0.667    btn_cond_start_btn/sync/D[0]
    SLICE_X58Y95         FDRE                                         r  btn_cond_start_btn/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         0.861     2.051    btn_cond_start_btn/sync/clk_IBUF_BUFG
    SLICE_X58Y95         FDRE                                         r  btn_cond_start_btn/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            btn_cond_redshoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.257ns (37.756%)  route 0.423ns (62.244%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.423     0.680    btn_cond_redshoot/sync/D[0]
    SLICE_X58Y95         FDRE                                         r  btn_cond_redshoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         0.861     2.051    btn_cond_redshoot/sync/clk_IBUF_BUFG
    SLICE_X58Y95         FDRE                                         r  btn_cond_redshoot/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            btn_cond_greenshoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.260ns (37.142%)  route 0.440ns (62.858%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.700    btn_cond_greenshoot/sync/D[0]
    SLICE_X59Y95         FDRE                                         r  btn_cond_greenshoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         0.861     2.051    btn_cond_greenshoot/sync/clk_IBUF_BUFG
    SLICE_X59Y95         FDRE                                         r  btn_cond_greenshoot/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            btn_cond_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.270ns (33.125%)  route 0.544ns (66.875%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           0.544     0.814    btn_cond_left/sync/D[0]
    SLICE_X54Y97         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         0.835     2.025    btn_cond_left/sync/clk_IBUF_BUFG
    SLICE_X54Y97         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            btn_cond_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.340ns  (logic 0.296ns (12.665%)  route 2.044ns (87.335%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  io_button_IBUF[4]_inst/O
                         net (fo=1, routed)           2.044     2.340    btn_cond_right/sync/D[0]
    SLICE_X48Y98         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         0.834     2.024    btn_cond_right/sync/clk_IBUF_BUFG
    SLICE_X48Y98         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.592ns  (logic 0.322ns (12.438%)  route 2.270ns (87.562%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.375    reset_cond/rst_n_IBUF
    SLICE_X45Y79         LUT1 (Prop_lut1_I0_O)        0.045     2.420 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.173     2.592    reset_cond/M_reset_cond_in
    SLICE_X45Y79         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         0.821     2.010    reset_cond/clk_IBUF_BUFG
    SLICE_X45Y79         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.592ns  (logic 0.322ns (12.438%)  route 2.270ns (87.562%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.375    reset_cond/rst_n_IBUF
    SLICE_X45Y79         LUT1 (Prop_lut1_I0_O)        0.045     2.420 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.173     2.592    reset_cond/M_reset_cond_in
    SLICE_X45Y79         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         0.821     2.010    reset_cond/clk_IBUF_BUFG
    SLICE_X45Y79         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.592ns  (logic 0.322ns (12.438%)  route 2.270ns (87.562%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.375    reset_cond/rst_n_IBUF
    SLICE_X45Y79         LUT1 (Prop_lut1_I0_O)        0.045     2.420 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.173     2.592    reset_cond/M_reset_cond_in
    SLICE_X45Y79         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         0.821     2.010    reset_cond/clk_IBUF_BUFG
    SLICE_X45Y79         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.592ns  (logic 0.322ns (12.438%)  route 2.270ns (87.562%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.375    reset_cond/rst_n_IBUF
    SLICE_X45Y79         LUT1 (Prop_lut1_I0_O)        0.045     2.420 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.173     2.592    reset_cond/M_reset_cond_in
    SLICE_X45Y79         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=836, routed)         0.821     2.010    reset_cond/clk_IBUF_BUFG
    SLICE_X45Y79         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





