{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592657391452 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592657391457 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 20 09:49:51 2020 " "Processing started: Sat Jun 20 09:49:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592657391457 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592657391457 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592657391457 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1592657391911 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1592657391912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 u_CONTROLLER-arch_1 " "Found design unit 1: u_CONTROLLER-arch_1" {  } { { "u_CONTROLLER.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/u_CONTROLLER.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657399801 ""} { "Info" "ISGN_ENTITY_NAME" "1 u_CONTROLLER " "Found entity 1: u_CONTROLLER" {  } { { "u_CONTROLLER.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/u_CONTROLLER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657399801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592657399801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 u_INSTRUCTION_MEMORY-arch_1 " "Found design unit 1: u_INSTRUCTION_MEMORY-arch_1" {  } { { "u_INSTRUCTION_MEMORY.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/u_INSTRUCTION_MEMORY.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657399803 ""} { "Info" "ISGN_ENTITY_NAME" "1 u_INSTRUCTION_MEMORY " "Found entity 1: u_INSTRUCTION_MEMORY" {  } { { "u_INSTRUCTION_MEMORY.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/u_INSTRUCTION_MEMORY.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657399803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592657399803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 u_PC-arch_1 " "Found design unit 1: u_PC-arch_1" {  } { { "u_PC.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/u_PC.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657399804 ""} { "Info" "ISGN_ENTITY_NAME" "1 u_PC " "Found entity 1: u_PC" {  } { { "u_PC.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/u_PC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657399804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592657399804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bank_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bank_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BANK_REGISTER-arch_1 " "Found design unit 1: BANK_REGISTER-arch_1" {  } { { "BANK_REGISTER.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/BANK_REGISTER.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657399807 ""} { "Info" "ISGN_ENTITY_NAME" "1 BANK_REGISTER " "Found entity 1: BANK_REGISTER" {  } { { "BANK_REGISTER.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/BANK_REGISTER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657399807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592657399807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_MIPS-arch_1 " "Found design unit 1: ULA_MIPS-arch_1" {  } { { "ULA_MIPS.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/ULA_MIPS.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657399808 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_MIPS " "Found entity 1: ULA_MIPS" {  } { { "ULA_MIPS.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/ULA_MIPS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657399808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592657399808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_op.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_op.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_OP-arch_1 " "Found design unit 1: ULA_OP-arch_1" {  } { { "ULA_OP.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/ULA_OP.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657399810 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_OP " "Found entity 1: ULA_OP" {  } { { "ULA_OP.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/ULA_OP.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657399810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592657399810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATA_MEMORY-arch_1 " "Found design unit 1: DATA_MEMORY-arch_1" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATA_MEMORY.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657399812 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATA_MEMORY " "Found entity 1: DATA_MEMORY" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATA_MEMORY.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657399812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592657399812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_32-arch_1 " "Found design unit 1: MUX_32-arch_1" {  } { { "MUX_32.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/MUX_32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657399814 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_32 " "Found entity 1: MUX_32" {  } { { "MUX_32.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/MUX_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657399814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592657399814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ext_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ext_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXT_32-arch_1 " "Found design unit 1: EXT_32-arch_1" {  } { { "EXT_32.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/EXT_32.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657399816 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXT_32 " "Found entity 1: EXT_32" {  } { { "EXT_32.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/EXT_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657399816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592657399816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDER_32-arch_1 " "Found design unit 1: ADDER_32-arch_1" {  } { { "ADDER_32.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/ADDER_32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657399818 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDER_32 " "Found entity 1: ADDER_32" {  } { { "ADDER_32.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/ADDER_32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657399818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592657399818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_2_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_2_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHIFT_2_32-arch_1 " "Found design unit 1: SHIFT_2_32-arch_1" {  } { { "SHIFT_2_32.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/SHIFT_2_32.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657399820 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_2_32 " "Found entity 1: SHIFT_2_32" {  } { { "SHIFT_2_32.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/SHIFT_2_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657399820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592657399820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_2_26_28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_2_26_28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHIFT_2_26_28-arch_1 " "Found design unit 1: SHIFT_2_26_28-arch_1" {  } { { "SHIFT_2_26_28.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/SHIFT_2_26_28.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657399821 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_2_26_28 " "Found entity 1: SHIFT_2_26_28" {  } { { "SHIFT_2_26_28.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/SHIFT_2_26_28.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657399821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592657399821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conc_28_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conc_28_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONC_28_32-arch_1 " "Found design unit 1: CONC_28_32-arch_1" {  } { { "CONC_28_32.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/CONC_28_32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657399823 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONC_28_32 " "Found entity 1: CONC_28_32" {  } { { "CONC_28_32.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/CONC_28_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657399823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592657399823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATAPATH_MIPS-arch_1 " "Found design unit 1: DATAPATH_MIPS-arch_1" {  } { { "DATAPATH_MIPS.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATAPATH_MIPS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657399826 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH_MIPS " "Found entity 1: DATAPATH_MIPS" {  } { { "DATAPATH_MIPS.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATAPATH_MIPS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657399826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592657399826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_5-arch_1 " "Found design unit 1: MUX_5-arch_1" {  } { { "MUX_5.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/MUX_5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657399827 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_5 " "Found entity 1: MUX_5" {  } { { "MUX_5.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/MUX_5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657399827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592657399827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_top_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_top_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 u_TOP_MIPS-arch_1 " "Found design unit 1: u_TOP_MIPS-arch_1" {  } { { "u_TOP_MIPS.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/u_TOP_MIPS.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657399829 ""} { "Info" "ISGN_ENTITY_NAME" "1 u_TOP_MIPS " "Found entity 1: u_TOP_MIPS" {  } { { "u_TOP_MIPS.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/u_TOP_MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592657399829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592657399829 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "u_TOP_MIPS " "Elaborating entity \"u_TOP_MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1592657399877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "u_CONTROLLER u_CONTROLLER:u_control " "Elaborating entity \"u_CONTROLLER\" for hierarchy \"u_CONTROLLER:u_control\"" {  } { { "u_TOP_MIPS.vhd" "u_control" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/u_TOP_MIPS.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592657399899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATAPATH_MIPS DATAPATH_MIPS:u_datapath " "Elaborating entity \"DATAPATH_MIPS\" for hierarchy \"DATAPATH_MIPS:u_datapath\"" {  } { { "u_TOP_MIPS.vhd" "u_datapath" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/u_TOP_MIPS.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592657399900 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_OUT_SHIFT_32 DATAPATH_MIPS.vhd(146) " "Verilog HDL or VHDL warning at DATAPATH_MIPS.vhd(146): object \"w_OUT_SHIFT_32\" assigned a value but never read" {  } { { "DATAPATH_MIPS.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATAPATH_MIPS.vhd" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1592657399902 "|DATAPATH_MIPS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_OUT_ADDER DATAPATH_MIPS.vhd(147) " "VHDL Signal Declaration warning at DATAPATH_MIPS.vhd(147): used implicit default value for signal \"w_OUT_ADDER\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DATAPATH_MIPS.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATAPATH_MIPS.vhd" 147 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1592657399902 "|DATAPATH_MIPS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_SHAMT DATAPATH_MIPS.vhd(157) " "Verilog HDL or VHDL warning at DATAPATH_MIPS.vhd(157): object \"w_SHAMT\" assigned a value but never read" {  } { { "DATAPATH_MIPS.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATAPATH_MIPS.vhd" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1592657399902 "|DATAPATH_MIPS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "u_PC DATAPATH_MIPS:u_datapath\|u_PC:u_PC1 " "Elaborating entity \"u_PC\" for hierarchy \"DATAPATH_MIPS:u_datapath\|u_PC:u_PC1\"" {  } { { "DATAPATH_MIPS.vhd" "u_PC1" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATAPATH_MIPS.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592657399903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "u_INSTRUCTION_MEMORY DATAPATH_MIPS:u_datapath\|u_INSTRUCTION_MEMORY:u_INSTRUCTION_MEMORY1 " "Elaborating entity \"u_INSTRUCTION_MEMORY\" for hierarchy \"DATAPATH_MIPS:u_datapath\|u_INSTRUCTION_MEMORY:u_INSTRUCTION_MEMORY1\"" {  } { { "DATAPATH_MIPS.vhd" "u_INSTRUCTION_MEMORY1" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATAPATH_MIPS.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592657399904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_32 DATAPATH_MIPS:u_datapath\|MUX_32:u_MUX_5 " "Elaborating entity \"MUX_32\" for hierarchy \"DATAPATH_MIPS:u_datapath\|MUX_32:u_MUX_5\"" {  } { { "DATAPATH_MIPS.vhd" "u_MUX_5" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATAPATH_MIPS.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592657399905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_32 DATAPATH_MIPS:u_datapath\|MUX_32:u_MUX_32_ULA " "Elaborating entity \"MUX_32\" for hierarchy \"DATAPATH_MIPS:u_datapath\|MUX_32:u_MUX_32_ULA\"" {  } { { "DATAPATH_MIPS.vhd" "u_MUX_32_ULA" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATAPATH_MIPS.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592657399906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BANK_REGISTER DATAPATH_MIPS:u_datapath\|BANK_REGISTER:u_BANK_REGISTER " "Elaborating entity \"BANK_REGISTER\" for hierarchy \"DATAPATH_MIPS:u_datapath\|BANK_REGISTER:u_BANK_REGISTER\"" {  } { { "DATAPATH_MIPS.vhd" "u_BANK_REGISTER" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATAPATH_MIPS.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592657399908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_OP DATAPATH_MIPS:u_datapath\|ULA_OP:u_ULA_OP " "Elaborating entity \"ULA_OP\" for hierarchy \"DATAPATH_MIPS:u_datapath\|ULA_OP:u_ULA_OP\"" {  } { { "DATAPATH_MIPS.vhd" "u_ULA_OP" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATAPATH_MIPS.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592657399915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_MIPS DATAPATH_MIPS:u_datapath\|ULA_MIPS:u_ULA_MIPS " "Elaborating entity \"ULA_MIPS\" for hierarchy \"DATAPATH_MIPS:u_datapath\|ULA_MIPS:u_ULA_MIPS\"" {  } { { "DATAPATH_MIPS.vhd" "u_ULA_MIPS" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATAPATH_MIPS.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592657399916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_MEMORY DATAPATH_MIPS:u_datapath\|DATA_MEMORY:u_DATA_MEMORY " "Elaborating entity \"DATA_MEMORY\" for hierarchy \"DATAPATH_MIPS:u_datapath\|DATA_MEMORY:u_DATA_MEMORY\"" {  } { { "DATAPATH_MIPS.vhd" "u_DATA_MEMORY" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATAPATH_MIPS.vhd" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592657399917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXT_32 DATAPATH_MIPS:u_datapath\|EXT_32:u_EXT_32 " "Elaborating entity \"EXT_32\" for hierarchy \"DATAPATH_MIPS:u_datapath\|EXT_32:u_EXT_32\"" {  } { { "DATAPATH_MIPS.vhd" "u_EXT_32" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATAPATH_MIPS.vhd" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592657399918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_2_32 DATAPATH_MIPS:u_datapath\|SHIFT_2_32:u_SHIFT_2_32 " "Elaborating entity \"SHIFT_2_32\" for hierarchy \"DATAPATH_MIPS:u_datapath\|SHIFT_2_32:u_SHIFT_2_32\"" {  } { { "DATAPATH_MIPS.vhd" "u_SHIFT_2_32" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATAPATH_MIPS.vhd" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592657399919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_2_26_28 DATAPATH_MIPS:u_datapath\|SHIFT_2_26_28:u_SHIFT_2_26_28 " "Elaborating entity \"SHIFT_2_26_28\" for hierarchy \"DATAPATH_MIPS:u_datapath\|SHIFT_2_26_28:u_SHIFT_2_26_28\"" {  } { { "DATAPATH_MIPS.vhd" "u_SHIFT_2_26_28" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATAPATH_MIPS.vhd" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592657399920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONC_28_32 DATAPATH_MIPS:u_datapath\|CONC_28_32:u_CONC_28_32 " "Elaborating entity \"CONC_28_32\" for hierarchy \"DATAPATH_MIPS:u_datapath\|CONC_28_32:u_CONC_28_32\"" {  } { { "DATAPATH_MIPS.vhd" "u_CONC_28_32" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/DATAPATH_MIPS.vhd" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592657399921 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1592657400654 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592657400654 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_CLK " "No output dependent on input pin \"i_CLK\"" {  } { { "u_TOP_MIPS.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/u_TOP_MIPS.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592657400772 "|u_TOP_MIPS|i_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_RST " "No output dependent on input pin \"i_RST\"" {  } { { "u_TOP_MIPS.vhd" "" { Text "C:/Users/bruno/Documents/GitHub/trabalho_mips/AV5 MIPS/u_TOP_MIPS.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592657400772 "|u_TOP_MIPS|i_RST"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1592657400772 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1592657400773 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1592657400773 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1592657400773 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592657400860 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 20 09:50:00 2020 " "Processing ended: Sat Jun 20 09:50:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592657400860 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592657400860 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592657400860 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592657400860 ""}
