FPGA_MGR_STATE_OPERATING,VAR_0
FPGA_MGR_STATE_UNKNOWN,VAR_1
INT_STS_OFFSET,VAR_2
IXR_PCFG_DONE_MASK,VAR_3
clk_disable,FUNC_0
clk_enable,FUNC_1
zynq_fpga_read,FUNC_2
zynq_fpga_ops_state,FUNC_3
mgr,VAR_4
err,VAR_5
intr_status,VAR_6
priv,VAR_7
