`timescale 1ns/100ps
module yoshi_tb;
reg clk;
reg reset;

initial begin
reset = 0;
#50 reset = 1;
#50 reset = 0;
clk = 0;
end

endmodule