INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/B to G convertere/B to G convertere.srcs/sources_1/new/B2G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B2G
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/B to G convertere/B to G convertere.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
