Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Mar 29 21:28:53 2022
| Host         : ECCLT1702070 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              80 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal            |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                     | reset_cond1/M_reset_cond1_in      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | matrix1/M_bit_ctr_q[4]_i_1_n_0      | reset_cond1/Q[0]                  |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | matrix1/M_pixel_ctr_q[4]_i_1_n_0    | reset_cond1/Q[0]                  |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | matrix2/M_pixel_ctr_q[4]_i_1__0_n_0 | reset_cond1/Q[0]                  |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | matrix2/M_bit_ctr_q[4]_i_1__0_n_0   | reset_cond1/Q[0]                  |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG |                                     |                                   |                5 |              6 |         1.20 |
|  clk_IBUF_BUFG | matrix1/M_state_d                   | reset_cond1/Q[0]                  |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | matrix2/M_state_d                   | reset_cond1/Q[0]                  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | matrix1/M_rst_ctr_q[0]_i_2_n_0      | matrix1/M_rst_ctr_q[0]_i_1_n_0    |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | matrix2/M_rst_ctr_q[0]_i_2__0_n_0   | matrix2/M_rst_ctr_q[0]_i_1__0_n_0 |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | btn/button_cond/sel                 | btn/button_cond/sync/clear        |                5 |             20 |         4.00 |
+----------------+-------------------------------------+-----------------------------------+------------------+----------------+--------------+


