// Seed: 489945296
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = id_5 | id_4 | id_1;
  wire id_6;
endmodule : id_7
module module_1 ();
  always force id_1 = id_1;
  assign id_1 = id_1;
  function id_2;
    output id_3, id_4;
    begin
      if (id_4) begin
        if (id_4) begin
          $display(1);
        end else id_3 <= id_4;
      end
    end
  endfunction
  if (id_1) begin
    id_5(
        .id_0(id_2)
    );
  end else begin
    always
      if (1)
        if (id_2) begin
          $display(id_2);
        end else
          @(1) begin
            id_1 <= id_2;
          end
    assign id_4 = 1;
  end
  tri1 id_6;
  module_0(
      id_6, id_6, id_6, id_6, id_6
  );
  assign id_1 = id_6 && id_4;
endmodule
