{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.78182,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.0123683,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0181834,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0181625,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0122097,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0181625,
	"finish__timing__setup__tns": -0.0126201,
	"finish__timing__setup__ws": -0.0126201,
	"finish__clock__skew__setup": 0.439136,
	"finish__clock__skew__hold": 0.439136,
	"finish__timing__drv__max_slew_limit": 0.0374533,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.817185,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 1,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.12214,
	"finish__power__switching__total": 0.12753,
	"finish__power__leakage__total": 2.37468e-07,
	"finish__power__total": 0.24967,
	"finish__design__io": 47,
	"finish__design__die__area": 853379,
	"finish__design__core__area": 847080,
	"finish__design__instance__count": 58574,
	"finish__design__instance__area": 502517,
	"finish__design__instance__count__stdcell": 58574,
	"finish__design__instance__area__stdcell": 502517,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__utilization": 0.593234,
	"finish__design__instance__utilization__stdcell": 0.593234
}