


ARM Macro Assembler    Page 1 


    1 00000000         ;GPIO ports
    2 00000000 40004400 
                       PORTA_DIR
                               EQU              0x40004400
    3 00000000 40004420 
                       PORTA_AFSEL
                               EQU              0x40004420
    4 00000000 4000451C 
                       PORTA_DEN
                               EQU              0x4000451C
    5 00000000 40004528 
                       PORTA_AMSEL
                               EQU              0x40004528
    6 00000000 4000452C 
                       PORTA_PCTL
                               EQU              0x4000452C
    7 00000000 400FE108 
                       SYSCTL_RCGC2_R
                               EQU              0x400FE108
    8 00000000         
    9 00000000         ;SPI 
   10 00000000 400FE104 
                       SYSCTL_RCGC1_R
                               EQU              0x400FE104
   11 00000000 40008000 
                       SSI0_CR0_R
                               EQU              0x40008000
   12 00000000 40008004 
                       SSI0_CR1_R
                               EQU              0x40008004
   13 00000000 40008FC8 
                       SSI0_CC_R
                               EQU              0x40008FC8
   14 00000000 40008010 
                       SSI0_CPSR_R
                               EQU              0x40008010
   15 00000000         
   16 00000000         
   17 00000000         
   18 00000000         
   19 00000000         ;LABEL  DIRECTIVE VALUE  COMMENT
   20 00000000                 AREA             main   , READONLY, CODE
   21 00000000                 THUMB                        ; Subsequent instru
                                                            ctions are Thumb
   22 00000000                 EXPORT           INIT_NOKIA  ; Make available
   23 00000000         
   24 00000000         
   25 00000000         INIT_NOKIA
                               PROC
   26 00000000         ; Setup GPIO
   27 00000000         ;;;;;;;;;;;;;;;;;;GPIO INITIALIZATION;;;;;;;;;;;;;;;;;;;
                       ;;;;;;;;;;    
   28 00000000         ; Enable GPIO clock to use debug USB as com port (PA0, P
                       A1)
   29 00000000 4934            LDR              R1, =SYSCTL_RCGC2_R 
                                                            ; isim degisebilir
   30 00000002 6808            LDR              R0, [R1]
   31 00000004 F040 0001       ORR              R0, R0, #0x01 ; set bit 0 to en
                                                            able port A clock



ARM Macro Assembler    Page 2 


   32 00000008 6008            STR              R0, [R1]
   33 0000000A BF00            NOP                          ; Let clock stabili
                                                            ze
   34 0000000C BF00            NOP
   35 0000000E BF00            NOP
   36 00000010         
   37 00000010         
   38 00000010         ;direction
   39 00000010 4931            LDR              R1, =PORTA_DIR
   40 00000012 6808            LDR              R0, [R1]
   41 00000014 F040 00C0       ORR              R0, R0, #0xC0 ; set bits 1,0 to
                                                             enable digital on 
                                                            PA0, PA1
   42 00000018 6008            STR              R0, [R1]
   43 0000001A         
   44 0000001A         ; Enable/Disable alternate functions selected   
   45 0000001A 4930            LDR              R1, =PORTA_AFSEL
   46 0000001C 6808            LDR              R0, [R1]
   47 0000001E F040 002C       ORR              R0, R0, #0x2C ;enable alt funct
                                                             on PA2,3,5
   48 00000022 F020 00C0       BIC              R0, R0, #0xC0 ; disable alt fun
                                                            ct on PA6,7
   49 00000026 6008            STR              R0, [R1]
   50 00000028         
   51 00000028         ; Make PA0, PA1 digital
   52 00000028 492D            LDR              R1, =PORTA_DEN
   53 0000002A 6808            LDR              R0, [R1]
   54 0000002C F040 00EC       ORR              R0, R0, #0xEC ; enable digital 
                                                            I/O on PA2,3,5,6,7
   55 00000030 6008            STR              R0, [R1]
   56 00000032         
   57 00000032 492C            LDR              R1, =PORTA_PCTL
   58 00000034 6808            LDR              R0, [R1]
   59 00000036 F420 6070       BIC              R0, R0, #0x00000F00 ;configure 
                                                            PA2 as SSI
   60 0000003A F440 7000       ORR              R0, R0, #0x00000200
   61 0000003E F420 4070       BIC              R0, R0, #0x0000F000 ;configure 
                                                            PA3 as SSI
   62 00000042 F440 5000       ORR              R0, R0, #0x00002000
   63 00000046 F420 0070       BIC              R0, R0, #0x00F00000 ;configure 
                                                            PA5 as SSI
   64 0000004A F440 1000       ORR              R0, R0, #0x00200000
   65 0000004E F020 6070       BIC              R0, R0, #0x0F000000 ;configure 
                                                            PA6 as GPIO
   66 00000052 F020 4070       BIC              R0, R0, #0xF0000000 ;configure 
                                                            PA7 as GPIO
   67 00000056 6008            STR              R0, [R1]
   68 00000058         
   69 00000058 4923            LDR              R1, =PORTA_AMSEL
   70 0000005A 6808            LDR              R0, [R1]
   71 0000005C F020 00EC       BIC              R0, R0, #0xEC ; clear bits 1,0 
                                                            to disable analog o
                                                            n PA0, PA1
   72 00000060 6008            STR              R0, [R1]
   73 00000062         
   74 00000062         
   75 00000062         
   76 00000062         
   77 00000062         



ARM Macro Assembler    Page 3 


   78 00000062         
   79 00000062         ;;;;;;;;;;;;;;;;;;SPI INITIALIZATION;;;;;;;;;;;;;;;;;;;;
                       ;;;;;;;;;   
   80 00000062 4922            LDR              R1, =SYSCTL_RCGC1_R 
                                                            ; isim degisebilir
   81 00000064 6808            LDR              R0, [R1]
   82 00000066 F040 0010       ORR              R0, R0, #0x00000010
   83 0000006A 6008            STR              R0, [R1]
   84 0000006C BF00            NOP                          ; Let clock stabili
                                                            ze
   85 0000006E BF00            NOP
   86 00000070 BF00            NOP
   87 00000072 BF00            NOP
   88 00000074 BF00            NOP
   89 00000076 BF00            NOP
   90 00000078         
   91 00000078         ;direction
   92 00000078 491D            LDR              R1, =SSI0_CR1_R
   93 0000007A 6808            LDR              R0, [R1]
   94 0000007C F020 0002       BIC              R0, R0, #0x00000002 
                                                            ; disable SSI
   95 00000080 6008            STR              R0, [R1]
   96 00000082 F020 0004       BIC              R0, R0, #0x00000004 
                                                            ;master mode
   97 00000086 6008            STR              R0, [R1]
   98 00000088         
   99 00000088 491A            LDR              R1, =SSI0_CC_R
  100 0000008A 6808            LDR              R0, [R1]
  101 0000008C F020 000F       BIC              R0, R0, #0x0000000F
  102 00000090 6008            STR              R0, [R1]
  103 00000092         
  104 00000092         ; clock divider for 3.33 MHz SSIClk (80 MHz PLL/24)
  105 00000092         ; SysClk/(CPSDVSR*(1+SCR))
  106 00000092         ; 80/(24*(1+0)) = 3.33 MHz (slower than 4 MHz)
  107 00000092         
  108 00000092 4919            LDR              R1, =SSI0_CPSR_R
  109 00000094 6808            LDR              R0, [R1]
  110 00000096 F020 000F       BIC              R0, R0, #0x0000000F ;
  111 0000009A F020 00F0       BIC              R0, R0, #0x000000F0 ;
  112 0000009E F040 0018       ORR              R0, R0, #24 ;
  113 000000A2 6008            STR              R0, [R1]
  114 000000A4         
  115 000000A4         
  116 000000A4         
  117 000000A4 4915            LDR              R1, =SSI0_CR0_R
  118 000000A6 6808            LDR              R0, [R1]
  119 000000A8 F420 6070       BIC              R0, R0, #0x00000F00 ;
  120 000000AC F420 4070       BIC              R0, R0, #0x0000F000 ; SSI Seria
                                                            l Clock Rate
  121 000000B0 F020 0080       BIC              R0, R0, #0x00000080 ; SSI Seria
                                                            l Clock Phase 
  122 000000B4 F020 0040       BIC              R0, R0, #0x00000040 ; SSI Seria
                                                            l Clock Polarity
  123 000000B8 F020 0030       BIC              R0, R0, #0x00000030 ; SSI Frame
                                                             Format Select
  124 000000BC F020 000F       BIC              R0, R0, #0x0000000F ; SSI Data 
                                                            Size Select
  125 000000C0 F040 0007       ORR              R0, R0, #0x00000007 
                                                            ; // 8-bit data



ARM Macro Assembler    Page 4 


  126 000000C4 6008            STR              R0, [R1]
  127 000000C6         
  128 000000C6 490A            LDR              R1, =SSI0_CR1_R
  129 000000C8 6808            LDR              R0, [R1]
  130 000000CA F040 0002       ORR              R0, R0, #0x00000002 
                                                            ; Enable SSI
  131 000000CE 6008            STR              R0, [R1]
  132 000000D0         
  133 000000D0         
  134 000000D0         
  135 000000D0         
  136 000000D0         
  137 000000D0                 ENDP
  138 000000D0 4770            BX               LR
  139 000000D2 00 00           ALIGN
  140 000000D4                 END
              400FE108 
              40004400 
              40004420 
              4000451C 
              4000452C 
              40004528 
              400FE104 
              40008004 
              40008FC8 
              40008010 
              40008000 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp --apcs=int
erwork --depend=.\objects\init_nokia.d -o.\objects\init_nokia.o -I.\RTE\_Target
_1 -IC:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123 -IC:\Keil_v
5\ARM\CMSIS\Include --predefine="__EVAL SETA 1" --predefine="__UVISION_VERSION 
SETA 526" --predefine="TM4C123GH6PM SETA 1" --list=.\listings\init_nokia.lst IN
IT_NOKIA.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

INIT_NOKIA 00000000

Symbol: INIT_NOKIA
   Definitions
      At line 25 in file INIT_NOKIA.s
   Uses
      At line 22 in file INIT_NOKIA.s
Comment: INIT_NOKIA used once
main 00000000

Symbol: main
   Definitions
      At line 20 in file INIT_NOKIA.s
   Uses
      None
Comment: main unused
2 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

PORTA_AFSEL 40004420

Symbol: PORTA_AFSEL
   Definitions
      At line 3 in file INIT_NOKIA.s
   Uses
      At line 45 in file INIT_NOKIA.s
Comment: PORTA_AFSEL used once
PORTA_AMSEL 40004528

Symbol: PORTA_AMSEL
   Definitions
      At line 5 in file INIT_NOKIA.s
   Uses
      At line 69 in file INIT_NOKIA.s
Comment: PORTA_AMSEL used once
PORTA_DEN 4000451C

Symbol: PORTA_DEN
   Definitions
      At line 4 in file INIT_NOKIA.s
   Uses
      At line 52 in file INIT_NOKIA.s
Comment: PORTA_DEN used once
PORTA_DIR 40004400

Symbol: PORTA_DIR
   Definitions
      At line 2 in file INIT_NOKIA.s
   Uses
      At line 39 in file INIT_NOKIA.s
Comment: PORTA_DIR used once
PORTA_PCTL 4000452C

Symbol: PORTA_PCTL
   Definitions
      At line 6 in file INIT_NOKIA.s
   Uses
      At line 57 in file INIT_NOKIA.s
Comment: PORTA_PCTL used once
SSI0_CC_R 40008FC8

Symbol: SSI0_CC_R
   Definitions
      At line 13 in file INIT_NOKIA.s
   Uses
      At line 99 in file INIT_NOKIA.s
Comment: SSI0_CC_R used once
SSI0_CPSR_R 40008010

Symbol: SSI0_CPSR_R
   Definitions
      At line 14 in file INIT_NOKIA.s
   Uses
      At line 108 in file INIT_NOKIA.s
Comment: SSI0_CPSR_R used once
SSI0_CR0_R 40008000

Symbol: SSI0_CR0_R



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 11 in file INIT_NOKIA.s
   Uses
      At line 117 in file INIT_NOKIA.s
Comment: SSI0_CR0_R used once
SSI0_CR1_R 40008004

Symbol: SSI0_CR1_R
   Definitions
      At line 12 in file INIT_NOKIA.s
   Uses
      At line 92 in file INIT_NOKIA.s
      At line 128 in file INIT_NOKIA.s

SYSCTL_RCGC1_R 400FE104

Symbol: SYSCTL_RCGC1_R
   Definitions
      At line 10 in file INIT_NOKIA.s
   Uses
      At line 80 in file INIT_NOKIA.s
Comment: SYSCTL_RCGC1_R used once
SYSCTL_RCGC2_R 400FE108

Symbol: SYSCTL_RCGC2_R
   Definitions
      At line 7 in file INIT_NOKIA.s
   Uses
      At line 29 in file INIT_NOKIA.s
Comment: SYSCTL_RCGC2_R used once
11 symbols
349 symbols in table
