# 1 "arch/arm/boot/dts/rk3066a-bqcurie2.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/rk3066a-bqcurie2.dts"






/dts-v1/;
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 9 "arch/arm/boot/dts/rk3066a-bqcurie2.dts" 2
# 1 "arch/arm/boot/dts/rk3066a.dtsi" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 8 "arch/arm/boot/dts/rk3066a.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/rockchip.h" 1
# 9 "arch/arm/boot/dts/rk3066a.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/rk3066a-cru.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/clock/rk3066a-cru.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/rk3188-cru-common.h" 1
# 11 "./scripts/dtc/include-prefixes/dt-bindings/clock/rk3066a-cru.h" 2
# 10 "arch/arm/boot/dts/rk3066a.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/rk3066-power.h" 1
# 11 "arch/arm/boot/dts/rk3066a.dtsi" 2
# 1 "arch/arm/boot/dts/rk3xxx.dtsi" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 8 "arch/arm/boot/dts/rk3xxx.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "arch/arm/boot/dts/rk3xxx.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/rockchip,boot-mode.h" 1
# 10 "arch/arm/boot/dts/rk3xxx.dtsi" 2

/ {
 #address-cells = <1>;
 #size-cells = <1>;

 interrupt-parent = <&gic>;

 aliases {
  ethernet0 = &emac;
  i2c0 = &i2c0;
  i2c1 = &i2c1;
  i2c2 = &i2c2;
  i2c3 = &i2c3;
  i2c4 = &i2c4;
  serial0 = &uart0;
  serial1 = &uart1;
  serial2 = &uart2;
  serial3 = &uart3;
  spi0 = &spi0;
  spi1 = &spi1;
 };

 xin24m: oscillator {
  compatible = "fixed-clock";
  clock-frequency = <24000000>;
  #clock-cells = <0>;
  clock-output-names = "xin24m";
 };

 gpu: gpu@10090000 {
  compatible = "arm,mali-400";
  reg = <0x10090000 0x10000>;
  clocks = <&cru 197>, <&cru 197>;
  clock-names = "bus", "core";
  assigned-clocks = <&cru 197>;
  assigned-clock-rates = <100000000>;
  resets = <&cru 120>;
  status = "disabled";
 };

 vpu: video-codec@10104000 {
  compatible = "rockchip,rk3066-vpu";
  reg = <0x10104000 0x800>;
  interrupts = <0 9 4>,
        <0 10 4>;
  interrupt-names = "vepu", "vdpu";
  clocks = <&cru 206>, <&cru 472>,
    <&cru 205>, <&cru 471>;
  clock-names = "aclk_vdpu", "hclk_vdpu",
         "aclk_vepu", "hclk_vepu";
 };

 L2: cache-controller@10138000 {
  compatible = "arm,pl310-cache";
  reg = <0x10138000 0x1000>;
  cache-unified;
  cache-level = <2>;
 };

 scu@1013c000 {
  compatible = "arm,cortex-a9-scu";
  reg = <0x1013c000 0x100>;
 };

 global_timer: global-timer@1013c200 {
  compatible = "arm,cortex-a9-global-timer";
  reg = <0x1013c200 0x20>;
  interrupts = <1 11 ((((1 << (2)) - 1) << 8) | 1)>;
  clocks = <&cru 5>;
  status = "disabled";






 };

 local_timer: local-timer@1013c600 {
  compatible = "arm,cortex-a9-twd-timer";
  reg = <0x1013c600 0x20>;
  interrupts = <1 13 ((((1 << (2)) - 1) << 8) | 1)>;
  clocks = <&cru 5>;
 };

 gic: interrupt-controller@1013d000 {
  compatible = "arm,cortex-a9-gic";
  interrupt-controller;
  #interrupt-cells = <3>;
  reg = <0x1013d000 0x1000>,
        <0x1013c100 0x0100>;
 };

 uart0: serial@10124000 {
  compatible = "snps,dw-apb-uart";
  reg = <0x10124000 0x400>;
  interrupts = <0 34 4>;
  reg-shift = <2>;
  reg-io-width = <1>;
  clock-names = "baudclk", "apb_pclk";
  clocks = <&cru 64>, <&cru 332>;
  status = "disabled";
 };

 uart1: serial@10126000 {
  compatible = "snps,dw-apb-uart";
  reg = <0x10126000 0x400>;
  interrupts = <0 35 4>;
  reg-shift = <2>;
  reg-io-width = <1>;
  clock-names = "baudclk", "apb_pclk";
  clocks = <&cru 65>, <&cru 333>;
  status = "disabled";
 };

 qos_gpu: qos@1012d000 {
  compatible = "rockchip,rk3066-qos", "syscon";
  reg = <0x1012d000 0x20>;
 };

 qos_vpu: qos@1012e000 {
  compatible = "rockchip,rk3066-qos", "syscon";
  reg = <0x1012e000 0x20>;
 };

 qos_lcdc0: qos@1012f000 {
  compatible = "rockchip,rk3066-qos", "syscon";
  reg = <0x1012f000 0x20>;
 };

 qos_cif0: qos@1012f080 {
  compatible = "rockchip,rk3066-qos", "syscon";
  reg = <0x1012f080 0x20>;
 };

 qos_ipp: qos@1012f100 {
  compatible = "rockchip,rk3066-qos", "syscon";
  reg = <0x1012f100 0x20>;
 };

 qos_lcdc1: qos@1012f180 {
  compatible = "rockchip,rk3066-qos", "syscon";
  reg = <0x1012f180 0x20>;
 };

 qos_cif1: qos@1012f200 {
  compatible = "rockchip,rk3066-qos", "syscon";
  reg = <0x1012f200 0x20>;
 };

 qos_rga: qos@1012f280 {
  compatible = "rockchip,rk3066-qos", "syscon";
  reg = <0x1012f280 0x20>;
 };

 usb_otg: usb@10180000 {
  compatible = "rockchip,rk3066-usb", "snps,dwc2";
  reg = <0x10180000 0x40000>;
  interrupts = <0 16 4>;
  clocks = <&cru 451>;
  clock-names = "otg";
  dr_mode = "otg";
  g-np-tx-fifo-size = <16>;
  g-rx-fifo-size = <275>;
  g-tx-fifo-size = <256 128 128 64 64 32>;
  phys = <&usbphy0>;
  phy-names = "usb2-phy";
  status = "disabled";
 };

 usb_host: usb@101c0000 {
  compatible = "snps,dwc2";
  reg = <0x101c0000 0x40000>;
  interrupts = <0 17 4>;
  clocks = <&cru 457>;
  clock-names = "otg";
  dr_mode = "host";
  phys = <&usbphy1>;
  phy-names = "usb2-phy";
  status = "disabled";
 };

 emac: ethernet@10204000 {
  compatible = "snps,arc-emac";
  reg = <0x10204000 0x3c>;
  interrupts = <0 19 4>;

  rockchip,grf = <&grf>;

  clocks = <&cru 452>, <&cru 68>;
  clock-names = "hclk", "macref";
  max-speed = <100>;
  phy-mode = "rmii";

  status = "disabled";
 };

 mmc0: mmc@10214000 {
  compatible = "rockchip,rk2928-dw-mshc";
  reg = <0x10214000 0x1000>;
  interrupts = <0 23 4>;
  clocks = <&cru 448>, <&cru 72>;
  clock-names = "biu", "ciu";
  dmas = <&dmac2 1>;
  dma-names = "rx-tx";
  fifo-depth = <256>;
  resets = <&cru 81>;
  reset-names = "reset";
  status = "disabled";
 };

 mmc1: mmc@10218000 {
  compatible = "rockchip,rk2928-dw-mshc";
  reg = <0x10218000 0x1000>;
  interrupts = <0 24 4>;
  clocks = <&cru 449>, <&cru 73>;
  clock-names = "biu", "ciu";
  dmas = <&dmac2 3>;
  dma-names = "rx-tx";
  fifo-depth = <256>;
  resets = <&cru 82>;
  reset-names = "reset";
  status = "disabled";
 };

 emmc: mmc@1021c000 {
  compatible = "rockchip,rk2928-dw-mshc";
  reg = <0x1021c000 0x1000>;
  interrupts = <0 25 4>;
  clocks = <&cru 450>, <&cru 74>;
  clock-names = "biu", "ciu";
  dmas = <&dmac2 4>;
  dma-names = "rx-tx";
  fifo-depth = <256>;
  resets = <&cru 83>;
  reset-names = "reset";
  status = "disabled";
 };

 nfc: nand-controller@10500000 {
  compatible = "rockchip,rk2928-nfc";
  reg = <0x10500000 0x4000>;
  interrupts = <0 27 4>;
  clocks = <&cru 467>;
  clock-names = "ahb";
  status = "disabled";
 };

 pmu: pmu@20004000 {
  compatible = "rockchip,rk3066-pmu", "syscon", "simple-mfd";
  reg = <0x20004000 0x100>;

  reboot-mode {
   compatible = "syscon-reboot-mode";
   offset = <0x40>;
   mode-normal = <(0x5242C300 + 0)>;
   mode-recovery = <(0x5242C300 + 3)>;
   mode-bootloader = <(0x5242C300 + 9)>;
   mode-loader = <(0x5242C300 + 1)>;
  };
 };

 grf: grf@20008000 {
  compatible = "syscon", "simple-mfd";
  reg = <0x20008000 0x200>;
 };

 dmac1_s: dma-controller@20018000 {
  compatible = "arm,pl330", "arm,primecell";
  reg = <0x20018000 0x4000>;
  interrupts = <0 0 4>,
        <0 1 4>;
  #dma-cells = <1>;
  arm,pl330-broken-no-flushp;
  arm,pl330-periph-burst;
  clocks = <&cru 192>;
  clock-names = "apb_pclk";
 };

 dmac1_ns: dma-controller@2001c000 {
  compatible = "arm,pl330", "arm,primecell";
  reg = <0x2001c000 0x4000>;
  interrupts = <0 0 4>,
        <0 1 4>;
  #dma-cells = <1>;
  arm,pl330-broken-no-flushp;
  arm,pl330-periph-burst;
  clocks = <&cru 192>;
  clock-names = "apb_pclk";
  status = "disabled";
 };

 i2c0: i2c@2002d000 {
  compatible = "rockchip,rk3066-i2c";
  reg = <0x2002d000 0x1000>;
  interrupts = <0 40 4>;
  #address-cells = <1>;
  #size-cells = <0>;

  rockchip,grf = <&grf>;

  clock-names = "i2c";
  clocks = <&cru 336>;

  status = "disabled";
 };

 i2c1: i2c@2002f000 {
  compatible = "rockchip,rk3066-i2c";
  reg = <0x2002f000 0x1000>;
  interrupts = <0 41 4>;
  #address-cells = <1>;
  #size-cells = <0>;

  rockchip,grf = <&grf>;

  clocks = <&cru 337>;
  clock-names = "i2c";

  status = "disabled";
 };

 pwm0: pwm@20030000 {
  compatible = "rockchip,rk2928-pwm";
  reg = <0x20030000 0x10>;
  #pwm-cells = <2>;
  clocks = <&cru 326>;
  status = "disabled";
 };

 pwm1: pwm@20030010 {
  compatible = "rockchip,rk2928-pwm";
  reg = <0x20030010 0x10>;
  #pwm-cells = <2>;
  clocks = <&cru 326>;
  status = "disabled";
 };

 wdt: watchdog@2004c000 {
  compatible = "snps,dw-wdt";
  reg = <0x2004c000 0x100>;
  clocks = <&cru 331>;
  interrupts = <0 51 4>;
  status = "disabled";
 };

 pwm2: pwm@20050020 {
  compatible = "rockchip,rk2928-pwm";
  reg = <0x20050020 0x10>;
  #pwm-cells = <2>;
  clocks = <&cru 327>;
  status = "disabled";
 };

 pwm3: pwm@20050030 {
  compatible = "rockchip,rk2928-pwm";
  reg = <0x20050030 0x10>;
  #pwm-cells = <2>;
  clocks = <&cru 327>;
  status = "disabled";
 };

 i2c2: i2c@20056000 {
  compatible = "rockchip,rk3066-i2c";
  reg = <0x20056000 0x1000>;
  interrupts = <0 42 4>;
  #address-cells = <1>;
  #size-cells = <0>;

  rockchip,grf = <&grf>;

  clocks = <&cru 338>;
  clock-names = "i2c";

  status = "disabled";
 };

 i2c3: i2c@2005a000 {
  compatible = "rockchip,rk3066-i2c";
  reg = <0x2005a000 0x1000>;
  interrupts = <0 43 4>;
  #address-cells = <1>;
  #size-cells = <0>;

  rockchip,grf = <&grf>;

  clocks = <&cru 339>;
  clock-names = "i2c";

  status = "disabled";
 };

 i2c4: i2c@2005e000 {
  compatible = "rockchip,rk3066-i2c";
  reg = <0x2005e000 0x1000>;
  interrupts = <0 52 4>;
  #address-cells = <1>;
  #size-cells = <0>;

  rockchip,grf = <&grf>;

  clocks = <&cru 340>;
  clock-names = "i2c";

  status = "disabled";
 };

 uart2: serial@20064000 {
  compatible = "snps,dw-apb-uart";
  reg = <0x20064000 0x400>;
  interrupts = <0 36 4>;
  reg-shift = <2>;
  reg-io-width = <1>;
  clock-names = "baudclk", "apb_pclk";
  clocks = <&cru 66>, <&cru 334>;
  status = "disabled";
 };

 uart3: serial@20068000 {
  compatible = "snps,dw-apb-uart";
  reg = <0x20068000 0x400>;
  interrupts = <0 37 4>;
  reg-shift = <2>;
  reg-io-width = <1>;
  clock-names = "baudclk", "apb_pclk";
  clocks = <&cru 67>, <&cru 335>;
  status = "disabled";
 };

 saradc: saradc@2006c000 {
  compatible = "rockchip,saradc";
  reg = <0x2006c000 0x100>;
  interrupts = <0 26 4>;
  #io-channel-cells = <1>;
  clocks = <&cru 71>, <&cru 330>;
  clock-names = "saradc", "apb_pclk";
  resets = <&cru 87>;
  reset-names = "saradc-apb";
  status = "disabled";
 };

 spi0: spi@20070000 {
  compatible = "rockchip,rk3066-spi";
  clocks = <&cru 69>, <&cru 328>;
  clock-names = "spiclk", "apb_pclk";
  interrupts = <0 38 4>;
  reg = <0x20070000 0x1000>;
  #address-cells = <1>;
  #size-cells = <0>;
  dmas = <&dmac2 10>, <&dmac2 11>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 spi1: spi@20074000 {
  compatible = "rockchip,rk3066-spi";
  clocks = <&cru 70>, <&cru 329>;
  clock-names = "spiclk", "apb_pclk";
  interrupts = <0 39 4>;
  reg = <0x20074000 0x1000>;
  #address-cells = <1>;
  #size-cells = <0>;
  dmas = <&dmac2 12>, <&dmac2 13>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 dmac2: dma-controller@20078000 {
  compatible = "arm,pl330", "arm,primecell";
  reg = <0x20078000 0x4000>;
  interrupts = <0 2 4>,
        <0 3 4>;
  #dma-cells = <1>;
  arm,pl330-broken-no-flushp;
  arm,pl330-periph-burst;
  clocks = <&cru 193>;
  clock-names = "apb_pclk";
 };
};
# 12 "arch/arm/boot/dts/rk3066a.dtsi" 2

/ {
 compatible = "rockchip,rk3066a";

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  enable-method = "rockchip,rk3066-smp";

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a9";
   next-level-cache = <&L2>;
   reg = <0x0>;
   operating-points =

    <1416000 1300000>,
    <1200000 1175000>,
    <1008000 1125000>,
    <816000 1125000>,
    <600000 1100000>,
    <504000 1100000>,
    <312000 1075000>;
   clock-latency = <40000>;
   clocks = <&cru 7>;
  };
  cpu1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a9";
   next-level-cache = <&L2>;
   reg = <0x1>;
  };
 };

 display-subsystem {
  compatible = "rockchip,display-subsystem";
  ports = <&vop0_out>, <&vop1_out>;
 };

 sram: sram@10080000 {
  compatible = "mmio-sram";
  reg = <0x10080000 0x10000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x10080000 0x10000>;

  smp-sram@0 {
   compatible = "rockchip,rk3066-smp-sram";
   reg = <0x0 0x50>;
  };
 };

 vop0: vop@1010c000 {
  compatible = "rockchip,rk3066-vop";
  reg = <0x1010c000 0x19c>;
  interrupts = <0 13 4>;
  clocks = <&cru 195>,
    <&cru 190>,
    <&cru 461>;
  clock-names = "aclk_vop", "dclk_vop", "hclk_vop";
  power-domains = <&power 7>;
  resets = <&cru 100>,
    <&cru 101>,
    <&cru 102>;
  reset-names = "axi", "ahb", "dclk";
  status = "disabled";

  vop0_out: port {
   #address-cells = <1>;
   #size-cells = <0>;

   vop0_out_hdmi: endpoint@0 {
    reg = <0>;
    remote-endpoint = <&hdmi_in_vop0>;
   };
  };
 };

 vop1: vop@1010e000 {
  compatible = "rockchip,rk3066-vop";
  reg = <0x1010e000 0x19c>;
  interrupts = <0 14 4>;
  clocks = <&cru 196>,
    <&cru 191>,
    <&cru 462>;
  clock-names = "aclk_vop", "dclk_vop", "hclk_vop";
  power-domains = <&power 7>;
  resets = <&cru 103>,
    <&cru 104>,
    <&cru 105>;
  reset-names = "axi", "ahb", "dclk";
  status = "disabled";

  vop1_out: port {
   #address-cells = <1>;
   #size-cells = <0>;

   vop1_out_hdmi: endpoint@0 {
    reg = <0>;
    remote-endpoint = <&hdmi_in_vop1>;
   };
  };
 };

 hdmi: hdmi@10116000 {
  compatible = "rockchip,rk3066-hdmi";
  reg = <0x10116000 0x2000>;
  interrupts = <0 64 4>;
  clocks = <&cru 473>;
  clock-names = "hclk";
  pinctrl-names = "default";
  pinctrl-0 = <&hdmii2c_xfer>, <&hdmi_hpd>;
  power-domains = <&power 7>;
  rockchip,grf = <&grf>;
  status = "disabled";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   hdmi_in: port@0 {
    reg = <0>;
    #address-cells = <1>;
    #size-cells = <0>;

    hdmi_in_vop0: endpoint@0 {
     reg = <0>;
     remote-endpoint = <&vop0_out_hdmi>;
    };

    hdmi_in_vop1: endpoint@1 {
     reg = <1>;
     remote-endpoint = <&vop1_out_hdmi>;
    };
   };

   hdmi_out: port@1 {
    reg = <1>;
   };
  };
 };

 i2s0: i2s@10118000 {
  compatible = "rockchip,rk3066-i2s";
  reg = <0x10118000 0x2000>;
  interrupts = <0 31 4>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2s0_bus>;
  clocks = <&cru 75>, <&cru 454>;
  clock-names = "i2s_clk", "i2s_hclk";
  dmas = <&dmac1_s 4>, <&dmac1_s 5>;
  dma-names = "tx", "rx";
  rockchip,playback-channels = <8>;
  rockchip,capture-channels = <2>;
  #sound-dai-cells = <0>;
  status = "disabled";
 };

 i2s1: i2s@1011a000 {
  compatible = "rockchip,rk3066-i2s";
  reg = <0x1011a000 0x2000>;
  interrupts = <0 32 4>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2s1_bus>;
  clocks = <&cru 76>, <&cru 455>;
  clock-names = "i2s_clk", "i2s_hclk";
  dmas = <&dmac1_s 6>, <&dmac1_s 7>;
  dma-names = "tx", "rx";
  rockchip,playback-channels = <2>;
  rockchip,capture-channels = <2>;
  #sound-dai-cells = <0>;
  status = "disabled";
 };

 i2s2: i2s@1011c000 {
  compatible = "rockchip,rk3066-i2s";
  reg = <0x1011c000 0x2000>;
  interrupts = <0 20 4>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2s2_bus>;
  clocks = <&cru 77>, <&cru 456>;
  clock-names = "i2s_clk", "i2s_hclk";
  dmas = <&dmac1_s 9>, <&dmac1_s 10>;
  dma-names = "tx", "rx";
  rockchip,playback-channels = <2>;
  rockchip,capture-channels = <2>;
  #sound-dai-cells = <0>;
  status = "disabled";
 };

 cru: clock-controller@20000000 {
  compatible = "rockchip,rk3066a-cru";
  reg = <0x20000000 0x1000>;
  clocks = <&xin24m>;
  clock-names = "xin24m";
  rockchip,grf = <&grf>;
  #clock-cells = <1>;
  #reset-cells = <1>;
  assigned-clocks = <&cru 3>, <&cru 4>,
      <&cru 203>, <&cru 468>,
      <&cru 350>, <&cru 204>,
      <&cru 469>, <&cru 351>;
  assigned-clock-rates = <400000000>, <594000000>,
           <300000000>, <150000000>,
           <75000000>, <300000000>,
           <150000000>, <75000000>;
 };

 timer2: timer@2000e000 {
  compatible = "snps,dw-apb-timer";
  reg = <0x2000e000 0x100>;
  interrupts = <0 46 4>;
  clocks = <&cru 86>, <&cru 324>;
  clock-names = "timer", "pclk";
 };

 efuse: efuse@20010000 {
  compatible = "rockchip,rk3066a-efuse";
  reg = <0x20010000 0x4000>;
  #address-cells = <1>;
  #size-cells = <1>;
  clocks = <&cru 347>;
  clock-names = "pclk_efuse";

  cpu_leakage: cpu_leakage@17 {
   reg = <0x17 0x1>;
  };
 };

 timer0: timer@20038000 {
  compatible = "snps,dw-apb-timer";
  reg = <0x20038000 0x100>;
  interrupts = <0 44 4>;
  clocks = <&cru 84>, <&cru 322>;
  clock-names = "timer", "pclk";
 };

 timer1: timer@2003a000 {
  compatible = "snps,dw-apb-timer";
  reg = <0x2003a000 0x100>;
  interrupts = <0 45 4>;
  clocks = <&cru 85>, <&cru 323>;
  clock-names = "timer", "pclk";
 };

 tsadc: tsadc@20060000 {
  compatible = "rockchip,rk3066-tsadc";
  reg = <0x20060000 0x100>;
  clocks = <&cru 93>, <&cru 349>;
  clock-names = "saradc", "apb_pclk";
  interrupts = <0 21 4>;
  #io-channel-cells = <1>;
  resets = <&cru 92>;
  reset-names = "saradc-apb";
  status = "disabled";
 };

 pinctrl: pinctrl {
  compatible = "rockchip,rk3066a-pinctrl";
  rockchip,grf = <&grf>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  gpio0: gpio@20034000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x20034000 0x100>;
   interrupts = <0 54 4>;
   clocks = <&cru 341>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio1: gpio@2003c000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x2003c000 0x100>;
   interrupts = <0 55 4>;
   clocks = <&cru 342>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio2: gpio@2003e000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x2003e000 0x100>;
   interrupts = <0 56 4>;
   clocks = <&cru 343>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio3: gpio@20080000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x20080000 0x100>;
   interrupts = <0 57 4>;
   clocks = <&cru 344>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio4: gpio@20084000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x20084000 0x100>;
   interrupts = <0 58 4>;
   clocks = <&cru 345>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio6: gpio@2000a000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x2000a000 0x100>;
   interrupts = <0 60 4>;
   clocks = <&cru 346>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  pcfg_pull_default: pcfg-pull-default {
   bias-pull-pin-default;
  };

  pcfg_pull_none: pcfg-pull-none {
   bias-disable;
  };

  emac {
   emac_xfer: emac-xfer {
    rockchip,pins = <1 16 2 &pcfg_pull_none>,
      <1 17 2 &pcfg_pull_none>,
      <1 18 2 &pcfg_pull_none>,
      <1 19 2 &pcfg_pull_none>,
      <1 20 2 &pcfg_pull_none>,
      <1 21 2 &pcfg_pull_none>,
      <1 22 2 &pcfg_pull_none>,
      <1 23 2 &pcfg_pull_none>;
   };

   emac_mdio: emac-mdio {
    rockchip,pins = <1 24 2 &pcfg_pull_none>,
      <1 25 2 &pcfg_pull_none>;
   };
  };

  emmc {
   emmc_clk: emmc-clk {
    rockchip,pins = <3 31 2 &pcfg_pull_default>;
   };

   emmc_cmd: emmc-cmd {
    rockchip,pins = <4 9 2 &pcfg_pull_default>;
   };

   emmc_rst: emmc-rst {
    rockchip,pins = <4 10 2 &pcfg_pull_default>;
   };







  };

  hdmi {
   hdmi_hpd: hdmi-hpd {
    rockchip,pins = <0 0 1 &pcfg_pull_default>;
   };

   hdmii2c_xfer: hdmii2c-xfer {
    rockchip,pins = <0 1 1 &pcfg_pull_none>,
      <0 2 1 &pcfg_pull_none>;
   };
  };

  i2c0 {
   i2c0_xfer: i2c0-xfer {
    rockchip,pins = <2 28 1 &pcfg_pull_none>,
      <2 29 1 &pcfg_pull_none>;
   };
  };

  i2c1 {
   i2c1_xfer: i2c1-xfer {
    rockchip,pins = <2 30 1 &pcfg_pull_none>,
      <2 31 1 &pcfg_pull_none>;
   };
  };

  i2c2 {
   i2c2_xfer: i2c2-xfer {
    rockchip,pins = <3 0 1 &pcfg_pull_none>,
      <3 1 1 &pcfg_pull_none>;
   };
  };

  i2c3 {
   i2c3_xfer: i2c3-xfer {
    rockchip,pins = <3 2 2 &pcfg_pull_none>,
      <3 3 2 &pcfg_pull_none>;
   };
  };

  i2c4 {
   i2c4_xfer: i2c4-xfer {
    rockchip,pins = <3 4 1 &pcfg_pull_none>,
      <3 5 1 &pcfg_pull_none>;
   };
  };

  pwm0 {
   pwm0_out: pwm0-out {
    rockchip,pins = <0 3 1 &pcfg_pull_none>;
   };
  };

  pwm1 {
   pwm1_out: pwm1-out {
    rockchip,pins = <0 4 1 &pcfg_pull_none>;
   };
  };

  pwm2 {
   pwm2_out: pwm2-out {
    rockchip,pins = <0 30 1 &pcfg_pull_none>;
   };
  };

  pwm3 {
   pwm3_out: pwm3-out {
    rockchip,pins = <0 31 1 &pcfg_pull_none>;
   };
  };

  spi0 {
   spi0_clk: spi0-clk {
    rockchip,pins = <1 5 2 &pcfg_pull_default>;
   };
   spi0_cs0: spi0-cs0 {
    rockchip,pins = <1 4 2 &pcfg_pull_default>;
   };
   spi0_tx: spi0-tx {
    rockchip,pins = <1 7 2 &pcfg_pull_default>;
   };
   spi0_rx: spi0-rx {
    rockchip,pins = <1 6 2 &pcfg_pull_default>;
   };
   spi0_cs1: spi0-cs1 {
    rockchip,pins = <4 15 1 &pcfg_pull_default>;
   };
  };

  spi1 {
   spi1_clk: spi1-clk {
    rockchip,pins = <2 19 2 &pcfg_pull_default>;
   };
   spi1_cs0: spi1-cs0 {
    rockchip,pins = <2 20 2 &pcfg_pull_default>;
   };
   spi1_rx: spi1-rx {
    rockchip,pins = <2 22 2 &pcfg_pull_default>;
   };
   spi1_tx: spi1-tx {
    rockchip,pins = <2 21 2 &pcfg_pull_default>;
   };
   spi1_cs1: spi1-cs1 {
    rockchip,pins = <2 23 2 &pcfg_pull_default>;
   };
  };

  uart0 {
   uart0_xfer: uart0-xfer {
    rockchip,pins = <1 0 1 &pcfg_pull_default>,
      <1 1 1 &pcfg_pull_default>;
   };

   uart0_cts: uart0-cts {
    rockchip,pins = <1 2 1 &pcfg_pull_default>;
   };

   uart0_rts: uart0-rts {
    rockchip,pins = <1 3 1 &pcfg_pull_default>;
   };
  };

  uart1 {
   uart1_xfer: uart1-xfer {
    rockchip,pins = <1 4 1 &pcfg_pull_default>,
      <1 5 1 &pcfg_pull_default>;
   };

   uart1_cts: uart1-cts {
    rockchip,pins = <1 6 1 &pcfg_pull_default>;
   };

   uart1_rts: uart1-rts {
    rockchip,pins = <1 7 1 &pcfg_pull_default>;
   };
  };

  uart2 {
   uart2_xfer: uart2-xfer {
    rockchip,pins = <1 8 1 &pcfg_pull_default>,
      <1 9 1 &pcfg_pull_default>;
   };

  };

  uart3 {
   uart3_xfer: uart3-xfer {
    rockchip,pins = <3 27 1 &pcfg_pull_default>,
      <3 28 1 &pcfg_pull_default>;
   };

   uart3_cts: uart3-cts {
    rockchip,pins = <3 29 1 &pcfg_pull_default>;
   };

   uart3_rts: uart3-rts {
    rockchip,pins = <3 30 1 &pcfg_pull_default>;
   };
  };

  sd0 {
   sd0_clk: sd0-clk {
    rockchip,pins = <3 8 1 &pcfg_pull_default>;
   };

   sd0_cmd: sd0-cmd {
    rockchip,pins = <3 9 1 &pcfg_pull_default>;
   };

   sd0_cd: sd0-cd {
    rockchip,pins = <3 14 1 &pcfg_pull_default>;
   };

   sd0_wp: sd0-wp {
    rockchip,pins = <3 15 1 &pcfg_pull_default>;
   };

   sd0_bus1: sd0-bus-width1 {
    rockchip,pins = <3 10 1 &pcfg_pull_default>;
   };

   sd0_bus4: sd0-bus-width4 {
    rockchip,pins = <3 10 1 &pcfg_pull_default>,
      <3 11 1 &pcfg_pull_default>,
      <3 12 1 &pcfg_pull_default>,
      <3 13 1 &pcfg_pull_default>;
   };
  };

  sd1 {
   sd1_clk: sd1-clk {
    rockchip,pins = <3 21 1 &pcfg_pull_default>;
   };

   sd1_cmd: sd1-cmd {
    rockchip,pins = <3 16 1 &pcfg_pull_default>;
   };

   sd1_cd: sd1-cd {
    rockchip,pins = <3 22 1 &pcfg_pull_default>;
   };

   sd1_wp: sd1-wp {
    rockchip,pins = <3 23 1 &pcfg_pull_default>;
   };

   sd1_bus1: sd1-bus-width1 {
    rockchip,pins = <3 17 1 &pcfg_pull_default>;
   };

   sd1_bus4: sd1-bus-width4 {
    rockchip,pins = <3 17 1 &pcfg_pull_default>,
      <3 18 1 &pcfg_pull_default>,
      <3 19 1 &pcfg_pull_default>,
      <3 20 1 &pcfg_pull_default>;
   };
  };

  i2s0 {
   i2s0_bus: i2s0-bus {
    rockchip,pins = <0 7 1 &pcfg_pull_default>,
      <0 8 1 &pcfg_pull_default>,
      <0 9 1 &pcfg_pull_default>,
      <0 10 1 &pcfg_pull_default>,
      <0 11 1 &pcfg_pull_default>,
      <0 12 1 &pcfg_pull_default>,
      <0 13 1 &pcfg_pull_default>,
      <0 14 1 &pcfg_pull_default>,
      <0 15 1 &pcfg_pull_default>;
   };
  };

  i2s1 {
   i2s1_bus: i2s1-bus {
    rockchip,pins = <0 16 1 &pcfg_pull_default>,
      <0 17 1 &pcfg_pull_default>,
      <0 18 1 &pcfg_pull_default>,
      <0 19 1 &pcfg_pull_default>,
      <0 20 1 &pcfg_pull_default>,
      <0 21 1 &pcfg_pull_default>;
   };
  };

  i2s2 {
   i2s2_bus: i2s2-bus {
    rockchip,pins = <0 24 1 &pcfg_pull_default>,
      <0 25 1 &pcfg_pull_default>,
      <0 26 1 &pcfg_pull_default>,
      <0 27 1 &pcfg_pull_default>,
      <0 28 1 &pcfg_pull_default>,
      <0 29 1 &pcfg_pull_default>;
   };
  };
 };
};

&gpu {
 compatible = "rockchip,rk3066-mali", "arm,mali-400";
 interrupts = <0 5 4>,
       <0 6 4>,
       <0 7 4>,
       <0 6 4>,
       <0 7 4>,
       <0 6 4>,
       <0 7 4>,
       <0 6 4>,
       <0 7 4>,
       <0 6 4>;
 interrupt-names = "gp",
     "gpmmu",
     "pp0",
     "ppmmu0",
     "pp1",
     "ppmmu1",
     "pp2",
     "ppmmu2",
     "pp3",
     "ppmmu3";
 power-domains = <&power 8>;
};

&grf {
 compatible = "rockchip,rk3066-grf", "syscon", "simple-mfd";

 usbphy: usbphy {
  compatible = "rockchip,rk3066a-usb-phy";
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";

  usbphy0: usb-phy@17c {
   reg = <0x17c>;
   clocks = <&cru 81>;
   clock-names = "phyclk";
   #clock-cells = <0>;
   #phy-cells = <0>;
  };

  usbphy1: usb-phy@188 {
   reg = <0x188>;
   clocks = <&cru 82>;
   clock-names = "phyclk";
   #clock-cells = <0>;
   #phy-cells = <0>;
  };
 };
};

&i2c0 {
 pinctrl-names = "default";
 pinctrl-0 = <&i2c0_xfer>;
};

&i2c1 {
 pinctrl-names = "default";
 pinctrl-0 = <&i2c1_xfer>;
};

&i2c2 {
 pinctrl-names = "default";
 pinctrl-0 = <&i2c2_xfer>;
};

&i2c3 {
 pinctrl-names = "default";
 pinctrl-0 = <&i2c3_xfer>;
};

&i2c4 {
 pinctrl-names = "default";
 pinctrl-0 = <&i2c4_xfer>;
};

&mmc0 {
 clock-frequency = <50000000>;
 dmas = <&dmac2 1>;
 dma-names = "rx-tx";
 max-frequency = <50000000>;
 pinctrl-names = "default";
 pinctrl-0 = <&sd0_clk &sd0_cmd &sd0_cd &sd0_bus4>;
};

&mmc1 {
 dmas = <&dmac2 3>;
 dma-names = "rx-tx";
 pinctrl-names = "default";
 pinctrl-0 = <&sd1_clk &sd1_cmd &sd1_cd &sd1_bus4>;
};

&emmc {
 dmas = <&dmac2 4>;
 dma-names = "rx-tx";
};

&pmu {
 power: power-controller {
  compatible = "rockchip,rk3066-power-controller";
  #power-domain-cells = <1>;
  #address-cells = <1>;
  #size-cells = <0>;

  power-domain@7 {
   reg = <7>;
   clocks = <&cru 195>,
     <&cru 196>,
     <&cru 190>,
     <&cru 191>,
     <&cru 461>,
     <&cru 462>,
     <&cru 80>,
     <&cru 199>,
     <&cru 470>,
     <&cru 79>,
     <&cru 202>,
     <&cru 464>,
     <&cru 473>,
     <&cru 200>,
     <&cru 465>,
     <&cru 201>,
     <&cru 466>;
   pm_qos = <&qos_lcdc0>,
     <&qos_lcdc1>,
     <&qos_cif0>,
     <&qos_cif1>,
     <&qos_ipp>,
     <&qos_rga>;
   #power-domain-cells = <0>;
  };

  power-domain@6 {
   reg = <6>;
   clocks = <&cru 206>,
     <&cru 205>,
     <&cru 472>,
     <&cru 471>;
   pm_qos = <&qos_vpu>;
   #power-domain-cells = <0>;
  };

  power-domain@8 {
   reg = <8>;
   clocks = <&cru 197>;
   pm_qos = <&qos_gpu>;
   #power-domain-cells = <0>;
  };
 };
};

&pwm0 {
 pinctrl-names = "default";
 pinctrl-0 = <&pwm0_out>;
};

&pwm1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pwm1_out>;
};

&pwm2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pwm2_out>;
};

&pwm3 {
 pinctrl-names = "default";
 pinctrl-0 = <&pwm3_out>;
};

&spi0 {
 pinctrl-names = "default";
 pinctrl-0 = <&spi0_clk &spi0_tx &spi0_rx &spi0_cs0>;
};

&spi1 {
 pinctrl-names = "default";
 pinctrl-0 = <&spi1_clk &spi1_tx &spi1_rx &spi1_cs0>;
};

&uart0 {
 compatible = "rockchip,rk3066-uart", "snps,dw-apb-uart";
 dmas = <&dmac1_s 0>, <&dmac1_s 1>;
 dma-names = "tx", "rx";
 pinctrl-names = "default";
 pinctrl-0 = <&uart0_xfer>;
};

&uart1 {
 compatible = "rockchip,rk3066-uart", "snps,dw-apb-uart";
 dmas = <&dmac1_s 2>, <&dmac1_s 3>;
 dma-names = "tx", "rx";
 pinctrl-names = "default";
 pinctrl-0 = <&uart1_xfer>;
};

&uart2 {
 compatible = "rockchip,rk3066-uart", "snps,dw-apb-uart";
 dmas = <&dmac2 6>, <&dmac2 7>;
 dma-names = "tx", "rx";
 pinctrl-names = "default";
 pinctrl-0 = <&uart2_xfer>;
};

&uart3 {
 compatible = "rockchip,rk3066-uart", "snps,dw-apb-uart";
 dmas = <&dmac2 8>, <&dmac2 9>;
 dma-names = "tx", "rx";
 pinctrl-names = "default";
 pinctrl-0 = <&uart3_xfer>;
};

&vpu {
 power-domains = <&power 6>;
};

&wdt {
 compatible = "rockchip,rk3066-wdt", "snps,dw-wdt";
};

&emac {
 compatible = "rockchip,rk3066-emac";
};
# 10 "arch/arm/boot/dts/rk3066a-bqcurie2.dts" 2

/ {
 model = "bq Curie 2";
 compatible = "mundoreader,bq-curie2", "rockchip,rk3066a";

 aliases {
  mmc0 = &mmc0;
  mmc1 = &mmc1;
 };

 memory@60000000 {
  device_type = "memory";
  reg = <0x60000000 0x40000000>;
 };

 vdd_log: vdd-log {
  compatible = "pwm-regulator";
  pwms = <&pwm3 0 1000>;
  regulator-name = "vdd_log";
  regulator-min-microvolt = <1200000>;
  regulator-max-microvolt = <1200000>;
  regulator-always-on;
  voltage-table = <1000000 100>,
    <1200000 42>;
  status = "okay";
 };

 vcc_sd0: fixed-regulator {
  compatible = "regulator-fixed";
  regulator-name = "sdmmc-supply";
  regulator-min-microvolt = <3000000>;
  regulator-max-microvolt = <3000000>;
  gpio = <&gpio3 7 1>;
  startup-delay-us = <100000>;
  vin-supply = <&vcc_io>;
 };

 gpio-keys {
  compatible = "gpio-keys";
  autorepeat;

  key-power {
   gpios = <&gpio6 2 1>;
   linux,code = <116>;
   label = "GPIO Key Power";
   linux,input-type = <1>;
   wakeup-source;
   debounce-interval = <100>;
  };
  key-volume-down {
   gpios = <&gpio4 21 1>;
   linux,code = <114>;
   label = "GPIO Key Vol-";
   linux,input-type = <1>;
   debounce-interval = <100>;
  };

 };
};

&cpu0 {
 cpu-supply = <&vdd_arm>;
};

&cpu1 {
 cpu-supply = <&vdd_arm>;
};

&i2c1 {
 status = "okay";
 clock-frequency = <400000>;

 tps: tps@2d {
  reg = <0x2d>;

  interrupt-parent = <&gpio6>;
  interrupts = <6 8>;

  vcc5-supply = <&vcc_io>;
  vcc6-supply = <&vcc_io>;

  regulators {
   vcc_rtc: regulator@0 {
    regulator-name = "vcc_rtc";
    regulator-always-on;
   };

   vcc_io: regulator@1 {
    regulator-name = "vcc_io";
    regulator-always-on;
   };

   vdd_arm: regulator@2 {
    regulator-name = "vdd_arm";
    regulator-min-microvolt = <600000>;
    regulator-max-microvolt = <1500000>;
    regulator-boot-on;
    regulator-always-on;
   };

   vcc_ddr: regulator@3 {
    regulator-name = "vcc_ddr";
    regulator-min-microvolt = <600000>;
    regulator-max-microvolt = <1500000>;
    regulator-boot-on;
    regulator-always-on;
   };

   vcc18_cif: regulator@5 {
    regulator-name = "vcc18_cif";
    regulator-always-on;
   };

   vdd_11: regulator@6 {
    regulator-name = "vdd_11";
    regulator-always-on;
   };

   vcc_25: regulator@7 {
    regulator-name = "vcc_25";
    regulator-always-on;
   };

   vcc_18: regulator@8 {
    regulator-name = "vcc_18";
    regulator-always-on;
   };

   vcc25_hdmi: regulator@9 {
    regulator-name = "vcc25_hdmi";
    regulator-always-on;
   };

   vcca_33: regulator@10 {
    regulator-name = "vcca_33";
    regulator-always-on;
   };

   vcc_tp: regulator@11 {
    regulator-name = "vcc_tp";
    regulator-always-on;
   };

   vcc28_cif: regulator@12 {
    regulator-name = "vcc28_cif";
    regulator-always-on;
   };
  };
 };
};


# 1 "arch/arm/boot/dts/tps65910.dtsi" 1
# 11 "arch/arm/boot/dts/tps65910.dtsi"
&tps {
 compatible = "ti,tps65910";

 regulators {
  #address-cells = <1>;
  #size-cells = <0>;

  vrtc_reg: regulator@0 {
   reg = <0>;
   regulator-compatible = "vrtc";
  };

  vio_reg: regulator@1 {
   reg = <1>;
   regulator-compatible = "vio";
  };

  vdd1_reg: regulator@2 {
   reg = <2>;
   regulator-compatible = "vdd1";
  };

  vdd2_reg: regulator@3 {
   reg = <3>;
   regulator-compatible = "vdd2";
  };

  vdd3_reg: regulator@4 {
   reg = <4>;
   regulator-compatible = "vdd3";
  };

  vdig1_reg: regulator@5 {
   reg = <5>;
   regulator-compatible = "vdig1";
  };

  vdig2_reg: regulator@6 {
   reg = <6>;
   regulator-compatible = "vdig2";
  };

  vpll_reg: regulator@7 {
   reg = <7>;
   regulator-compatible = "vpll";
  };

  vdac_reg: regulator@8 {
   reg = <8>;
   regulator-compatible = "vdac";
  };

  vaux1_reg: regulator@9 {
   reg = <9>;
   regulator-compatible = "vaux1";
  };

  vaux2_reg: regulator@10 {
   reg = <10>;
   regulator-compatible = "vaux2";
  };

  vaux33_reg: regulator@11 {
   reg = <11>;
   regulator-compatible = "vaux33";
  };

  vmmc_reg: regulator@12 {
   reg = <12>;
   regulator-compatible = "vmmc";
  };

  vbb_reg: regulator@13 {
   reg = <13>;
   regulator-compatible = "vbb";
  };
 };
};
# 163 "arch/arm/boot/dts/rk3066a-bqcurie2.dts" 2

&mmc0 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&sd0_clk>, <&sd0_cmd>, <&sd0_cd>, <&sd0_bus4>;
 vmmc-supply = <&vcc_sd0>;
 bus-width = <4>;
 cap-mmc-highspeed;
 cap-sd-highspeed;
 disable-wp;
};

&mmc1 {
 status = "okay";
 non-removable;

 pinctrl-names = "default";
 pinctrl-0 = <&sd1_clk &sd1_cmd &sd1_bus4>;

 bus-width = <4>;
};

&pwm3 {
 status = "okay";
};

&uart0 {
 status = "okay";
};

&uart1 {
 status = "okay";
};

&uart2 {
 status = "okay";
};

&uart3 {
 status = "okay";
};

&wdt {
 status = "okay";
};
