#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Dec 16 14:52:17 2020
# Process ID: 18732
# Current directory: c:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.runs/impl_1/.Xil/Vivado-10272-DESKTOP-BAT3C69/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1
# Command line: vivado.exe -log dbg_hub.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source dbg_hub.tcl
# Log file: c:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.runs/impl_1/.Xil/Vivado-10272-DESKTOP-BAT3C69/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/dbg_hub.vds
# Journal file: c:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.runs/impl_1/.Xil/Vivado-10272-DESKTOP-BAT3C69/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1\vivado.jou
#-----------------------------------------------------------
source dbg_hub.tcl -notrace
Command: synth_design -top dbg_hub -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21072
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1193.152 ; gain = 66.930
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dbg_hub' [c:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.runs/impl_1/.Xil/Vivado-10272-DESKTOP-BAT3C69/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/synth/dbg_hub.v:58]
INFO: [Synth 8-6157] synthesizing module 'BSCANE2' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:884]
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2' (1#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:884]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (4#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'dbg_hub' (51#1) [c:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.runs/impl_1/.Xil/Vivado-10272-DESKTOP-BAT3C69/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/synth/dbg_hub.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1381.992 ; gain = 255.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1385.715 ; gain = 259.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1385.715 ; gain = 259.492
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1397.133 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.runs/impl_1/.Xil/Vivado-10272-DESKTOP-BAT3C69/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/dbg_hub_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.runs/impl_1/.Xil/Vivado-10272-DESKTOP-BAT3C69/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/dbg_hub_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.runs/impl_1/.Xil/Vivado-10272-DESKTOP-BAT3C69/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/constraints/xsdbm_cc_early.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.runs/impl_1/.Xil/Vivado-10272-DESKTOP-BAT3C69/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/constraints/xsdbm_cc_early.xdc] for cell 'inst'
Parsing XDC File [c:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.runs/impl_1/.Xil/Vivado-10272-DESKTOP-BAT3C69/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/dont_touch.xdc]
Finished Parsing XDC File [c:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.runs/impl_1/.Xil/Vivado-10272-DESKTOP-BAT3C69/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/dont_touch.xdc]
Parsing XDC File [c:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.runs/impl_1/.Xil/Vivado-10272-DESKTOP-BAT3C69/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/constraints/xsdbm_cc_late.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.runs/impl_1/.Xil/Vivado-10272-DESKTOP-BAT3C69/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/constraints/xsdbm_cc_late.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.runs/impl_1/.Xil/Vivado-10272-DESKTOP-BAT3C69/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/constraints/xsdbm_cc_late.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dbg_hub_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dbg_hub_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.runs/impl_1/.Xil/Vivado-10272-DESKTOP-BAT3C69/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/constraints/xsdbm_gc_late.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.runs/impl_1/.Xil/Vivado-10272-DESKTOP-BAT3C69/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/constraints/xsdbm_gc_late.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1492.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1493.289 ; gain = 0.559
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1493.289 ; gain = 367.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1493.289 ; gain = 367.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  c:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.runs/impl_1/.Xil/Vivado-10272-DESKTOP-BAT3C69/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1493.289 ; gain = 367.066
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'id_state_reg' in module 'xsdbm_v3_0_0_bscan_switch'
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbm_v3_0_0_bus_ctl'
INFO: [Synth 8-802] inferred FSM for state register 'SWITCH_N_EXT_BSCAN.id_state_reg' in module 'xsdbm_v3_0_0_xsdbm_id'
INFO: [Synth 8-6159] Found Keep on FSM register 'id_state_reg' in module 'xsdbm_v3_0_0_bscan_switch', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  InitSt |             00000000000000000001 |                            00000
                 ResetSt |             00000000000000000010 |                            00001
                  IdleSt |             00000000000000000100 |                            00010
                ClrErrSt |             00000000000000001000 |                            00011
            WriteStartSt |             00000000000000010000 |                            01111
               WriteWdSt |             00000000000000100000 |                            10000
              WriteAckSt |             00000000000001000000 |                            10001
              WriteErrSt |             00000000000010000000 |                            10011
              WriteIncSt |             00000000000100000000 |                            10010
             ReadStartSt |             00000000001000000000 |                            00100
             ReadFlushSt |             00000000010000000000 |                            00101
                ReadWdSt |             00000000100000000000 |                            00110
               ReadAckSt |             00000001000000000000 |                            00111
               ReadErrSt |             00000010000000000000 |                            01000
            ReadBStartSt |             00000100000000000000 |                            01001
              ReadWaitSt |             00001000000000000000 |                            01100
              ReadStopSt |             00010000000000000000 |                            01101
              ReadNextSt |             00100000000000000000 |                            01010
           ReadNextAckSt |             01000000000000000000 |                            01011
              ReadBErrSt |             10000000000000000000 |                            01110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'xsdbm_v3_0_0_bus_ctl'
INFO: [Synth 8-6159] Found Keep on FSM register 'SWITCH_N_EXT_BSCAN.id_state_reg' in module 'xsdbm_v3_0_0_xsdbm_id', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1493.289 ; gain = 367.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 44    
+---XORs : 
	                4 Bit    Wide XORs := 4     
	                3 Bit    Wide XORs := 4     
	                2 Bit    Wide XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               28 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 34    
	                3 Bit    Registers := 17    
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 99    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 10    
	  20 Input   20 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 23    
	   2 Input   16 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 3     
	   3 Input    5 Bit        Muxes := 1     
	  20 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 5     
	   3 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	  20 Input    3 Bit        Muxes := 5     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 16    
	   4 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	  20 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 43    
	   3 Input    1 Bit        Muxes := 2     
	  16 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 2     
	  20 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1493.289 ; gain = 367.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+----------------------+-----------------------------------------------------------+---------------+----------------+
|Module Name           | RTL Object                                                | Depth x Width | Implemented As | 
+----------------------+-----------------------------------------------------------+---------------+----------------+
|xsdbm_v3_0_0_bus_ctl  | auto_sl_drdy                                              | 32x1          | LUT            | 
|xsdbm_v3_0_0_bus_ctl  | auto_sl_drdy                                              | 32x1          | LUT            | 
|xsdbm_v3_0_0_bus_ctl  | inc_addr_r                                                | 32x1          | LUT            | 
|xsdbm_v3_0_0_bus_ctl  | inc_addr_r                                                | 32x1          | LUT            | 
|xsdbm_v3_0_0_bus_ctl  | dec_wdc_r                                                 | 32x1          | LUT            | 
|xsdbm_v3_0_0_bus_ctl  | dec_wdc_r                                                 | 32x1          | LUT            | 
|xsdbm_v3_0_0_bus_ctl  | sl_den_r                                                  | 32x1          | LUT            | 
|xsdbm_v3_0_0_bus_ctl  | sl_dwe_r                                                  | 32x1          | LUT            | 
|xsdbm_v3_0_0_bus_ctl  | sl_rdmux_sel_r                                            | 32x1          | LUT            | 
|xsdbm_v3_0_0_bus_ctl  | sl_berr_r                                                 | 32x1          | LUT            | 
|xsdbm_v3_0_0_bus_ctl  | ma_err_r                                                  | 32x2          | LUT            | 
|xsdbm_v3_0_0_bus_ctl  | timer_rst                                                 | 32x1          | LUT            | 
|xsdbm_v3_0_0_xsdbm_id | CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r       | 32x2          | LUT            | 
|xsdbm_v3_0_0_xsdbm_id | CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r      | 32x1          | LUT            | 
|xsdbm_v3_0_0_xsdbm_id | CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy   | 32x1          | LUT            | 
|xsdbm_v3_0_0_xsdbm_id | CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy   | 32x1          | LUT            | 
|xsdbm_v3_0_0_xsdbm_id | CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst      | 32x1          | LUT            | 
|xsdbm_v3_0_0_xsdbm_id | CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r     | 32x1          | LUT            | 
|xsdbm_v3_0_0_xsdbm_id | CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r     | 32x1          | LUT            | 
|xsdbm_v3_0_0_xsdbm_id | CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r      | 32x1          | LUT            | 
|xsdbm_v3_0_0_xsdbm_id | CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r      | 32x1          | LUT            | 
|xsdbm_v3_0_0_xsdbm_id | CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r       | 32x1          | LUT            | 
|xsdbm_v3_0_0_xsdbm_id | CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r       | 32x1          | LUT            | 
|xsdbm_v3_0_0_xsdbm_id | CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r | 32x1          | LUT            | 
+----------------------+-----------------------------------------------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping	Report (see note below)
+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+
|Module Name                                                                                                                 | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives  | 
+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+
|inst/\BSCANID.u_xsdbm_id /\CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 16              | RAM32M x 3	 | 
|inst/\BSCANID.u_xsdbm_id /\CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 16              | RAM32M x 3	 | 
+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
