
---------- Begin Simulation Statistics ----------
final_tick                               688291876000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  77087                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701716                       # Number of bytes of host memory used
host_op_rate                                    77318                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8834.25                       # Real time elapsed on the host
host_tick_rate                               77911715                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   681007098                       # Number of instructions simulated
sim_ops                                     683044706                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.688292                       # Number of seconds simulated
sim_ticks                                688291876000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.404919                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               85826801                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           101684596                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8753009                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        133289749                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          14363624                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       14494682                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          131058                       # Number of indirect misses.
system.cpu0.branchPred.lookups              171745569                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1083812                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018211                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5578735                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 151196955                       # Number of branches committed
system.cpu0.commit.bw_lim_events             22634614                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058519                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       87200932                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           623616531                       # Number of instructions committed
system.cpu0.commit.committedOps             624636031                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1151453431                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.542476                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.387337                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    872260402     75.75%     75.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    159515606     13.85%     89.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     42407511      3.68%     93.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     32048950      2.78%     96.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     14727625      1.28%     97.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4527356      0.39%     97.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1785208      0.16%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1546159      0.13%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     22634614      1.97%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1151453431                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            13130261                       # Number of function calls committed.
system.cpu0.commit.int_insts                604932072                       # Number of committed integer instructions.
system.cpu0.commit.loads                    190145142                       # Number of loads committed
system.cpu0.commit.membars                    2037606                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037612      0.33%      0.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       347101877     55.57%     55.89% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4400507      0.70%     56.60% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1542070      0.25%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      191163345     30.60%     87.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      78390570     12.55%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        624636031                       # Class of committed instruction
system.cpu0.commit.refs                     269553943                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  623616531                       # Number of Instructions Simulated
system.cpu0.committedOps                    624636031                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.187984                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.187984                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            245968785                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3182948                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            83901639                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             724609801                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               405926723                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                504259344                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5587920                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             10023546                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4601475                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  171745569                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                129190689                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    749346398                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2971429                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           73                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     744960621                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 231                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          655                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               17524550                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.125870                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         408234615                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         100190425                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.545973                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1166344247                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.639589                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.878767                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               629034873     53.93%     53.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               402003116     34.47%     88.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                83528661      7.16%     95.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                38931965      3.34%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 6624057      0.57%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4726692      0.41%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  472530      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1019379      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2974      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1166344247                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      198118781                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5651071                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               161641820                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.513990                       # Inst execution rate
system.cpu0.iew.exec_refs                   317371854                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  96350419                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              178671987                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            220706389                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021173                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2559761                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            99625557                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          711811914                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            221021435                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4505619                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            701320060                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                801785                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             10858234                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5587920                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             13020060                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       283546                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        15910248                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        10092                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        10528                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4291776                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     30561247                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     20216745                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         10528                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       693512                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4957559                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                305450482                       # num instructions consuming a value
system.cpu0.iew.wb_count                    692901325                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.839451                       # average fanout of values written-back
system.cpu0.iew.wb_producers                256410690                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.507820                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     692972716                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               864820795                       # number of integer regfile reads
system.cpu0.int_regfile_writes              441432728                       # number of integer regfile writes
system.cpu0.ipc                              0.457042                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.457042                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038558      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            378797260     53.67%     53.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4405344      0.62%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1542752      0.22%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           223226854     31.63%     86.43% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           95814860     13.57%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             705825680                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2525904                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003579                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 455338     18.03%     18.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  1322      0.05%     18.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 428994     16.98%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     35.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1381824     54.71%     89.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               258422     10.23%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             706312970                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2580707470                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    692901274                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        798997428                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 708752820                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                705825680                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059094                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       87175798                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           186068                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           575                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     21288976                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1166344247                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.605161                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.849725                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          666156660     57.11%     57.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          344030786     29.50%     86.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          123721753     10.61%     97.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           21573082      1.85%     99.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7358464      0.63%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1388243      0.12%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1679245      0.14%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             306511      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             129503      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1166344247                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.517292                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         12471376                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         6679556                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           220706389                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           99625557                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    878                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1364463028                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12721449                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              199775448                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            399040235                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7662081                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               412898695                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              20154742                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                23778                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            890995348                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             720512496                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          461117412                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                501299724                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              18625104                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5587920                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             46684891                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                62077109                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       890995304                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         97569                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2875                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 17834537                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2863                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1840644834                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1438578832                       # The number of ROB writes
system.cpu0.timesIdled                       12436396                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  845                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            74.087093                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7324027                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9885699                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1129497                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         11367072                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            793113                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         956200                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          163087                       # Number of indirect misses.
system.cpu1.branchPred.lookups               13750908                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        10157                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017935                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           657396                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10114735                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2699656                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054462                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        9817960                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57390567                       # Number of instructions committed
system.cpu1.commit.committedOps              58408675                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    244159403                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.239224                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.050726                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    223138497     91.39%     91.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9801425      4.01%     95.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3700780      1.52%     96.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1987722      0.81%     97.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1350709      0.55%     98.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       840795      0.34%     98.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       440268      0.18%     98.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       199551      0.08%     98.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2699656      1.11%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    244159403                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1442956                       # Number of function calls committed.
system.cpu1.commit.int_insts                 55972762                       # Number of committed integer instructions.
system.cpu1.commit.loads                     14460851                       # Number of loads committed
system.cpu1.commit.membars                    2035986                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035986      3.49%      3.49% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        34547388     59.15%     62.63% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         248003      0.42%     63.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          493477      0.84%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       15478786     26.50%     90.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5605023      9.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         58408675                       # Class of committed instruction
system.cpu1.commit.refs                      21083821                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57390567                       # Number of Instructions Simulated
system.cpu1.committedOps                     58408675                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.296389                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.296389                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            201620528                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               478732                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6700302                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              72115029                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 9438237                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 31569862                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                657720                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               974416                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2547377                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   13750908                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9941374                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    233530729                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                94770                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      78338491                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2259642                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.055768                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          11173173                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           8117140                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.317710                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         245833724                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.324494                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.790047                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               195939373     79.70%     79.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                31843958     12.95%     92.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11448276      4.66%     97.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3727738      1.52%     98.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1022666      0.42%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1353510      0.55%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  497976      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       7      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     220      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           245833724                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         738492                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              696763                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11307505                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.257369                       # Inst execution rate
system.cpu1.iew.exec_refs                    22538773                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6806834                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              167154315                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             16577511                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1188201                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           795117                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7542555                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           68216841                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             15731939                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           655228                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             63460108                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                987041                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4095815                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                657720                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6393963                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        35724                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          744276                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5535                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          344                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          505                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2116660                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       919585                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           344                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        80153                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        616610                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 37663891                       # num instructions consuming a value
system.cpu1.iew.wb_count                     62946583                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.814716                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30685385                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.255287                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      62975665                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80963065                       # number of integer regfile reads
system.cpu1.int_regfile_writes               44596006                       # number of integer regfile writes
system.cpu1.ipc                              0.232754                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.232754                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036086      3.18%      3.18% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38661393     60.30%     63.48% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              248028      0.39%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               493520      0.77%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            16864082     26.30%     90.93% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5812215      9.07%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              64115336                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1965063                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030649                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 293095     14.92%     14.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  5048      0.26%     15.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 413710     21.05%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     36.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1094632     55.70%     91.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               158574      8.07%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              64044297                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         376155602                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     62946571                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         78025299                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  64653295                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 64115336                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3563546                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        9808165                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           126171                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        509084                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5968285                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    245833724                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.260808                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.741950                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          206288939     83.91%     83.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           25789784     10.49%     94.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8269248      3.36%     97.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2080071      0.85%     98.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2427373      0.99%     99.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             349765      0.14%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             375875      0.15%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             188076      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              64593      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      245833724                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.260027                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7558930                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1462905                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            16577511                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7542555                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    100                       # number of misc regfile reads
system.cpu1.numCycles                       246572216                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1129994335                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              180445622                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             41367219                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6864324                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11146843                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2633097                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                22003                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             90687928                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              70867097                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           50472925                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 31817062                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              11931316                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                657720                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             21747516                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 9105706                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        90687916                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         18961                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               608                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13695513                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           608                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   309686135                       # The number of ROB reads
system.cpu1.rob.rob_writes                  138130930                       # The number of ROB writes
system.cpu1.timesIdled                          41229                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          7373257                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              5020797                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            16941500                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              79670                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2329879                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9545597                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      19055605                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1023191                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       269706                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     37098257                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5854856                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     74172917                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6124562                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 688291876000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7525674                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2329612                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7180302                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              364                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            269                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2019142                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2019140                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7525676                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           237                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     28600416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               28600416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    759963264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               759963264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              533                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9545688                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9545688    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9545688                       # Request fanout histogram
system.membus.respLayer1.occupancy        49658146204                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         30547700717                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   688291876000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 688291876000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 688291876000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 688291876000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 688291876000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   688291876000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 688291876000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 688291876000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 688291876000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 688291876000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1060121250                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1289117779.760513                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      1309500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3428022000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   681931148500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6360727500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 688291876000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    113377661                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       113377661                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    113377661                       # number of overall hits
system.cpu0.icache.overall_hits::total      113377661                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     15813027                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      15813027                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     15813027                       # number of overall misses
system.cpu0.icache.overall_misses::total     15813027                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 279656737999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 279656737999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 279656737999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 279656737999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    129190688                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    129190688                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    129190688                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    129190688                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.122401                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.122401                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.122401                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.122401                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 17685.212199                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17685.212199                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 17685.212199                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17685.212199                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2138                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               35                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    61.085714                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     14240391                       # number of writebacks
system.cpu0.icache.writebacks::total         14240391                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1572602                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1572602                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1572602                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1572602                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     14240425                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     14240425                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     14240425                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     14240425                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 247201067499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 247201067499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 247201067499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 247201067499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.110228                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.110228                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.110228                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.110228                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 17359.107435                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 17359.107435                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 17359.107435                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 17359.107435                       # average overall mshr miss latency
system.cpu0.icache.replacements              14240391                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    113377661                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      113377661                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     15813027                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     15813027                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 279656737999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 279656737999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    129190688                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    129190688                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.122401                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.122401                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 17685.212199                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17685.212199                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1572602                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1572602                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     14240425                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     14240425                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 247201067499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 247201067499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.110228                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.110228                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 17359.107435                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 17359.107435                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 688291876000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999914                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          127617985                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         14240392                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.961690                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999914                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        272621800                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       272621800                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 688291876000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    240945393                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       240945393                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    240945393                       # number of overall hits
system.cpu0.dcache.overall_hits::total      240945393                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     37309844                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      37309844                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     37309844                       # number of overall misses
system.cpu0.dcache.overall_misses::total     37309844                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1203514891745                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1203514891745                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1203514891745                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1203514891745                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    278255237                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    278255237                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    278255237                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    278255237                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.134085                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.134085                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.134085                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.134085                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 32257.301632                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32257.301632                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 32257.301632                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32257.301632                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     15609080                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        73942                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           952370                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1171                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    16.389722                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    63.144321                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     21382642                       # number of writebacks
system.cpu0.dcache.writebacks::total         21382642                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     16323006                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     16323006                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     16323006                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     16323006                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     20986838                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     20986838                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     20986838                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     20986838                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 493968675834                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 493968675834                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 493968675834                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 493968675834                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.075423                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.075423                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.075423                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.075423                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 23537.070036                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23537.070036                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 23537.070036                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23537.070036                       # average overall mshr miss latency
system.cpu0.dcache.replacements              21382642                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    176835545                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      176835545                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     23030954                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     23030954                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 714637187000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 714637187000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    199866499                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    199866499                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.115232                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.115232                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 31029.421838                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31029.421838                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7160992                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7160992                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     15869962                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     15869962                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 357616104500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 357616104500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.079403                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.079403                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 22534.150019                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22534.150019                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     64109848                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      64109848                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     14278890                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     14278890                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 488877704745                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 488877704745                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     78388738                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     78388738                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.182155                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.182155                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 34237.794727                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34237.794727                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      9162014                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      9162014                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5116876                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5116876                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 136352571334                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 136352571334                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.065276                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.065276                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26647.620801                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26647.620801                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1095                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1095                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          811                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          811                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6231000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6231000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.425498                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.425498                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7683.107275                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7683.107275                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          801                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          801                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           10                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       472500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       472500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005247                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005247                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        47250                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        47250                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1689                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1689                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          160                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          160                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       794000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       794000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1849                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1849                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.086533                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.086533                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4962.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4962.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          160                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          160                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       634000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       634000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.086533                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.086533                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3962.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3962.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       610388                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         610388                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       407823                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       407823                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31785404500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31785404500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018211                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018211                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.400529                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.400529                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 77939.215052                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 77939.215052                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       407823                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       407823                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  31377581500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  31377581500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.400529                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.400529                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 76939.215052                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 76939.215052                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 688291876000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.973248                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          262953547                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         21394378                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.290778                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.973248                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999164                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999164                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        579948816                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       579948816                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 688291876000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            13238695                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            18222456                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               50261                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              227042                       # number of demand (read+write) hits
system.l2.demand_hits::total                 31738454                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           13238695                       # number of overall hits
system.l2.overall_hits::.cpu0.data           18222456                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              50261                       # number of overall hits
system.l2.overall_hits::.cpu1.data             227042                       # number of overall hits
system.l2.overall_hits::total                31738454                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1001727                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3159212                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3311                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1168345                       # number of demand (read+write) misses
system.l2.demand_misses::total                5332595                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1001727                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3159212                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3311                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1168345                       # number of overall misses
system.l2.overall_misses::total               5332595                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  83450981997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 279873296927                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    300036497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 121031738582                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     484656054003                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  83450981997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 279873296927                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    300036497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 121031738582                       # number of overall miss cycles
system.l2.overall_miss_latency::total    484656054003                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        14240422                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        21381668                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           53572                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1395387                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             37071049                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       14240422                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       21381668                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          53572                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1395387                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            37071049                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.070344                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.147753                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.061805                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.837291                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.143848                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.070344                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.147753                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.061805                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.837291                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.143848                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83307.110617                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 88589.590356                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90618.090305                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103592.465053                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90885.592100                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83307.110617                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 88589.590356                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90618.090305                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103592.465053                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90885.592100                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             448886                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     15301                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.337037                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4120524                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2329612                       # number of writebacks
system.l2.writebacks::total                   2329612                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          99443                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           8508                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              107973                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         99443                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          8508                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             107973                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1001715                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3059769                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3301                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1159837                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5224622                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1001715                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3059769                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3301                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1159837                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4469681                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9694303                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  73433022497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 242441672654                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    266420997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 108938439617                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 425079555765                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  73433022497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 242441672654                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    266420997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 108938439617                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 424060385744                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 849139941509                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.070343                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.143102                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.061618                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.831194                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.140935                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.070343                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.143102                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.061618                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.831194                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.261506                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73307.300477                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 79235.286276                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80709.178128                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93925.646118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81360.824910                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73307.300477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 79235.286276                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80709.178128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93925.646118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94874.865957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87591.644444                       # average overall mshr miss latency
system.l2.replacements                       15220165                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6663252                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6663252                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6663252                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6663252                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     30288561                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         30288561                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     30288561                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     30288561                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4469681                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4469681                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 424060385744                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 424060385744                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94874.865957                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94874.865957                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            75                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 90                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       543000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       149000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       692000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           78                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               94                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.961538                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.937500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.957447                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         7240                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  9933.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7688.888889                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           75                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            90                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1509000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       302000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1811000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.961538                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.937500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.957447                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20120                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20133.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20122.222222                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        99500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       101000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       200500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19900                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20200                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20050                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4202322                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           101044                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4303366                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1311673                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         753123                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2064796                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 112932341276                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  76645514843                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  189577856119                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5513995                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       854167                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6368162                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.237881                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.881705                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.324237                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 86097.938492                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101770.248476                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91814.327478                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        43734                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2574                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            46308                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1267939                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       750549                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2018488                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  96924491382                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  68963875852                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 165888367234                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.229949                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.878691                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.316966                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 76442.550771                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91884.574960                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82184.470373                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      13238695                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         50261                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           13288956                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1001727                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3311                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1005038                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  83450981997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    300036497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  83751018494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     14240422                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        53572                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14293994                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.070344                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.061805                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.070312                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83307.110617                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90618.090305                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83331.195929                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            22                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1001715                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3301                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1005016                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  73433022497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    266420997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  73699443494                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.070343                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.061618                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.070310                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73307.300477                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80709.178128                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73331.612128                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     14020134                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       125998                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          14146132                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1847539                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       415222                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2262761                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 166940955651                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  44386223739                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 211327179390                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     15867673                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       541220                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      16408893                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.116434                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.767196                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.137898                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 90358.555706                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106897.572236                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93393.504391                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        55709                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         5934                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        61643                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1791830                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       409288                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2201118                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 145517181272                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  39974563765                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 185491745037                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.112923                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.756232                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.134142                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 81211.488407                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97668.545780                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84271.604265                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           46                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                49                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          303                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            8                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             311                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      5658983                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data        19999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      5678982                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          349                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           11                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           360                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.868195                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.727273                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.863889                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 18676.511551                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  2499.875000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 18260.392283                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           75                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           76                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          228                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          235                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4575983                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       146997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4722980                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.653295                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.636364                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.652778                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20070.100877                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20999.571429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20097.787234                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 688291876000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 688291876000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999853                       # Cycle average of tags in use
system.l2.tags.total_refs                    78234969                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  15220288                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.140177                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.662223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.050587                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.082545                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.022541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.159896                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.022060                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.479097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.032040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.188790                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000352                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.033748                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.265970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            51                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.796875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.203125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 607407088                       # Number of tag accesses
system.l2.tags.data_accesses                607407088                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 688291876000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      64109696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     195885696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        211264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      74233856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    276427712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          610868224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     64109696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       211264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      64320960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    149095168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       149095168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1001714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3060714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3301                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1159904                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4319183                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9544816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2329612                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2329612                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         93143183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        284596844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           306940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        107852291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    401614085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             887513343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     93143183                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       306940                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         93450122                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      216616196                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            216616196                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      216616196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        93143183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       284596844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          306940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       107852291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    401614085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1104129539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1959803.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1001714.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2665114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3301.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1135948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4240800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004976237500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       119369                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       119369                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            16476188                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1846292                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9544816                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2329612                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9544816                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2329612                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 497939                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                369809                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            318577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            377726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            357186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            369883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1612305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1178515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            445173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            405070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            374757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            369054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           367829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           574582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           651626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           820090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           311344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           513160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             88870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            155703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            131826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            119284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            112975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            145481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            166001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            152342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            130086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            121206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           112076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           130817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           131829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            88572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            86557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            86152                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.12                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 328862391390                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                45234385000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            498491335140                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     36350.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55100.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6946721                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1308509                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9544816                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2329612                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3449079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1113557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  563429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  443940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  374599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  325285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  297222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  273178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  247338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  234152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 299441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 582157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 303716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 171065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 142320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 111031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  75681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  34773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  54221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  99064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 114707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 118712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 119197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 119599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 120504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 120933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 121890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 125604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 120738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 120212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 119043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 117962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 117859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 118414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2751421                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    256.021981                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   141.032124                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   314.955020                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1478587     53.74%     53.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       474157     17.23%     70.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       155587      5.65%     76.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       117655      4.28%     80.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       122211      4.44%     85.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        47197      1.72%     87.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        41298      1.50%     88.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        50627      1.84%     90.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       264102      9.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2751421                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       119369                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      75.789007                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.955918                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    441.427412                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       119364    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-24575            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::139264-147455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        119369                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       119369                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.417805                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.388535                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.033014                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            99273     83.16%     83.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2268      1.90%     85.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10322      8.65%     93.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4754      3.98%     97.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1770      1.48%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              592      0.50%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              222      0.19%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               88      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               43      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               18      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               11      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        119369                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              579000128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                31868096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               125425728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               610868224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            149095168                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       841.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       182.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    887.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    216.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  688291858500                       # Total gap between requests
system.mem_ctrls.avgGap                      57964.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     64109696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    170567296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       211264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     72700672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    271411200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    125425728                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 93143182.762192010880                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 247812449.845042198896                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 306939.551906028879                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 105624771.314313754439                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 394325735.147860467434                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 182227529.298922032118                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1001714                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3060714                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3301                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1159904                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4319183                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2329612                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  32213980736                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 119709058211                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    127834172                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  60930130696                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 285510331325                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16738317593983                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32158.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     39111.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38725.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52530.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     66102.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7185023.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           8064537180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4286395575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         28434635880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4631679900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     54332946720.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     297587805900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13703822880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       411041824035                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        597.191160                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  32669020240                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  22983480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 632639375760                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11580630180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6155247120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         36160065900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5598356040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     54332946720.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     300652903380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11122688160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       425602837500                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        618.346449                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  25744233544                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  22983480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 639564162456                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                161                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6970933012.345679                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   32205966729.485352                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           78     96.30%     96.30% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.23%     97.53% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.23%     98.77% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.23%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 251627175000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   123646302000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 564645574000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 688291876000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9886921                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9886921                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9886921                       # number of overall hits
system.cpu1.icache.overall_hits::total        9886921                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        54453                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         54453                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        54453                       # number of overall misses
system.cpu1.icache.overall_misses::total        54453                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1017384500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1017384500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1017384500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1017384500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9941374                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9941374                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9941374                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9941374                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005477                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005477                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005477                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005477                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 18683.718069                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18683.718069                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 18683.718069                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18683.718069                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          173                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          173                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        53540                       # number of writebacks
system.cpu1.icache.writebacks::total            53540                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          881                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          881                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          881                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          881                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        53572                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        53572                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        53572                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        53572                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    943469000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    943469000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    943469000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    943469000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005389                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005389                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005389                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005389                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 17611.233480                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17611.233480                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 17611.233480                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17611.233480                       # average overall mshr miss latency
system.cpu1.icache.replacements                 53540                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9886921                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9886921                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        54453                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        54453                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1017384500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1017384500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9941374                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9941374                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005477                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005477                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 18683.718069                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18683.718069                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          881                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          881                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        53572                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        53572                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    943469000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    943469000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005389                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005389                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 17611.233480                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17611.233480                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 688291876000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.227735                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9871762                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            53540                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           184.381061                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        360308500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.227735                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975867                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975867                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19936320                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19936320                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 688291876000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16224384                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16224384                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16224384                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16224384                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4205851                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4205851                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4205851                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4205851                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 408879313173                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 408879313173                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 408879313173                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 408879313173                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20430235                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20430235                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20430235                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20430235                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.205864                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.205864                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.205864                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.205864                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 97216.785182                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97216.785182                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 97216.785182                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97216.785182                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1954911                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       268001                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            35478                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2372                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.102063                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   112.985245                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1394789                       # number of writebacks
system.cpu1.dcache.writebacks::total          1394789                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3227892                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3227892                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3227892                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3227892                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       977959                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       977959                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       977959                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       977959                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  91426689942                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  91426689942                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  91426689942                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  91426689942                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.047868                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.047868                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.047868                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.047868                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 93487.242248                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93487.242248                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 93487.242248                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93487.242248                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1394789                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     12437408                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       12437408                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2388233                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2388233                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 196897936000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 196897936000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     14825641                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14825641                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.161088                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.161088                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82445.027767                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82445.027767                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1846703                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1846703                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       541530                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       541530                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  46960507000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  46960507000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036527                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036527                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 86718.200284                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 86718.200284                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3786976                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3786976                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1817618                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1817618                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 211981377173                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 211981377173                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5604594                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5604594                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.324309                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.324309                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 116625.923144                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 116625.923144                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1381189                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1381189                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       436429                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       436429                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  44466182942                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  44466182942                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.077870                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.077870                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 101886.407507                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 101886.407507                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          311                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          311                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          146                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          146                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5539500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5539500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          457                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          457                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.319475                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.319475                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 37941.780822                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 37941.780822                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          146                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          146                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          329                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          329                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       600000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       600000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          441                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          441                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.253968                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.253968                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5357.142857                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5357.142857                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       489000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       489000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.253968                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.253968                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4366.071429                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4366.071429                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        16500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        16500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        15500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       588550                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         588550                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       429385                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       429385                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35468528500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35468528500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017935                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017935                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.421820                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.421820                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 82603.091631                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 82603.091631                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       429385                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       429385                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35039143500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35039143500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.421820                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.421820                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 81603.091631                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 81603.091631                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 688291876000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.433599                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18214809                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1407212                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.943898                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        360320000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.433599                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.951050                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.951050                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         44305377                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        44305377                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 688291876000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30703653                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8992864                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     30408091                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        12890553                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8030189                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              56                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             366                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           271                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            637                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6391634                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6391633                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14293997                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     16409657                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          360                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          360                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     42721237                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     64159587                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       160684                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4197690                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             111239198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1822771968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2736916608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6855168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    178572800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4745116544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        23275181                       # Total snoops (count)
system.tol2bus.snoopTraffic                 150650112                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         60349219                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.123309                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.342114                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               53177351     88.12%     88.12% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6902162     11.44%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 269706      0.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           60349219                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        74160325042                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32098493443                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       21619188359                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2111586741                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          80378459                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            84163                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1356414794000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 138323                       # Simulator instruction rate (inst/s)
host_mem_usage                                 718012                       # Number of bytes of host memory used
host_op_rate                                   138992                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6667.33                       # Real time elapsed on the host
host_tick_rate                              100208446                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   922243251                       # Number of instructions simulated
sim_ops                                     926704179                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.668123                       # Number of seconds simulated
sim_ticks                                668122918000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.481277                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               16010294                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            18301395                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2884816                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         32330373                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            856220                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1062711                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          206491                       # Number of indirect misses.
system.cpu0.branchPred.lookups               37094638                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       123683                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        185889                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2300875                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  20945941                       # Number of branches committed
system.cpu0.commit.bw_lim_events              6097830                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3003221                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       51881029                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           115752878                       # Number of instructions committed
system.cpu0.commit.committedOps             117084368                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    646436699                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.181123                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.943221                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    605916610     93.73%     93.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     19373044      3.00%     96.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      4903752      0.76%     97.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      6149467      0.95%     98.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1538891      0.24%     98.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       788687      0.12%     98.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1105146      0.17%     98.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       563272      0.09%     99.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      6097830      0.94%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    646436699                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     18559                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1723548                       # Number of function calls committed.
system.cpu0.commit.int_insts                113592047                       # Number of committed integer instructions.
system.cpu0.commit.loads                     37088375                       # Number of loads committed
system.cpu0.commit.membars                    2058911                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2063162      1.76%      1.76% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        67464706     57.62%     59.38% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        1227138      1.05%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv          584028      0.50%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          2834      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          8503      0.01%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          1417      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         1451      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       37271376     31.83%     92.77% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       8455399      7.22%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         2888      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         1450      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        117084368                       # Class of committed instruction
system.cpu0.commit.refs                      45731113                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  115752878                       # Number of Instructions Simulated
system.cpu0.committedOps                    117084368                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.072222                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.072222                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            502399190                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               590588                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            13282050                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             180331721                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                80946729                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 63791907                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2337702                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1258222                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5335464                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   37094638                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 13597508                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    560843227                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               791658                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         9535                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     214022564                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                1887                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1923                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5843770                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.039700                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          91032535                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          16866514                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.229052                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         654810992                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.330438                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.874830                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               532671420     81.35%     81.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                77546476     11.84%     93.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                16433594      2.51%     95.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                12876611      1.97%     97.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12516026      1.91%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1453186      0.22%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  219935      0.03%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   68733      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1025011      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           654810992                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    15849                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   11500                       # number of floating regfile writes
system.cpu0.idleCycles                      279571884                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2473745                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                24734161                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.169842                       # Inst execution rate
system.cpu0.iew.exec_refs                    70860169                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   9297114                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               15318640                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             57198379                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1300088                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           568478                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             9982289                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          167794570                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             61563055                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1562422                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            158697885                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                150809                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            147209918                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2337702                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            147154773                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2402256                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          306054                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         4471                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         3423                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          390                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     20110004                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1339562                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          3423                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1022097                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1451648                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                113662131                       # num instructions consuming a value
system.cpu0.iew.wb_count                    144948090                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.779986                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 88654871                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.155127                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     145377666                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               204042774                       # number of integer regfile reads
system.cpu0.int_regfile_writes              111382346                       # number of integer regfile writes
system.cpu0.ipc                              0.123882                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.123882                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2098600      1.31%      1.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             83966197     52.39%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             1826428      1.14%     54.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv               584324      0.36%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 21      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               2834      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               8503      0.01%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             33      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               1417      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              1451      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            62578142     39.05%     94.26% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            9187897      5.73%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           2971      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          1488      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             160260306                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  18719                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              37439                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        18646                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             18905                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2015007                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.012573                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 554323     27.51%     27.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  2222      0.11%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     30      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     27.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1331751     66.09%     93.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               126680      6.29%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             160157994                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         977815742                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    144929444                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        218488070                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 163846310                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                160260306                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3948260                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       50710286                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           506569                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        945039                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     29067275                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    654810992                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.244743                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.758501                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          565762832     86.40%     86.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           50580952      7.72%     94.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           20679672      3.16%     97.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            8619017      1.32%     98.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5652601      0.86%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1903918      0.29%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1159207      0.18%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             244621      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             208172      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      654810992                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.171515                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          3323233                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          571084                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            57198379                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9982289                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  56399                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 14221                       # number of misc regfile writes
system.cpu0.numCycles                       934382876                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   401863349                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              165763572                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             87284461                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2369357                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                85084161                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             127817098                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               159566                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            225411540                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             171776939                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          132098755                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 64457962                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               3300999                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2337702                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            133104220                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                44814362                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            15883                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       225395657                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     204063375                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1105219                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 29053154                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1123250                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   808999754                       # The number of ROB reads
system.cpu0.rob.rob_writes                  346316405                       # The number of ROB writes
system.cpu0.timesIdled                        3189622                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                35046                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            82.024829                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               16193628                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19742349                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2831196                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31663059                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1446100                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1706620                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          260520                       # Number of indirect misses.
system.cpu1.branchPred.lookups               37250610                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       231345                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        162185                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2278589                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  23416902                       # Number of branches committed
system.cpu1.commit.bw_lim_events              5833179                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2530829                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       44594103                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           125483275                       # Number of instructions committed
system.cpu1.commit.committedOps             126575105                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    602385571                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.210123                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.978440                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    554948172     92.13%     92.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     23550422      3.91%     96.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      7006468      1.16%     97.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6505795      1.08%     98.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1984166      0.33%     98.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       949167      0.16%     98.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1110983      0.18%     98.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       497219      0.08%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      5833179      0.97%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    602385571                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    107077                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2721214                       # Number of function calls committed.
system.cpu1.commit.int_insts                123469645                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36952636                       # Number of loads committed
system.cpu1.commit.membars                    1680631                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1705330      1.35%      1.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        75203826     59.41%     60.76% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        1166398      0.92%     61.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          532098      0.42%     62.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         16466      0.01%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         49398      0.04%     62.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          8233      0.01%     62.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         8233      0.01%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       37098323     29.31%     91.48% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      10762053      8.50%     99.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        16498      0.01%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         8249      0.01%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        126575105                       # Class of committed instruction
system.cpu1.commit.refs                      47885123                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  125483275                       # Number of Instructions Simulated
system.cpu1.committedOps                    126575105                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.326335                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.326335                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            418038770                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               558275                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13854119                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             181343396                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               113668166                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 71146569                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2342877                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1088452                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4645509                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   37250610                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15979342                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    480633459                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               953569                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles        22213                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     210135317                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                1437                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         1774                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                5791506                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.035653                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         126287255                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          17639728                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.201122                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         609841891                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.347686                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.888192                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               488103155     80.04%     80.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                78412578     12.86%     92.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                17094254      2.80%     95.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12072866      1.98%     97.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11229406      1.84%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1437719      0.24%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  347664      0.06%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  132693      0.02%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1011556      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           609841891                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    90669                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   65930                       # number of floating regfile writes
system.cpu1.idleCycles                      434973846                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2422327                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                26587923                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.154898                       # Inst execution rate
system.cpu1.iew.exec_refs                    69548022                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11550399                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               13159502                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             54186670                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1128954                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           689274                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12145258                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          170135475                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             57997623                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1583546                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            161839496                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                138162                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            131369265                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2342877                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            131323131                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2136987                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          664807                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4605                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         3580                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          254                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     17234034                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1212771                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          3580                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1078268                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1344059                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                106508251                       # num instructions consuming a value
system.cpu1.iew.wb_count                    149590937                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.783151                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 83412047                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.143174                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     149997022                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               207892038                       # number of integer regfile reads
system.cpu1.int_regfile_writes              112543437                       # number of integer regfile writes
system.cpu1.ipc                              0.120101                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.120101                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1768152      1.08%      1.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             88981900     54.45%     55.53% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             1605744      0.98%     56.51% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               533789      0.33%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  2      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              16466      0.01%     56.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              49398      0.03%     56.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     56.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc             25      0.00%     56.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               8233      0.01%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              8233      0.01%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            58956186     36.08%     92.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           11470095      7.02%     99.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          16552      0.01%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          8267      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             163423042                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 107213                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             214392                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       107126                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            107381                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1994562                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012205                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 510627     25.60%     25.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  2246      0.11%     25.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                    188      0.01%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     25.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1299216     65.14%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               182248      9.14%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead               37      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             163542239                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         938910170                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    149483811                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        213590973                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 166888373                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                163423042                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3247102                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       43560370                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           442025                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        716273                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     26120226                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    609841891                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.267976                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.778070                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          516281159     84.66%     84.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           55431645      9.09%     93.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           20913701      3.43%     97.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            8328175      1.37%     98.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5438332      0.89%     99.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1921108      0.32%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1076250      0.18%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             249066      0.04%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             202455      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      609841891                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.156413                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2721911                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          573934                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            54186670                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12145258                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 185842                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 82330                       # number of misc regfile writes
system.cpu1.numCycles                      1044815737                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   291339741                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              147170826                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             92723360                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2215182                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               117426444                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             106415264                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               133711                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            227435679                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             174043107                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          131423848                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 71574252                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2646043                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2342877                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            110779286                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                38700488                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            90746                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       227344933                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     160548206                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            936335                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 25161705                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        949855                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   767128735                       # The number of ROB reads
system.cpu1.rob.rob_writes                  349798160                       # The number of ROB writes
system.cpu1.timesIdled                        4694659                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          7838632                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2263062                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            13985026                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              36802                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4417917                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     24102278                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      46569029                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2629288                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1529299                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     23540491                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     17120519                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     47131701                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       18649818                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 668122918000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           22200409                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4150752                       # Transaction distribution
system.membus.trans_dist::WritebackClean           97                       # Transaction distribution
system.membus.trans_dist::CleanEvict         18338198                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           144081                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          80091                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1644281                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1640185                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      22200407                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         11119                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     70409620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               70409620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1791452352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1791452352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           175347                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          24079979                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                24079979    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            24079979                       # Request fanout histogram
system.membus.respLayer1.occupancy       125903482049                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         68733907830                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   668122918000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 668122918000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 668122918000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 668122918000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 668122918000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   668122918000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 668122918000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 668122918000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 668122918000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 668122918000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              23520                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        11760                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    17086526.743197                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   23342651.766644                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        11760    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    688150500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          11760                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   467185363500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 200937554500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 668122918000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     10359505                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10359505                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     10359505                       # number of overall hits
system.cpu0.icache.overall_hits::total       10359505                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      3237991                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3237991                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      3237991                       # number of overall misses
system.cpu0.icache.overall_misses::total      3237991                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 214893215378                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 214893215378                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 214893215378                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 214893215378                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     13597496                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13597496                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     13597496                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13597496                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.238131                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.238131                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.238131                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.238131                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 66366.217626                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 66366.217626                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 66366.217626                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 66366.217626                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       208885                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             3089                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    67.622208                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      2981814                       # number of writebacks
system.cpu0.icache.writebacks::total          2981814                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       255354                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       255354                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       255354                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       255354                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      2982637                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      2982637                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      2982637                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      2982637                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 197664266886                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 197664266886                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 197664266886                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 197664266886                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.219352                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.219352                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.219352                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.219352                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 66271.647165                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 66271.647165                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 66271.647165                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 66271.647165                       # average overall mshr miss latency
system.cpu0.icache.replacements               2981814                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     10359505                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10359505                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      3237991                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3237991                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 214893215378                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 214893215378                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     13597496                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13597496                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.238131                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.238131                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 66366.217626                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 66366.217626                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       255354                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       255354                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      2982637                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      2982637                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 197664266886                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 197664266886                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.219352                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.219352                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 66271.647165                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 66271.647165                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 668122918000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.995041                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           13342242                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          2982669                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.473256                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.995041                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999845                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999845                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         30177629                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        30177629                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 668122918000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     39858750                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        39858750                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     39858750                       # number of overall hits
system.cpu0.dcache.overall_hits::total       39858750                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     18125053                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      18125053                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     18125053                       # number of overall misses
system.cpu0.dcache.overall_misses::total     18125053                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1485224669467                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1485224669467                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1485224669467                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1485224669467                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     57983803                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     57983803                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     57983803                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     57983803                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.312588                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.312588                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.312588                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.312588                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 81943.190426                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 81943.190426                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 81943.190426                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 81943.190426                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    159593901                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        73926                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2673222                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            953                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.700953                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    77.571878                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      8223858                       # number of writebacks
system.cpu0.dcache.writebacks::total          8223858                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9741975                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9741975                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9741975                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9741975                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      8383078                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      8383078                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      8383078                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      8383078                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 746616662552                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 746616662552                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 746616662552                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 746616662552                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.144576                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.144576                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.144576                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.144576                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 89062.354251                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89062.354251                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 89062.354251                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89062.354251                       # average overall mshr miss latency
system.cpu0.dcache.replacements               8223731                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     34663835                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       34663835                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     15582242                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     15582242                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1298579051500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1298579051500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     50246077                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     50246077                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.310119                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.310119                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 83337.112304                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 83337.112304                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8234904                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8234904                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      7347338                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      7347338                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 660209987500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 660209987500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.146227                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.146227                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 89857.032234                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89857.032234                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5194915                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5194915                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2542811                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2542811                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 186645617967                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 186645617967                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7737726                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7737726                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.328625                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.328625                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 73401.294067                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 73401.294067                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1507071                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1507071                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1035740                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1035740                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  86406675052                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  86406675052                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.133856                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.133856                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 83425.063290                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 83425.063290                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       698476                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       698476                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        55561                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        55561                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   2393301500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   2393301500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       754037                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       754037                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.073685                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.073685                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 43075.205630                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 43075.205630                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        43020                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        43020                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        12541                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        12541                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    274212500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    274212500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.016632                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.016632                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 21865.281875                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21865.281875                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       677536                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       677536                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        41043                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        41043                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    406802500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    406802500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       718579                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       718579                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.057117                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.057117                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9911.617085                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9911.617085                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        40827                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        40827                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    366011500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    366011500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.056816                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.056816                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8964.937419                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8964.937419                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       957000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       957000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       921000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       921000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       124362                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         124362                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        61527                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        61527                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   1326000863                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   1326000863                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       185889                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       185889                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.330988                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.330988                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 21551.527996                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 21551.527996                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        61524                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        61524                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   1264433863                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   1264433863                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.330972                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.330972                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 20551.879966                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 20551.879966                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 668122918000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.750784                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           49886742                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          8372568                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.958356                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.750784                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992212                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992212                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        127657152                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       127657152                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 668122918000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              912464                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1222350                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1147642                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1248840                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4531296                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             912464                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1222350                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1147642                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1248840                       # number of overall hits
system.l2.overall_hits::total                 4531296                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           2069972                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6968781                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           3276015                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6349010                       # number of demand (read+write) misses
system.l2.demand_misses::total               18663778                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          2069972                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6968781                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          3276015                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6349010                       # number of overall misses
system.l2.overall_misses::total              18663778                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 182732431090                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 717887614746                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 279424482462                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 649253000171                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1829297528469                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 182732431090                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 717887614746                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 279424482462                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 649253000171                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1829297528469                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         2982436                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         8191131                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         4423657                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7597850                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             23195074                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        2982436                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        8191131                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        4423657                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7597850                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            23195074                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.694054                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.850772                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.740567                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.835632                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.804644                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.694054                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.850772                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.740567                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.835632                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.804644                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88277.730853                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103014.804848                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85294.018026                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102260.509933                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98013.249433                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88277.730853                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103014.804848                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85294.018026                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102260.509933                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98013.249433                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             790369                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     30113                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      26.246770                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5189735                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4150730                       # number of writebacks
system.l2.writebacks::total                   4150730                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          12524                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         119015                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          10219                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          91617                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              233375                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         12524                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        119015                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         10219                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         91617                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             233375                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      2057448                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      6849766                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      3265796                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6257393                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          18430403                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      2057448                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      6849766                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      3265796                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6257393                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5516972                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         23947375                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 161314555195                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 642060565161                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 246103262535                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 581044350000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1630522732891                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 161314555195                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 642060565161                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 246103262535                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 581044350000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 512734061626                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2143256794517                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.689855                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.836242                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.738257                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.823574                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.794583                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.689855                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.836242                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.738257                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.823574                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.032434                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78405.167564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 93734.671398                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75357.818595                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92857.257008                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88469.185014                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78405.167564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 93734.671398                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75357.818595                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92857.257008                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 92937.586347                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89498.610788                       # average overall mshr miss latency
system.l2.replacements                       40794051                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4902610                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4902610                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           22                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             22                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      4902632                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4902632                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           22                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           22                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     16313820                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         16313820                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           97                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             97                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     16313917                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     16313917                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           97                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           97                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5516972                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5516972                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 512734061626                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 512734061626                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 92937.586347                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 92937.586347                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            6715                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1876                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 8591                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         23704                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         13136                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              36840                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     83977000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     68058500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    152035500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        30419                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        15012                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            45431                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.779250                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.875033                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.810900                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3542.735403                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5181.067296                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4126.913681                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           89                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           39                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             128                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        23615                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        13097                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         36712                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    481969498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    265132498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    747101996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.776324                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.872435                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.808083                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20409.464239                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20243.757960                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20350.348551                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          4169                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           644                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               4813                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         6916                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         8323                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            15239                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     25585500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     18326999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     43912499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        11085                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         8967                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          20052                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.623906                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.928181                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.759974                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3699.465009                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2201.970323                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2881.586653                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data          104                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           43                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           147                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         6812                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         8280                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        15092                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    140314475                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    167254487                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    307568962                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.614524                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.923386                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.752643                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20598.131973                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20199.817271                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20379.602571                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           115796                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           156076                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                271872                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         867115                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         815863                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1682978                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  83463824166                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  76186923630                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  159650747796                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       982911                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       971939                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1954850                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.882191                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.839418                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.860924                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96254.619244                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 93382.006084                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94862.052740                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        24951                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        18025                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            42976                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       842164                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       797838                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1640002                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  73452391205                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  67021090668                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 140473481873                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.856806                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.820873                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.838940                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87218.631056                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 84003.382476                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85654.457661                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        912464                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1147642                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2060106                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      2069972                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      3276015                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          5345987                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 182732431090                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 279424482462                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 462156913552                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      2982436                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      4423657                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7406093                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.694054                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.740567                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.721836                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88277.730853                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85294.018026                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86449.314888                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        12524                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        10219                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         22743                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      2057448                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      3265796                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      5323244                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 161314555195                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 246103262535                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 407417817730                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.689855                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.738257                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.718765                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78405.167564                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75357.818595                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76535.627097                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1106554                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1092764                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2199318                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      6101666                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      5533147                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        11634813                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 634423790580                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 573066076541                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1207489867121                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      7208220                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      6625911                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13834131                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.846487                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.835077                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.841022                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 103975.502851                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103569.646088                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103782.490283                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        94064                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        73592                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       167656                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      6007602                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      5459555                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     11467157                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 568608173956                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 514023259332                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1082631433288                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.833438                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.823970                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.828903                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94648.109838                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94151.127579                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94411.494784                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2826                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         1037                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              3863                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         6081                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         5206                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           11287                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4666996                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      5510995                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     10177991                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         8907                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         6243                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         15150                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.682721                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.833894                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.745017                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data   767.471797                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  1058.585286                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total   901.744573                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           77                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           92                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          169                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         6004                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         5114                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        11118                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    116199988                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     99446991                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    215646979                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.674077                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.819157                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.733861                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19353.762159                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19446.028745                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19396.202464                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 668122918000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 668122918000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998185                       # Cycle average of tags in use
system.l2.tags.total_refs                    49612665                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  40798147                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.216052                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.213243                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.061070                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.213803                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        6.040959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.991689                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     6.477421                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.550207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.063454                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.097091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.094390                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.093620                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.101210                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999972                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.062500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 396737211                       # Number of tag accesses
system.l2.tags.data_accesses                396737211                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 668122918000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     131676736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     438638592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     209010944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     400687552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    345784064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1525797888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    131676736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    209010944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     340687680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    265648128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       265648128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        2057449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        6853728                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        3265796                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6260743                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5402876                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            23840592                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4150752                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4150752                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        197084597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        656523793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        312833071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        599721311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    517545581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2283708352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    197084597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    312833071                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        509917668                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      397603676                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            397603676                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      397603676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       197084597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       656523793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       312833071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       599721311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    517545581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2681312028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3983129.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   2057419.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   6593896.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   3265770.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6007708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5385740.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000298696750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       245606                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       245606                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            41466911                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3749644                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    23840592                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4150849                       # Number of write requests accepted
system.mem_ctrls.readBursts                  23840592                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4150849                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 530059                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                167720                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            477100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            520871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1555690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            909206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1022488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3821172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3129913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2740095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1413877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1350928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1263605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1930669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           963623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           906356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           691604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           613336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            124482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            190876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            291112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            334517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            291932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            328092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            222160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            287483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            236924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            225894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           208847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           398012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           359254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           110499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           189056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           183985                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 772708714959                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               116552665000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1209781208709                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33148.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51898.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 14681246                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2630033                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              23840592                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4150849                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6229516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4444038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3244650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2382159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1625747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1103506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  775035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  589562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  472350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  405754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 404972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 626230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 310243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 217606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 177867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 141925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 101185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  51539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 132588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 202127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 235911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 248996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 253708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 254300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 255050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 256559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 258767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 265511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 255946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 254053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 252204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 250568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 249585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 250005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      5                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      9982373                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    174.987901                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   114.090744                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   221.026451                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5624448     56.34%     56.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2513899     25.18%     81.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       657058      6.58%     88.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       349009      3.50%     91.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       202374      2.03%     93.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       128420      1.29%     94.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        85538      0.86%     95.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        61274      0.61%     96.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       360353      3.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      9982373                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       245606                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      94.909949                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     77.061242                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     63.535766                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          21663      8.82%      8.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         73391     29.88%     38.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         56067     22.83%     61.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127        36925     15.03%     76.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159        21609      8.80%     85.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191        14317      5.83%     91.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         9653      3.93%     95.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         5808      2.36%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         3034      1.24%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         1536      0.63%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          744      0.30%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          358      0.15%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          197      0.08%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           91      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479           64      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511           47      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543           32      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575           20      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           19      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            6      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            8      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        245606                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       245606                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.217539                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.202768                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.728524                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           221624     90.24%     90.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             5026      2.05%     92.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11644      4.74%     97.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4961      2.02%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1752      0.71%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              438      0.18%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              117      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               26      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               14      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        245606                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1491874112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                33923776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               254920000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1525797888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            265654336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2232.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       381.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2283.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    397.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  668122859000                       # Total gap between requests
system.mem_ctrls.avgGap                      23868.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    131674816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    422009344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    209009280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    384493312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    344687360                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    254920000                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 197081723.216685116291                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 631634288.587597846985                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 312830580.075985372066                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 575482896.397216558456                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 515904110.925888061523                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 381546558.473241865635                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      2057449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      6853728                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      3265796                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6260743                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5402876                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4150849                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  75982317469                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 359152596480                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 110899110555                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 322939039141                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 340808145064                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16584220566637                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36930.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52402.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     33957.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51581.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63079.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3995380.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          33701920980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          17912995815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         65216745720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9983098620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     52741029120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     298828925040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4913790240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       483298505535.000061                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        723.367651                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10283438423                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  22310080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 635529399577                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          37572265080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          19970109720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        101220459900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        10808813880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     52741029120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     301957049130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2279580480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       526549307310.000061                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        788.102448                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3385272449                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  22310080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 642427565551                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              33494                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        16748                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    8700946.620492                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   40484759.784946                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        16748    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1046442000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          16748                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   522399464000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 145723454000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 668122918000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     11262804                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11262804                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     11262804                       # number of overall hits
system.cpu1.icache.overall_hits::total       11262804                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      4716531                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       4716531                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      4716531                       # number of overall misses
system.cpu1.icache.overall_misses::total      4716531                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 321503879682                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 321503879682                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 321503879682                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 321503879682                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15979335                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15979335                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15979335                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15979335                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.295164                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.295164                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.295164                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.295164                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 68165.327373                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68165.327373                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 68165.327373                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68165.327373                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       488412                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             6288                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    77.673664                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      4423186                       # number of writebacks
system.cpu1.icache.writebacks::total          4423186                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       292723                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       292723                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       292723                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       292723                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      4423808                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      4423808                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      4423808                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      4423808                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 299309135188                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 299309135188                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 299309135188                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 299309135188                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.276846                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.276846                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.276846                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.276846                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 67658.708332                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67658.708332                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 67658.708332                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67658.708332                       # average overall mshr miss latency
system.cpu1.icache.replacements               4423186                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     11262804                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11262804                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      4716531                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      4716531                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 321503879682                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 321503879682                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15979335                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15979335                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.295164                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.295164                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 68165.327373                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68165.327373                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       292723                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       292723                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      4423808                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      4423808                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 299309135188                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 299309135188                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.276846                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.276846                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 67658.708332                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67658.708332                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 668122918000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.992555                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15755343                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          4423840                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             3.561463                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.992555                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999767                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999767                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         36382478                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        36382478                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 668122918000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     40626572                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        40626572                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     40626572                       # number of overall hits
system.cpu1.dcache.overall_hits::total       40626572                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     17089197                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      17089197                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     17089197                       # number of overall misses
system.cpu1.dcache.overall_misses::total     17089197                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1354826873172                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1354826873172                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1354826873172                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1354826873172                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     57715769                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     57715769                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     57715769                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     57715769                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.296092                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.296092                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.296092                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.296092                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 79279.727021                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 79279.727021                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 79279.727021                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 79279.727021                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    141807782                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        50147                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2368843                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            731                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    59.863732                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    68.600547                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7665012                       # number of writebacks
system.cpu1.dcache.writebacks::total          7665012                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9295810                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9295810                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9295810                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9295810                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      7793387                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7793387                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      7793387                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7793387                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 675916592535                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 675916592535                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 675916592535                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 675916592535                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.135030                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.135030                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.135030                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.135030                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 86729.504455                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86729.504455                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 86729.504455                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86729.504455                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7665011                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33228018                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33228018                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     14318436                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     14318436                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1168147769500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1168147769500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     47546454                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     47546454                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.301146                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.301146                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81583.475283                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81583.475283                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      7558877                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      7558877                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      6759559                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6759559                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 595646017500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 595646017500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.142167                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.142167                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 88119.064794                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88119.064794                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      7398554                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7398554                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2770761                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2770761                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 186679103672                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 186679103672                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     10169315                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     10169315                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.272463                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.272463                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67374.668429                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67374.668429                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1736933                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1736933                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1033828                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1033828                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  80270575035                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  80270575035                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.101662                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.101662                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 77644.032697                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 77644.032697                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       568254                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       568254                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        75109                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        75109                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   3925842500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   3925842500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       643363                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       643363                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.116744                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.116744                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 52268.602964                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 52268.602964                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        40927                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        40927                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        34182                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        34182                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   2273903000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   2273903000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.053130                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.053130                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 66523.404131                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66523.404131                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       554138                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       554138                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        44363                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        44363                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    422591500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    422591500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       598501                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       598501                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.074124                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.074124                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9525.764714                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9525.764714                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        44346                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        44346                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    378424500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    378424500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.074095                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.074095                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8533.452848                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8533.452848                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      4221500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      4221500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      4042500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      4042500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       113479                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         113479                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        48706                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        48706                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    757559477                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    757559477                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       162185                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       162185                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.300311                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.300311                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 15553.719809                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 15553.719809                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          181                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          181                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        48525                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        48525                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    703237978                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    703237978                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.299195                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.299195                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 14492.281875                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 14492.281875                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 668122918000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.752316                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           49812719                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7809163                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.378753                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.752316                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.992260                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.992260                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        126048770                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       126048770                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 668122918000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          21559996                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9053362                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     18391207                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        36643341                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          9757086                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          151776                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         84958                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         236734                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          215                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          215                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2012882                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2012883                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7406444                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     14153551                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        15150                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        15150                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      8946887                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     24963404                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     13270651                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     23213592                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              70394534                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    381712064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1050558720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    566197952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    976822464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2975291200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        51100436                       # Total snoops (count)
system.tol2bus.snoopTraffic                 289840512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         74384022                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.309725                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.504895                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               52874906     71.08%     71.08% # Request fanout histogram
system.tol2bus.snoop_fanout::1               19979713     26.86%     97.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1529359      2.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     44      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           74384022                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        46866268818                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12622453623                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4482264339                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11772511881                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        6642983421                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             1.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            15014                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
