<profile>

<section name = "Vitis HLS Report for 'test'" level="0">
<item name = "Date">Thu May  9 21:57:47 2024
</item>
<item name = "Version">2023.1.1 (Build 3869133 on Jun 15 2023)</item>
<item name = "Project">D6</item>
<item name = "Solution">comb_3 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">99, 99, 0.990 us, 0.990 us, 100, 100, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_test_Pipeline_ARRAY_1_READ_fu_256">test_Pipeline_ARRAY_1_READ, 11, 11, 0.110 us, 0.110 us, 11, 11, no</column>
<column name="grp_test_Pipeline_ARRAY_2_READ_fu_272">test_Pipeline_ARRAY_2_READ, 12, 12, 0.120 us, 0.120 us, 12, 12, no</column>
<column name="grp_test_Pipeline_VITIS_LOOP_36_1_fu_288">test_Pipeline_VITIS_LOOP_36_1, 11, 11, 0.110 us, 0.110 us, 11, 11, no</column>
<column name="grp_test_Pipeline_ARRAY_WRITE_fu_317">test_Pipeline_ARRAY_WRITE, 11, 11, 0.110 us, 0.110 us, 11, 11, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 8605, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">8, 704, 4589, 6271, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 596, -</column>
<column name="Register">-, -, 7122, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 27, 2, 5, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 246, 424, 0</column>
<column name="mem_m_axi_U">mem_m_axi, 8, 0, 884, 880, 0</column>
<column name="mul_64ns_64ns_128_1_1_U79">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U80">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U81">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U82">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U83">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U84">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U85">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U86">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U87">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U88">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U89">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U90">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U91">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U92">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U93">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U94">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U95">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U96">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U97">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U98">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U99">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U100">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U101">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U102">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U103">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U104">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U105">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U106">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U107">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U108">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U109">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U110">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U111">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U112">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U113">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U114">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="grp_test_Pipeline_ARRAY_1_READ_fu_256">test_Pipeline_ARRAY_1_READ, 0, 0, 587, 73, 0</column>
<column name="grp_test_Pipeline_ARRAY_2_READ_fu_272">test_Pipeline_ARRAY_2_READ, 0, 0, 589, 75, 0</column>
<column name="grp_test_Pipeline_ARRAY_WRITE_fu_317">test_Pipeline_ARRAY_WRITE, 0, 0, 66, 122, 0</column>
<column name="grp_test_Pipeline_VITIS_LOOP_36_1_fu_288">test_Pipeline_VITIS_LOOP_36_1, 0, 128, 2217, 3041, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln62_1_fu_700_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln62_2_fu_1363_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln62_4_fu_1367_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln62_5_fu_1373_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln62_6_fu_1535_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln62_7_fu_1383_p2">+, 0, 0, 64, 57, 57</column>
<column name="add_ln62_8_fu_1539_p2">+, 0, 0, 64, 57, 57</column>
<column name="add_ln80_10_fu_881_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln80_11_fu_887_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln80_12_fu_893_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln80_13_fu_1395_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln80_14_fu_899_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln80_15_fu_1101_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln80_16_fu_1105_p2">+, 0, 0, 65, 58, 58</column>
<column name="add_ln80_17_fu_1403_p2">+, 0, 0, 58, 58, 58</column>
<column name="add_ln80_18_fu_917_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln80_19_fu_1407_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln80_1_fu_847_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln80_20_fu_923_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln80_21_fu_929_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln80_22_fu_935_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln80_23_fu_1415_p2">+, 0, 0, 58, 58, 58</column>
<column name="add_ln80_24_fu_1109_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln80_25_fu_949_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln80_26_fu_955_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln80_27_fu_961_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln80_28_fu_1121_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln80_29_fu_1117_p2">+, 0, 0, 58, 58, 58</column>
<column name="add_ln80_2_fu_1085_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln80_30_fu_975_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln80_31_fu_1001_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln80_32_fu_981_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln80_33_fu_1011_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln80_34_fu_1129_p2">+, 0, 0, 58, 58, 58</column>
<column name="add_ln80_35_fu_995_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln80_3_fu_861_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln80_4_fu_867_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln80_5_fu_1089_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln80_6_fu_1548_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln80_7_fu_1093_p2">+, 0, 0, 65, 58, 58</column>
<column name="add_ln80_8_fu_1097_p2">+, 0, 0, 65, 58, 58</column>
<column name="add_ln80_9_fu_1391_p2">+, 0, 0, 58, 58, 58</column>
<column name="add_ln80_fu_841_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln87_10_fu_1194_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln87_11_fu_1220_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln87_12_fu_1422_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln87_13_fu_1448_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln87_14_fu_1474_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln87_1_fu_1175_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln87_2_fu_1200_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln87_3_fu_1226_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln87_4_fu_1428_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln87_5_fu_1454_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln87_6_fu_1552_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln87_7_fu_1571_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln87_8_fu_1144_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln87_9_fu_1169_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln87_fu_1150_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln88_1_fu_1242_p2">+, 0, 0, 58, 58, 58</column>
<column name="add_ln88_2_fu_1247_p2">+, 0, 0, 58, 58, 58</column>
<column name="add_ln88_fu_1610_p2">+, 0, 0, 79, 72, 72</column>
<column name="add_ln89_1_fu_1262_p2">+, 0, 0, 58, 58, 58</column>
<column name="add_ln89_2_fu_1268_p2">+, 0, 0, 58, 58, 58</column>
<column name="add_ln89_fu_1643_p2">+, 0, 0, 67, 60, 60</column>
<column name="add_ln90_fu_1283_p2">+, 0, 0, 65, 58, 58</column>
<column name="add_ln91_fu_1305_p2">+, 0, 0, 65, 58, 58</column>
<column name="add_ln92_fu_1480_p2">+, 0, 0, 65, 58, 58</column>
<column name="add_ln93_fu_1501_p2">+, 0, 0, 65, 58, 58</column>
<column name="add_ln94_fu_1523_p2">+, 0, 0, 65, 58, 58</column>
<column name="add_ln95_fu_1687_p2">+, 0, 0, 57, 57, 57</column>
<column name="arr_1_fu_1021_p2">+, 0, 0, 135, 128, 128</column>
<column name="arr_fu_1543_p2">+, 0, 0, 128, 128, 128</column>
<column name="grp_fu_477_p2">+, 0, 0, 135, 128, 128</column>
<column name="out1_w_1_fu_1634_p2">+, 0, 0, 65, 58, 58</column>
<column name="out1_w_2_fu_1670_p2">+, 0, 0, 66, 59, 59</column>
<column name="out1_w_3_fu_1289_p2">+, 0, 0, 58, 58, 58</column>
<column name="out1_w_4_fu_1311_p2">+, 0, 0, 58, 58, 58</column>
<column name="out1_w_5_fu_1485_p2">+, 0, 0, 58, 58, 58</column>
<column name="out1_w_6_fu_1507_p2">+, 0, 0, 58, 58, 58</column>
<column name="out1_w_7_fu_1529_p2">+, 0, 0, 58, 58, 58</column>
<column name="out1_w_8_fu_1692_p2">+, 0, 0, 57, 57, 57</column>
<column name="out1_w_fu_1587_p2">+, 0, 0, 65, 58, 58</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">246, 56, 1, 56</column>
<column name="grp_fu_333_p0">31, 6, 64, 384</column>
<column name="grp_fu_333_p1">31, 6, 64, 384</column>
<column name="grp_fu_337_p0">31, 6, 64, 384</column>
<column name="grp_fu_337_p1">31, 6, 64, 384</column>
<column name="grp_fu_341_p0">14, 3, 64, 192</column>
<column name="grp_fu_341_p1">14, 3, 64, 192</column>
<column name="mem_ARADDR">37, 7, 64, 448</column>
<column name="mem_ARLEN">20, 4, 32, 128</column>
<column name="mem_ARVALID">20, 4, 1, 4</column>
<column name="mem_AWADDR">14, 3, 64, 192</column>
<column name="mem_AWLEN">14, 3, 32, 96</column>
<column name="mem_AWVALID">14, 3, 1, 3</column>
<column name="mem_BREADY">14, 3, 1, 3</column>
<column name="mem_RREADY">20, 4, 1, 4</column>
<column name="mem_WVALID">9, 2, 1, 2</column>
<column name="mem_blk_n_AR">9, 2, 1, 2</column>
<column name="mem_blk_n_AW">9, 2, 1, 2</column>
<column name="mem_blk_n_B">9, 2, 1, 2</column>
<column name="mem_blk_n_R">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln62_1_reg_2033">128, 0, 128, 0</column>
<column name="add_ln62_2_reg_2280">128, 0, 128, 0</column>
<column name="add_ln62_3_reg_1935">128, 0, 128, 0</column>
<column name="add_ln62_5_reg_2285">128, 0, 128, 0</column>
<column name="add_ln62_7_reg_2295">57, 0, 57, 0</column>
<column name="add_ln62_reg_2209">128, 0, 128, 0</column>
<column name="add_ln80_11_reg_2083">128, 0, 128, 0</column>
<column name="add_ln80_12_reg_2088">128, 0, 128, 0</column>
<column name="add_ln80_14_reg_2093">128, 0, 128, 0</column>
<column name="add_ln80_15_reg_2239">128, 0, 128, 0</column>
<column name="add_ln80_16_reg_2244">58, 0, 58, 0</column>
<column name="add_ln80_1_reg_2048">128, 0, 128, 0</column>
<column name="add_ln80_20_reg_2113">128, 0, 128, 0</column>
<column name="add_ln80_22_reg_2118">128, 0, 128, 0</column>
<column name="add_ln80_25_reg_2133">128, 0, 128, 0</column>
<column name="add_ln80_27_reg_2138">128, 0, 128, 0</column>
<column name="add_ln80_2_reg_2219">128, 0, 128, 0</column>
<column name="add_ln80_30_reg_2153">128, 0, 128, 0</column>
<column name="add_ln80_31_reg_2173">128, 0, 128, 0</column>
<column name="add_ln80_32_reg_2158">128, 0, 128, 0</column>
<column name="add_ln80_33_reg_2183">128, 0, 128, 0</column>
<column name="add_ln80_3_reg_2063">128, 0, 128, 0</column>
<column name="add_ln80_4_reg_2068">128, 0, 128, 0</column>
<column name="add_ln80_5_reg_2224">128, 0, 128, 0</column>
<column name="add_ln80_7_reg_2229">58, 0, 58, 0</column>
<column name="add_ln80_8_reg_2234">58, 0, 58, 0</column>
<column name="add_ln80_reg_2043">128, 0, 128, 0</column>
<column name="add_ln87_14_reg_2300">128, 0, 128, 0</column>
<column name="add_ln88_2_reg_2254">58, 0, 58, 0</column>
<column name="add_ln89_2_reg_2260">58, 0, 58, 0</column>
<column name="ap_CS_fsm">55, 0, 55, 0</column>
<column name="arg2_r_8_loc_fu_166">63, 0, 63, 0</column>
<column name="empty_29_reg_1993">63, 0, 63, 0</column>
<column name="empty_30_reg_1998">63, 0, 63, 0</column>
<column name="empty_31_reg_2003">63, 0, 63, 0</column>
<column name="empty_32_reg_2008">63, 0, 63, 0</column>
<column name="empty_33_reg_2013">63, 0, 63, 0</column>
<column name="empty_34_reg_2018">63, 0, 63, 0</column>
<column name="empty_35_reg_2023">63, 0, 63, 0</column>
<column name="grp_test_Pipeline_ARRAY_1_READ_fu_256_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_test_Pipeline_ARRAY_2_READ_fu_272_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_test_Pipeline_ARRAY_WRITE_fu_317_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_test_Pipeline_VITIS_LOOP_36_1_fu_288_ap_start_reg">1, 0, 1, 0</column>
<column name="mem_addr_1_reg_1879">64, 0, 64, 0</column>
<column name="mem_addr_read_1_reg_1895">64, 0, 64, 0</column>
<column name="mem_addr_read_2_reg_1900">64, 0, 64, 0</column>
<column name="mem_addr_read_3_reg_1905">64, 0, 64, 0</column>
<column name="mem_addr_read_4_reg_1910">64, 0, 64, 0</column>
<column name="mem_addr_read_5_reg_1915">64, 0, 64, 0</column>
<column name="mem_addr_read_6_reg_1920">64, 0, 64, 0</column>
<column name="mem_addr_read_7_reg_1925">64, 0, 64, 0</column>
<column name="mem_addr_read_8_reg_1930">64, 0, 64, 0</column>
<column name="mem_addr_read_reg_1885">64, 0, 64, 0</column>
<column name="mem_addr_reg_1873">64, 0, 64, 0</column>
<column name="mul_reg_2028">63, 0, 64, 1</column>
<column name="out1_w_1_reg_2325">58, 0, 58, 0</column>
<column name="out1_w_2_reg_2330">59, 0, 59, 0</column>
<column name="out1_w_3_reg_2265">58, 0, 58, 0</column>
<column name="out1_w_4_reg_2270">58, 0, 58, 0</column>
<column name="out1_w_5_reg_2305">58, 0, 58, 0</column>
<column name="out1_w_6_reg_2310">58, 0, 58, 0</column>
<column name="out1_w_7_reg_2315">58, 0, 58, 0</column>
<column name="out1_w_8_reg_2335">57, 0, 57, 0</column>
<column name="out1_w_reg_2320">58, 0, 58, 0</column>
<column name="reg_483">64, 0, 64, 0</column>
<column name="reg_487">64, 0, 64, 0</column>
<column name="reg_491">64, 0, 64, 0</column>
<column name="reg_495">64, 0, 64, 0</column>
<column name="trunc_ln22_1_reg_1855">61, 0, 61, 0</column>
<column name="trunc_ln29_1_reg_1861">61, 0, 61, 0</column>
<column name="trunc_ln62_1_reg_2038">57, 0, 57, 0</column>
<column name="trunc_ln62_2_reg_1940">57, 0, 57, 0</column>
<column name="trunc_ln62_3_reg_2290">57, 0, 57, 0</column>
<column name="trunc_ln62_reg_2214">57, 0, 57, 0</column>
<column name="trunc_ln7_reg_2275">58, 0, 58, 0</column>
<column name="trunc_ln80_10_reg_2128">58, 0, 58, 0</column>
<column name="trunc_ln80_12_reg_2143">58, 0, 58, 0</column>
<column name="trunc_ln80_13_reg_2148">58, 0, 58, 0</column>
<column name="trunc_ln80_15_reg_2163">58, 0, 58, 0</column>
<column name="trunc_ln80_16_reg_2168">58, 0, 58, 0</column>
<column name="trunc_ln80_19_reg_2178">58, 0, 58, 0</column>
<column name="trunc_ln80_1_reg_2058">58, 0, 58, 0</column>
<column name="trunc_ln80_21_reg_2188">58, 0, 58, 0</column>
<column name="trunc_ln80_2_reg_2073">58, 0, 58, 0</column>
<column name="trunc_ln80_3_reg_2078">58, 0, 58, 0</column>
<column name="trunc_ln80_5_reg_2098">58, 0, 58, 0</column>
<column name="trunc_ln80_6_reg_2103">58, 0, 58, 0</column>
<column name="trunc_ln80_7_reg_2108">58, 0, 58, 0</column>
<column name="trunc_ln80_9_reg_2123">58, 0, 58, 0</column>
<column name="trunc_ln80_reg_2053">58, 0, 58, 0</column>
<column name="trunc_ln87_2_reg_2199">70, 0, 70, 0</column>
<column name="trunc_ln87_6_reg_2249">70, 0, 70, 0</column>
<column name="trunc_ln87_reg_2193">58, 0, 58, 0</column>
<column name="trunc_ln88_2_reg_2204">58, 0, 58, 0</column>
<column name="trunc_ln99_1_reg_1867">61, 0, 61, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, test, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, test, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, test, return value</column>
<column name="m_axi_mem_AWVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WDATA">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_WSTRB">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_WLAST">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RDATA">in, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_RLAST">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RUSER">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BUSER">in, 1, m_axi, mem, pointer</column>
</table>
</item>
</section>
</profile>
