{
    "BASE_DIR": "~/projects/sycamore_projects", 
    "INTERFACE": {
        "bind": {
            "i_ftdi_clk": {
                "direction": "input", 
                "port": "i_ftdi_clk"
            }, 
            "i_ftdi_rde_n": {
                "direction": "input", 
                "port": "rxe_n"
            }, 
            "i_ftdi_suspend_n": {
                "direction": "input", 
                "port": "suspend_n"
            }, 
            "i_ftdi_txe_n": {
                "direction": "input", 
                "port": "txe_n"
            }, 
            "io_ftdi_data[7:0]": {
                "direction": "inout", 
                "port": "d[7:0]"
            }, 
            "o_ftdi_oe_n": {
                "direction": "output", 
                "port": "oe_n"
            }, 
            "o_ftdi_rd_n": {
                "direction": "output", 
                "port": "rd_n"
            }, 
            "o_ftdi_siwu": {
                "direction": "output", 
                "port": "siwua"
            }, 
            "o_ftdi_wr_n": {
                "direction": "output", 
                "port": "wr_n"
            }
        }, 
        "filename": "ft_master_interface.v"
    }, 
    "MEMORY": {
        "mem1": {
            "bind": {
                "io_sdram_data[15:0]": {
                    "direction": "inout", 
                    "port": "dq[15:0]"
                }, 
                "o_sdram_addr[11:0]": {
                    "direction": "output", 
                    "port": "a[11:0]"
                }, 
                "o_sdram_bank[1:0]": {
                    "direction": "output", 
                    "port": "ba[1:0]"
                }, 
                "o_sdram_cas": {
                    "direction": "output", 
                    "port": "cas"
                }, 
                "o_sdram_cke": {
                    "direction": "output", 
                    "port": "cke"
                }, 
                "o_sdram_clk": {
                    "direction": "output", 
                    "port": "o_sdram_clk"
                }, 
                "o_sdram_cs_n": {
                    "direction": "output", 
                    "port": "cs_n"
                }, 
                "o_sdram_data_mask[0]": {
                    "direction": "output", 
                    "port": "dqml"
                }, 
                "o_sdram_data_mask[1]": {
                    "direction": "output", 
                    "port": "dqmh"
                }, 
                "o_sdram_ras": {
                    "direction": "output", 
                    "port": "ras"
                }, 
                "o_sdram_we": {
                    "direction": "output", 
                    "port": "we"
                }
            }, 
            "filename": "wb_sdram.v"
        }
    }, 
    "PROJECT_NAME": "example_project", 
    "SLAVES": {
        "gpio1": {
            "bind": {
                "gpio_in[3:2]": {
                    "direction": "input", 
                    "port": "button[1:0]"
                }, 
                "gpio_out[1:0]": {
                    "direction": "output", 
                    "port": "led[1:0]"
                }
            }, 
            "filename": "wb_gpio.v"
        }, 
        "lax1": {
            "bind": {
                "i_la_uart_rx": {
                    "direction": "input", 
                    "port": "s1"
                }, 
                "o_la_uart_tx": {
                    "direction": "output", 
                    "port": "s0"
                }
            }, 
            "filename": "wb_logic_analyzer.v"
        }
    }, 
    "TEMPLATE": "wishbone_template.json", 
    "bind": {}, 
    "board": "dionysus", 
    "constraint_files": [], 
    "internal_bind": {
        "lax1_la_clk": {
            "signal": "clk"
        }, 
        "lax1_la_data[1:0]": {
            "signal": "button[1:0]"
        }, 
        "lax1_la_data[31:2]": {
            "signal": "30'h0"
        }, 
        "lax1_la_ext_trig": {
            "signal": "0"
        }
    }
}