TimeQuest Timing Analyzer report for vga_rom_pic
Tue Dec 13 16:53:33 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Slow 1200mV 85C Model Metastability Report
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Hold: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Slow 1200mV 0C Model Metastability Report
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Hold: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 39. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 40. Fast 1200mV 0C Model Minimum Pulse Width: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Fast 1200mV 0C Model Metastability Report
 44. Multicorner Timing Analysis Summary
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Board Trace Model Assignments
 48. Input Transition Times
 49. Signal Integrity Metrics (Slow 1200mv 0c Model)
 50. Signal Integrity Metrics (Slow 1200mv 85c Model)
 51. Signal Integrity Metrics (Fast 1200mv 0c Model)
 52. Setup Transfers
 53. Hold Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths
 57. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; vga_rom_pic                                         ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; sys_clk                                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { sys_clk }                                                  ;
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; sys_clk ; vga_clk_inst|altpll_component|auto_generated|pll1|inclk[0] ; { vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                            ;
+-----------+-----------------+----------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                               ; Note ;
+-----------+-----------------+----------------------------------------------------------+------+
; 97.06 MHz ; 97.06 MHz       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.697 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_clk                                                  ; 9.934  ; 0.000         ;
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.722 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                             ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 29.697 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a6~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.331      ; 10.682     ;
; 29.697 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.331      ; 10.682     ;
; 29.697 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.325      ; 10.676     ;
; 29.697 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.325      ; 10.676     ;
; 29.732 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.333      ; 10.649     ;
; 29.732 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.333      ; 10.649     ;
; 30.082 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a30~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.327      ; 10.293     ;
; 30.082 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a30~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.327      ; 10.293     ;
; 30.114 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a6~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.331      ; 10.265     ;
; 30.114 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.331      ; 10.265     ;
; 30.114 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.325      ; 10.259     ;
; 30.114 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.325      ; 10.259     ;
; 30.143 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a3~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.320      ; 10.225     ;
; 30.143 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.320      ; 10.225     ;
; 30.149 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a8~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.326      ; 10.225     ;
; 30.149 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a8~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.326      ; 10.225     ;
; 30.149 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.333      ; 10.232     ;
; 30.149 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.333      ; 10.232     ;
; 30.158 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a5~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.320      ; 10.210     ;
; 30.158 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a5~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.320      ; 10.210     ;
; 30.161 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a1~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.330      ; 10.217     ;
; 30.161 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a1~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.330      ; 10.217     ;
; 30.174 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a14~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.330      ; 10.204     ;
; 30.174 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.330      ; 10.204     ;
; 30.182 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a4~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.320      ; 10.186     ;
; 30.182 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a4~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.320      ; 10.186     ;
; 30.225 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a23~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.314      ; 10.137     ;
; 30.225 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a23~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.314      ; 10.137     ;
; 30.269 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a6~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.331      ; 10.110     ;
; 30.269 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.331      ; 10.110     ;
; 30.269 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.325      ; 10.104     ;
; 30.269 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.325      ; 10.104     ;
; 30.282 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a11~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.300      ; 10.066     ;
; 30.282 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.300      ; 10.066     ;
; 30.289 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a2~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.318      ; 10.077     ;
; 30.289 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a2~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.318      ; 10.077     ;
; 30.290 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a13~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.318      ; 10.076     ;
; 30.290 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a13~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.318      ; 10.076     ;
; 30.297 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a12~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.320      ; 10.071     ;
; 30.297 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.320      ; 10.071     ;
; 30.299 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a10~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.300      ; 10.049     ;
; 30.299 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a10~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.300      ; 10.049     ;
; 30.304 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.333      ; 10.077     ;
; 30.304 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.333      ; 10.077     ;
; 30.315 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a28~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.337      ; 10.070     ;
; 30.332 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a0~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.302      ; 10.018     ;
; 30.332 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a0~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.302      ; 10.018     ;
; 30.337 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a27~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.336      ; 10.047     ;
; 30.339 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.337      ; 10.046     ;
; 30.362 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a24~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.338      ; 10.024     ;
; 30.499 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a30~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.327      ; 9.876      ;
; 30.499 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a30~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.327      ; 9.876      ;
; 30.540 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a6~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.332      ; 9.840      ;
; 30.540 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.332      ; 9.840      ;
; 30.558 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.326      ; 9.816      ;
; 30.558 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.326      ; 9.816      ;
; 30.560 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a3~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.320      ; 9.808      ;
; 30.560 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.320      ; 9.808      ;
; 30.566 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a8~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.326      ; 9.808      ;
; 30.566 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a8~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.326      ; 9.808      ;
; 30.575 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.334      ; 9.807      ;
; 30.575 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.334      ; 9.807      ;
; 30.575 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a5~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.320      ; 9.793      ;
; 30.575 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a5~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.320      ; 9.793      ;
; 30.578 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a1~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.330      ; 9.800      ;
; 30.578 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a1~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.330      ; 9.800      ;
; 30.591 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a14~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.330      ; 9.787      ;
; 30.591 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.330      ; 9.787      ;
; 30.599 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a4~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.320      ; 9.769      ;
; 30.599 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a4~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.320      ; 9.769      ;
; 30.642 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a23~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.314      ; 9.720      ;
; 30.642 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a23~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.314      ; 9.720      ;
; 30.654 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a30~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.327      ; 9.721      ;
; 30.654 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a30~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.327      ; 9.721      ;
; 30.665 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a7~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.303      ; 9.686      ;
; 30.665 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.303      ; 9.686      ;
; 30.677 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a6~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.331      ; 9.702      ;
; 30.677 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.331      ; 9.702      ;
; 30.677 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.325      ; 9.696      ;
; 30.677 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.325      ; 9.696      ;
; 30.699 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a11~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.300      ; 9.649      ;
; 30.699 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.300      ; 9.649      ;
; 30.706 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a2~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.318      ; 9.660      ;
; 30.706 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a2~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.318      ; 9.660      ;
; 30.707 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a13~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.318      ; 9.659      ;
; 30.707 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a13~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.318      ; 9.659      ;
; 30.712 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.333      ; 9.669      ;
; 30.712 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.333      ; 9.669      ;
; 30.714 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a12~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.320      ; 9.654      ;
; 30.714 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.320      ; 9.654      ;
; 30.715 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a3~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.320      ; 9.653      ;
; 30.715 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.320      ; 9.653      ;
; 30.716 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a10~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.300      ; 9.632      ;
; 30.716 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a10~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.300      ; 9.632      ;
; 30.721 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a8~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.326      ; 9.653      ;
; 30.721 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a8~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.326      ; 9.653      ;
; 30.730 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a5~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.320      ; 9.638      ;
; 30.730 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a5~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.320      ; 9.638      ;
; 30.733 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a1~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.330      ; 9.645      ;
; 30.733 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a1~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.330      ; 9.645      ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.453 ; vga_pic:vga_pic_inst|rom_addr[12] ; vga_pic:vga_pic_inst|rom_addr[12]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_pic:vga_pic_inst|rom_addr[0]  ; vga_pic:vga_pic_inst|rom_addr[0]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_pic:vga_pic_inst|rom_addr[11] ; vga_pic:vga_pic_inst|rom_addr[11]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_pic:vga_pic_inst|rom_addr[13] ; vga_pic:vga_pic_inst|rom_addr[13]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_pic:vga_pic_inst|rom_addr[10] ; vga_pic:vga_pic_inst|rom_addr[10]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_pic:vga_pic_inst|rom_addr[1]  ; vga_pic:vga_pic_inst|rom_addr[1]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_addr[6]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_pic:vga_pic_inst|rom_addr[9]  ; vga_pic:vga_pic_inst|rom_addr[9]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_pic:vga_pic_inst|rom_addr[8]  ; vga_pic:vga_pic_inst|rom_addr[8]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_addr[7]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_pic:vga_pic_inst|rom_addr[4]  ; vga_pic:vga_pic_inst|rom_addr[4]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_pic:vga_pic_inst|rom_addr[3]  ; vga_pic:vga_pic_inst|rom_addr[3]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_pic:vga_pic_inst|rom_addr[5]  ; vga_pic:vga_pic_inst|rom_addr[5]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_pic:vga_pic_inst|rom_addr[2]  ; vga_pic:vga_pic_inst|rom_addr[2]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.457 ; vga_pic:vga_pic_inst|rom_addr[3]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.188      ;
; 0.482 ; vga_pic:vga_pic_inst|rom_addr[2]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.213      ;
; 0.487 ; vga_pic:vga_pic_inst|rom_addr[11] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.217      ;
; 0.495 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.226      ;
; 0.541 ; vga_pic:vga_pic_inst|rom_addr[1]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.267      ;
; 0.542 ; vga_pic:vga_pic_inst|rom_addr[1]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a22~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.268      ;
; 0.547 ; vga_pic:vga_pic_inst|rom_addr[1]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a29~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.279      ;
; 0.713 ; vga_pic:vga_pic_inst|rom_addr[9]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.444      ;
; 0.739 ; vga_pic:vga_pic_inst|rom_addr[9]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.471      ;
; 0.743 ; vga_pic:vga_pic_inst|rom_addr[12] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.475      ;
; 0.749 ; vga_pic:vga_pic_inst|rom_addr[9]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.481      ;
; 0.750 ; vga_pic:vga_pic_inst|rom_addr[12] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.482      ;
; 0.750 ; vga_pic:vga_pic_inst|rom_addr[11] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a29~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.482      ;
; 0.752 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]   ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.045      ;
; 0.764 ; vga_pic:vga_pic_inst|rom_addr[11] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.495      ;
; 0.764 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]   ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.769 ; vga_ctrl:vga_ctrl_inst|cnt_h[7]   ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.062      ;
; 0.770 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]   ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.775 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.507      ;
; 0.778 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]   ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.071      ;
; 0.787 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]   ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.080      ;
; 0.788 ; vga_pic:vga_pic_inst|rom_addr[11] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.519      ;
; 0.789 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]   ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.082      ;
; 0.795 ; vga_pic:vga_pic_inst|rom_addr[10] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.530      ;
; 0.800 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a22~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.527      ;
; 0.808 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.540      ;
; 0.809 ; vga_pic:vga_pic_inst|rom_addr[0]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.536      ;
; 0.811 ; vga_pic:vga_pic_inst|rom_addr[10] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a29~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.548      ;
; 0.817 ; vga_pic:vga_pic_inst|rom_addr[2]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a29~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.550      ;
; 0.828 ; vga_pic:vga_pic_inst|rom_addr[3]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.560      ;
; 0.844 ; vga_pic:vga_pic_inst|rom_addr[2]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.571      ;
; 0.863 ; vga_pic:vga_pic_inst|rom_addr[2]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.595      ;
; 0.866 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a29~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.599      ;
; 0.886 ; vga_pic:vga_pic_inst|rom_addr[0]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.618      ;
; 0.892 ; vga_pic:vga_pic_inst|rom_addr[3]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.619      ;
; 0.899 ; vga_pic:vga_pic_inst|rom_addr[1]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.630      ;
; 0.901 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.628      ;
; 0.902 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a22~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.629      ;
; 0.930 ; vga_pic:vga_pic_inst|rom_addr[1]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a16~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.655      ;
; 0.960 ; vga_pic:vga_pic_inst|rom_addr[10] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.711      ;
; 1.025 ; vga_pic:vga_pic_inst|rom_addr[1]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a28~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.775      ;
; 1.036 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a28~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.787      ;
; 1.053 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a28~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.804      ;
; 1.065 ; vga_pic:vga_pic_inst|rom_addr[0]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a28~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.816      ;
; 1.065 ; vga_pic:vga_pic_inst|rom_addr[2]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a28~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.816      ;
; 1.068 ; vga_pic:vga_pic_inst|rom_addr[10] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.804      ;
; 1.072 ; vga_pic:vga_pic_inst|rom_addr[2]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.804      ;
; 1.072 ; vga_pic:vga_pic_inst|rom_addr[10] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.808      ;
; 1.086 ; vga_pic:vga_pic_inst|rom_addr[3]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.838      ;
; 1.101 ; vga_pic:vga_pic_inst|rom_addr[2]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.833      ;
; 1.106 ; vga_pic:vga_pic_inst|rom_addr[12] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.837      ;
; 1.107 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]   ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.400      ;
; 1.125 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]   ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.131 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]   ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.424      ;
; 1.131 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]   ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.424      ;
; 1.132 ; vga_pic:vga_pic_inst|rom_addr[3]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.864      ;
; 1.132 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]   ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.425      ;
; 1.134 ; vga_pic:vga_pic_inst|rom_addr[10] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.865      ;
; 1.134 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]   ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.140 ; vga_pic:vga_pic_inst|rom_addr[3]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a29~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.873      ;
; 1.140 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]   ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.433      ;
; 1.143 ; vga_pic:vga_pic_inst|rom_addr[12] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a29~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.876      ;
; 1.145 ; vga_pic:vga_pic_inst|rom_addr[10] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.881      ;
; 1.146 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.873      ;
; 1.156 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.888      ;
; 1.159 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]   ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.452      ;
; 1.161 ; vga_pic:vga_pic_inst|rom_addr[3]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.893      ;
; 1.163 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a29~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.896      ;
; 1.166 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.897      ;
; 1.168 ; vga_pic:vga_pic_inst|rom_addr[0]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a29~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.901      ;
; 1.175 ; vga_pic:vga_pic_inst|rom_addr[10] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a22~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.906      ;
; 1.181 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.913      ;
; 1.184 ; vga_pic:vga_pic_inst|rom_addr[0]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.915      ;
; 1.186 ; vga_pic:vga_pic_inst|rom_addr[1]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.916      ;
; 1.192 ; vga_pic:vga_pic_inst|rom_addr[1]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.923      ;
; 1.209 ; vga_pic:vga_pic_inst|rom_addr[1]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a25~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.934      ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                                  ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a25~porta_address_reg0 ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a25~porta_re_reg       ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_back_data[13]                                                                                                    ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_back_data[15]                                                                                                    ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_back_data[2]                                                                                                     ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_back_data[4]                                                                                                     ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|address_reg_a[0]                 ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a10~porta_re_reg       ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a11~porta_re_reg       ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a17~porta_re_reg       ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a18~porta_re_reg       ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a23~porta_re_reg       ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a26~porta_address_reg0 ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a26~porta_re_reg       ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a31~porta_address_reg0 ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a31~porta_re_reg       ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|rden_a_store                     ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ;
; 19.724 ; 19.959       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 19.724 ; 19.959       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a16~porta_re_reg       ;
; 19.724 ; 19.959       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 19.724 ; 19.959       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a8~porta_re_reg        ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_back_data[10]                                                                                                    ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_back_data[8]                                                                                                     ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_back_data[9]                                                                                                     ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[11]                                                                                                         ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[1]                                                                                                          ;
; 19.725 ; 19.960       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a30~porta_address_reg0 ;
; 19.725 ; 19.960       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a30~porta_re_reg       ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                                           ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                           ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                           ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                           ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                           ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                                           ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                           ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                           ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                                                                           ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                                           ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                           ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                           ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                           ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                           ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[0]                                                                                                          ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[12]                                                                                                         ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[13]                                                                                                         ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[2]                                                                                                          ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[3]                                                                                                          ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[4]                                                                                                          ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[5]                                                                                                          ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[6]                                                                                                          ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[7]                                                                                                          ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[8]                                                                                                          ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[9]                                                                                                          ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a0~porta_re_reg        ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a12~porta_re_reg       ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a13~porta_re_reg       ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a15~porta_re_reg       ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a20~porta_re_reg       ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_re_reg       ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a24~porta_address_reg0 ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a24~porta_re_reg       ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a28~porta_address_reg0 ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a28~porta_re_reg       ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a29~porta_address_reg0 ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a29~porta_re_reg       ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a2~porta_re_reg        ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a5~porta_re_reg        ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a7~porta_re_reg        ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_re_reg        ;
; 19.727 ; 19.947       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|image_valid                                                                                                          ;
; 19.727 ; 19.947       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[10]                                                                                                         ;
; 19.727 ; 19.962       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 19.727 ; 19.962       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a22~porta_re_reg       ;
; 19.727 ; 19.962       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 19.727 ; 19.962       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a3~porta_re_reg        ;
; 19.727 ; 19.962       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 19.727 ; 19.962       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a4~porta_re_reg        ;
; 19.728 ; 19.963       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 19.728 ; 19.963       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a14~porta_re_reg       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 7.230  ; 7.072  ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 13.254 ; 12.904 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 11.429 ; 11.107 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 13.254 ; 12.904 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 11.280 ; 11.054 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 12.162 ; 11.886 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 12.297 ; 11.974 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 12.507 ; 12.118 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 11.248 ; 10.902 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 11.562 ; 11.249 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 11.900 ; 11.605 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 11.216 ; 10.865 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 11.650 ; 11.315 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 10.882 ; 10.599 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 11.498 ; 11.139 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 11.421 ; 11.104 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 11.685 ; 11.384 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 10.202 ; 9.947  ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 7.042  ; 7.067  ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 5.038 ; 4.931 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 4.692 ; 4.562 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 4.692 ; 4.562 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 7.455 ; 7.353 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 4.788 ; 4.673 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 5.784 ; 5.648 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 5.815 ; 5.690 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 5.898 ; 5.682 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 5.739 ; 5.611 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 4.861 ; 4.582 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 5.726 ; 5.599 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 4.861 ; 4.620 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 5.206 ; 4.900 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 4.777 ; 4.669 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 5.749 ; 5.614 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 4.743 ; 4.606 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 5.674 ; 5.566 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 4.926 ; 4.817 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 4.832 ; 4.903 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                              ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 103.69 MHz ; 103.69 MHz      ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.356 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_clk                                                  ; 9.943  ; 0.000         ;
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.720 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                              ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 30.356 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.284      ; 9.967      ;
; 30.356 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.284      ; 9.967      ;
; 30.358 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a6~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.289      ; 9.970      ;
; 30.358 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.289      ; 9.970      ;
; 30.394 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.292      ; 9.937      ;
; 30.394 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.292      ; 9.937      ;
; 30.722 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a30~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.286      ; 9.603      ;
; 30.722 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a30~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.286      ; 9.603      ;
; 30.783 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a3~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.280      ; 9.536      ;
; 30.783 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.280      ; 9.536      ;
; 30.789 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.284      ; 9.534      ;
; 30.789 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.284      ; 9.534      ;
; 30.793 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a8~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.286      ; 9.532      ;
; 30.793 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a8~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.286      ; 9.532      ;
; 30.798 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a5~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.281      ; 9.522      ;
; 30.798 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a5~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.281      ; 9.522      ;
; 30.802 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a1~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.287      ; 9.524      ;
; 30.802 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a1~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.287      ; 9.524      ;
; 30.813 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a6~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.289      ; 9.515      ;
; 30.813 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.289      ; 9.515      ;
; 30.815 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a14~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.287      ; 9.511      ;
; 30.815 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.287      ; 9.511      ;
; 30.822 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a4~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.280      ; 9.497      ;
; 30.822 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a4~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.280      ; 9.497      ;
; 30.849 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.292      ; 9.482      ;
; 30.849 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.292      ; 9.482      ;
; 30.863 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a23~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.277      ; 9.453      ;
; 30.863 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a23~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.277      ; 9.453      ;
; 30.905 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a28~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.297      ; 9.431      ;
; 30.923 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a12~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.281      ; 9.397      ;
; 30.923 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.281      ; 9.397      ;
; 30.929 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a11~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.265      ; 9.375      ;
; 30.929 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.265      ; 9.375      ;
; 30.929 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a27~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.294      ; 9.404      ;
; 30.931 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a2~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.278      ; 9.386      ;
; 30.931 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a2~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.278      ; 9.386      ;
; 30.931 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.296      ; 9.404      ;
; 30.931 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.284      ; 9.392      ;
; 30.931 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.284      ; 9.392      ;
; 30.932 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a13~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.278      ; 9.385      ;
; 30.932 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a13~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.278      ; 9.385      ;
; 30.946 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a10~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.265      ; 9.358      ;
; 30.946 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a10~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.265      ; 9.358      ;
; 30.951 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a24~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.296      ; 9.384      ;
; 30.955 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a6~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.289      ; 9.373      ;
; 30.955 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.289      ; 9.373      ;
; 30.973 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a0~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.264      ; 9.330      ;
; 30.973 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a0~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.264      ; 9.330      ;
; 30.991 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.292      ; 9.340      ;
; 30.991 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.292      ; 9.340      ;
; 31.048 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.285      ; 9.276      ;
; 31.048 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.285      ; 9.276      ;
; 31.050 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a6~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.290      ; 9.279      ;
; 31.050 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.290      ; 9.279      ;
; 31.086 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.293      ; 9.246      ;
; 31.086 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.293      ; 9.246      ;
; 31.155 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a30~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.286      ; 9.170      ;
; 31.155 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a30~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.286      ; 9.170      ;
; 31.187 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.284      ; 9.136      ;
; 31.187 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.284      ; 9.136      ;
; 31.189 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a6~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.289      ; 9.139      ;
; 31.189 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.289      ; 9.139      ;
; 31.204 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a8~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.286      ; 9.121      ;
; 31.204 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a8~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.286      ; 9.121      ;
; 31.208 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a3~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.280      ; 9.111      ;
; 31.208 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.280      ; 9.111      ;
; 31.213 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a1~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.287      ; 9.113      ;
; 31.213 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a1~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.287      ; 9.113      ;
; 31.225 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.292      ; 9.106      ;
; 31.225 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.292      ; 9.106      ;
; 31.227 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a5~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.281      ; 9.093      ;
; 31.227 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a5~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.281      ; 9.093      ;
; 31.227 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a14~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.287      ; 9.099      ;
; 31.227 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.287      ; 9.099      ;
; 31.240 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a4~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.280      ; 9.079      ;
; 31.240 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a4~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.280      ; 9.079      ;
; 31.243 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.285      ; 9.081      ;
; 31.243 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.285      ; 9.081      ;
; 31.245 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a6~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.290      ; 9.084      ;
; 31.245 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.290      ; 9.084      ;
; 31.281 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.293      ; 9.051      ;
; 31.281 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.293      ; 9.051      ;
; 31.286 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a7~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.265      ; 9.018      ;
; 31.286 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.265      ; 9.018      ;
; 31.296 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a23~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.277      ; 9.020      ;
; 31.296 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a23~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.277      ; 9.020      ;
; 31.297 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a30~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.286      ; 9.028      ;
; 31.297 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a30~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.286      ; 9.028      ;
; 31.302 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.290      ; 9.027      ;
; 31.302 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.290      ; 9.027      ;
; 31.304 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a6~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.295      ; 9.030      ;
; 31.304 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.295      ; 9.030      ;
; 31.332 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.284      ; 8.991      ;
; 31.332 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.284      ; 8.991      ;
; 31.340 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.298      ; 8.997      ;
; 31.340 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.298      ; 8.997      ;
; 31.346 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a8~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.286      ; 8.979      ;
; 31.346 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a8~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.286      ; 8.979      ;
; 31.350 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a3~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.280      ; 8.969      ;
; 31.350 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.280      ; 8.969      ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.401 ; vga_pic:vga_pic_inst|rom_addr[11] ; vga_pic:vga_pic_inst|rom_addr[11]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_pic:vga_pic_inst|rom_addr[1]  ; vga_pic:vga_pic_inst|rom_addr[1]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; vga_pic:vga_pic_inst|rom_addr[12] ; vga_pic:vga_pic_inst|rom_addr[12]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_pic:vga_pic_inst|rom_addr[0]  ; vga_pic:vga_pic_inst|rom_addr[0]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_pic:vga_pic_inst|rom_addr[13] ; vga_pic:vga_pic_inst|rom_addr[13]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_pic:vga_pic_inst|rom_addr[10] ; vga_pic:vga_pic_inst|rom_addr[10]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_addr[6]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_pic:vga_pic_inst|rom_addr[9]  ; vga_pic:vga_pic_inst|rom_addr[9]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_pic:vga_pic_inst|rom_addr[8]  ; vga_pic:vga_pic_inst|rom_addr[8]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_addr[7]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_pic:vga_pic_inst|rom_addr[4]  ; vga_pic:vga_pic_inst|rom_addr[4]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_pic:vga_pic_inst|rom_addr[3]  ; vga_pic:vga_pic_inst|rom_addr[3]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_pic:vga_pic_inst|rom_addr[5]  ; vga_pic:vga_pic_inst|rom_addr[5]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_pic:vga_pic_inst|rom_addr[2]  ; vga_pic:vga_pic_inst|rom_addr[2]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.430 ; vga_pic:vga_pic_inst|rom_addr[3]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.082      ;
; 0.452 ; vga_pic:vga_pic_inst|rom_addr[2]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.104      ;
; 0.456 ; vga_pic:vga_pic_inst|rom_addr[11] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.108      ;
; 0.466 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.118      ;
; 0.509 ; vga_pic:vga_pic_inst|rom_addr[1]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.157      ;
; 0.509 ; vga_pic:vga_pic_inst|rom_addr[1]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a29~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.161      ;
; 0.514 ; vga_pic:vga_pic_inst|rom_addr[1]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a22~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.158      ;
; 0.654 ; vga_pic:vga_pic_inst|rom_addr[9]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.306      ;
; 0.685 ; vga_pic:vga_pic_inst|rom_addr[9]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.336      ;
; 0.685 ; vga_pic:vga_pic_inst|rom_addr[11] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a29~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.337      ;
; 0.688 ; vga_pic:vga_pic_inst|rom_addr[12] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.340      ;
; 0.690 ; vga_pic:vga_pic_inst|rom_addr[9]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.342      ;
; 0.691 ; vga_pic:vga_pic_inst|rom_addr[12] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.342      ;
; 0.699 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]   ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.967      ;
; 0.703 ; vga_pic:vga_pic_inst|rom_addr[11] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.355      ;
; 0.714 ; vga_ctrl:vga_ctrl_inst|cnt_h[7]   ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.714 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]   ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.714 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]   ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.717 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.368      ;
; 0.723 ; vga_pic:vga_pic_inst|rom_addr[11] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.374      ;
; 0.724 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]   ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.992      ;
; 0.732 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]   ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.000      ;
; 0.733 ; vga_pic:vga_pic_inst|rom_addr[10] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.390      ;
; 0.735 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]   ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.003      ;
; 0.745 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a22~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.389      ;
; 0.745 ; vga_pic:vga_pic_inst|rom_addr[0]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.393      ;
; 0.746 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.398      ;
; 0.747 ; vga_pic:vga_pic_inst|rom_addr[2]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a29~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.399      ;
; 0.749 ; vga_pic:vga_pic_inst|rom_addr[10] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a29~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.406      ;
; 0.765 ; vga_pic:vga_pic_inst|rom_addr[3]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.415      ;
; 0.772 ; vga_pic:vga_pic_inst|rom_addr[2]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.420      ;
; 0.791 ; vga_pic:vga_pic_inst|rom_addr[2]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.441      ;
; 0.800 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a29~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.452      ;
; 0.813 ; vga_pic:vga_pic_inst|rom_addr[0]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.463      ;
; 0.816 ; vga_pic:vga_pic_inst|rom_addr[3]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.464      ;
; 0.827 ; vga_pic:vga_pic_inst|rom_addr[1]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.477      ;
; 0.834 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.482      ;
; 0.839 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a22~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.483      ;
; 0.854 ; vga_pic:vga_pic_inst|rom_addr[1]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a16~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.500      ;
; 0.875 ; vga_pic:vga_pic_inst|rom_addr[10] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.544      ;
; 0.939 ; vga_pic:vga_pic_inst|rom_addr[1]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a28~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.608      ;
; 0.950 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a28~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.619      ;
; 0.964 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a28~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.633      ;
; 0.974 ; vga_pic:vga_pic_inst|rom_addr[0]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a28~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.643      ;
; 0.975 ; vga_pic:vga_pic_inst|rom_addr[2]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a28~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.644      ;
; 0.977 ; vga_pic:vga_pic_inst|rom_addr[10] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.633      ;
; 0.980 ; vga_pic:vga_pic_inst|rom_addr[10] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.637      ;
; 0.986 ; vga_pic:vga_pic_inst|rom_addr[2]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.638      ;
; 0.996 ; vga_pic:vga_pic_inst|rom_addr[3]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.664      ;
; 1.012 ; vga_pic:vga_pic_inst|rom_addr[2]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.663      ;
; 1.015 ; vga_pic:vga_pic_inst|rom_addr[12] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.667      ;
; 1.021 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]   ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.289      ;
; 1.031 ; vga_pic:vga_pic_inst|rom_addr[3]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.683      ;
; 1.033 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]   ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.301      ;
; 1.033 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]   ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.301      ;
; 1.033 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]   ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.301      ;
; 1.038 ; vga_pic:vga_pic_inst|rom_addr[10] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.691      ;
; 1.038 ; vga_pic:vga_pic_inst|rom_addr[3]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a29~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.690      ;
; 1.048 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]   ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.316      ;
; 1.048 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]   ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.316      ;
; 1.048 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]   ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.316      ;
; 1.049 ; vga_pic:vga_pic_inst|rom_addr[10] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.704      ;
; 1.051 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.699      ;
; 1.051 ; vga_pic:vga_pic_inst|rom_addr[12] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a29~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.703      ;
; 1.058 ; vga_pic:vga_pic_inst|rom_addr[3]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.709      ;
; 1.061 ; vga_pic:vga_pic_inst|rom_addr[0]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a29~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.713      ;
; 1.065 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.715      ;
; 1.066 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]   ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.334      ;
; 1.071 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a29~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.723      ;
; 1.072 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.724      ;
; 1.076 ; vga_pic:vga_pic_inst|rom_addr[0]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.728      ;
; 1.078 ; vga_pic:vga_pic_inst|rom_addr[1]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.730      ;
; 1.080 ; vga_pic:vga_pic_inst|rom_addr[10] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a22~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.729      ;
; 1.086 ; vga_pic:vga_pic_inst|rom_addr[1]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.737      ;
; 1.087 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.737      ;
; 1.106 ; vga_pic:vga_pic_inst|rom_addr[1]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a25~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.753      ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                                                                           ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                                           ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_back_data[13]                                                                                                    ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_back_data[15]                                                                                                    ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_back_data[2]                                                                                                     ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_back_data[4]                                                                                                     ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|address_reg_a[0]                 ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|rden_a_store                     ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                                           ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                           ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                           ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                           ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                           ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|image_valid                                                                                                          ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_back_data[10]                                                                                                    ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_back_data[8]                                                                                                     ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_back_data[9]                                                                                                     ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[10]                                                                                                         ;
; 19.721 ; 19.951       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 19.721 ; 19.951       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a18~porta_re_reg       ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                                           ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                           ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                           ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                           ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                           ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                           ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                           ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[0]                                                                                                          ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[11]                                                                                                         ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[12]                                                                                                         ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[13]                                                                                                         ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[1]                                                                                                          ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[2]                                                                                                          ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[3]                                                                                                          ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[4]                                                                                                          ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[5]                                                                                                          ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[6]                                                                                                          ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[7]                                                                                                          ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[8]                                                                                                          ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[9]                                                                                                          ;
; 19.722 ; 19.952       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a24~porta_address_reg0 ;
; 19.722 ; 19.952       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a24~porta_re_reg       ;
; 19.722 ; 19.952       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a31~porta_address_reg0 ;
; 19.722 ; 19.952       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a31~porta_re_reg       ;
; 19.723 ; 19.953       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 19.723 ; 19.953       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a17~porta_re_reg       ;
; 19.723 ; 19.953       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 19.723 ; 19.953       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a20~porta_re_reg       ;
; 19.723 ; 19.953       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 19.723 ; 19.953       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a7~porta_re_reg        ;
; 19.724 ; 19.954       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 19.724 ; 19.954       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a0~porta_re_reg        ;
; 19.724 ; 19.954       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 19.724 ; 19.954       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a10~porta_re_reg       ;
; 19.724 ; 19.954       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 19.724 ; 19.954       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a11~porta_re_reg       ;
; 19.724 ; 19.954       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 19.724 ; 19.954       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a22~porta_re_reg       ;
; 19.724 ; 19.954       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a29~porta_address_reg0 ;
; 19.724 ; 19.954       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a29~porta_re_reg       ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a12~porta_re_reg       ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a14~porta_re_reg       ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a15~porta_re_reg       ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a16~porta_re_reg       ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a19~porta_re_reg       ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a1~porta_re_reg        ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_re_reg       ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a23~porta_re_reg       ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a25~porta_address_reg0 ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a25~porta_re_reg       ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a26~porta_address_reg0 ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a26~porta_re_reg       ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a28~porta_address_reg0 ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a28~porta_re_reg       ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a3~porta_re_reg        ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a5~porta_re_reg        ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a8~porta_re_reg        ;
; 19.726 ; 19.956       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 19.726 ; 19.956       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a13~porta_re_reg       ;
; 19.726 ; 19.956       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 19.726 ; 19.956       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a2~porta_re_reg        ;
; 19.726 ; 19.956       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a30~porta_address_reg0 ;
; 19.726 ; 19.956       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a30~porta_re_reg       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 6.713  ; 6.526  ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 12.262 ; 11.630 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 10.649 ; 10.086 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 12.262 ; 11.630 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 10.500 ; 10.036 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 11.314 ; 10.803 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 11.467 ; 10.856 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 11.657 ; 10.998 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 10.472 ; 9.904  ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 10.753 ; 10.215 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 11.073 ; 10.534 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 10.443 ; 9.862  ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 10.843 ; 10.284 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 10.120 ; 9.632  ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 10.722 ; 10.122 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 10.633 ; 10.086 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 10.876 ; 10.345 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 9.670  ; 9.042  ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 6.513  ; 6.516  ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 4.658 ; 4.579 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 4.386 ; 4.182 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 4.386 ; 4.182 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 6.822 ; 6.706 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 4.489 ; 4.273 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 5.342 ; 5.162 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 5.369 ; 5.203 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 5.454 ; 5.180 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 5.296 ; 5.216 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 4.518 ; 4.217 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 5.281 ; 5.106 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 4.532 ; 4.239 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 4.844 ; 4.499 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 4.483 ; 4.267 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 5.306 ; 5.219 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 4.444 ; 4.221 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 5.260 ; 5.156 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 4.608 ; 4.418 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 4.448 ; 4.555 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 35.430 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.166 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_clk                                                  ; 9.594  ; 0.000         ;
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.732 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                              ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 35.430 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a6~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.142      ; 4.721      ;
; 35.430 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.142      ; 4.721      ;
; 35.448 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.145      ; 4.706      ;
; 35.448 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.145      ; 4.706      ;
; 35.483 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.141      ; 4.667      ;
; 35.483 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.141      ; 4.667      ;
; 35.613 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a28~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.150      ; 4.546      ;
; 35.618 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a27~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.147      ; 4.538      ;
; 35.619 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.148      ; 4.538      ;
; 35.633 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a8~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.142      ; 4.518      ;
; 35.636 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a6~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.142      ; 4.515      ;
; 35.636 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.142      ; 4.515      ;
; 35.643 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a24~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.150      ; 4.516      ;
; 35.652 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a8~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.142      ; 4.499      ;
; 35.654 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.145      ; 4.500      ;
; 35.654 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.145      ; 4.500      ;
; 35.660 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a3~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.138      ; 4.487      ;
; 35.660 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.138      ; 4.487      ;
; 35.661 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a1~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.143      ; 4.491      ;
; 35.661 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a1~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.143      ; 4.491      ;
; 35.669 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a30~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.143      ; 4.483      ;
; 35.669 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a30~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.143      ; 4.483      ;
; 35.675 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a14~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.143      ; 4.477      ;
; 35.675 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.143      ; 4.477      ;
; 35.678 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a5~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.139      ; 4.470      ;
; 35.678 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a5~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.139      ; 4.470      ;
; 35.679 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.141      ; 4.471      ;
; 35.679 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.141      ; 4.471      ;
; 35.683 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a4~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.139      ; 4.465      ;
; 35.683 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a4~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.139      ; 4.465      ;
; 35.724 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a6~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.142      ; 4.427      ;
; 35.724 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.142      ; 4.427      ;
; 35.742 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.145      ; 4.412      ;
; 35.742 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.145      ; 4.412      ;
; 35.749 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a12~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.139      ; 4.399      ;
; 35.749 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.139      ; 4.399      ;
; 35.754 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a2~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.139      ; 4.394      ;
; 35.754 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a2~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.139      ; 4.394      ;
; 35.754 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a13~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.139      ; 4.394      ;
; 35.754 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a13~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.139      ; 4.394      ;
; 35.757 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a11~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.132      ; 4.384      ;
; 35.757 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.132      ; 4.384      ;
; 35.767 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.141      ; 4.383      ;
; 35.767 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.141      ; 4.383      ;
; 35.769 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a23~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.138      ; 4.378      ;
; 35.769 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a23~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.138      ; 4.378      ;
; 35.772 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a10~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.132      ; 4.369      ;
; 35.772 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a10~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.132      ; 4.369      ;
; 35.772 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a6~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.145      ; 4.382      ;
; 35.772 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.145      ; 4.382      ;
; 35.778 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a0~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.130      ; 4.361      ;
; 35.778 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a0~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.130      ; 4.361      ;
; 35.790 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.148      ; 4.367      ;
; 35.790 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.148      ; 4.367      ;
; 35.825 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.144      ; 4.328      ;
; 35.825 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.144      ; 4.328      ;
; 35.834 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a6~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.144      ; 4.319      ;
; 35.834 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.144      ; 4.319      ;
; 35.840 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a20~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.151      ; 4.320      ;
; 35.846 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a8~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.142      ; 4.305      ;
; 35.846 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a8~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.142      ; 4.305      ;
; 35.846 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a30~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.143      ; 4.306      ;
; 35.846 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a30~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.143      ; 4.306      ;
; 35.851 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a3~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.138      ; 4.296      ;
; 35.851 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.138      ; 4.296      ;
; 35.852 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.147      ; 4.304      ;
; 35.852 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.147      ; 4.304      ;
; 35.855 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a1~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.143      ; 4.297      ;
; 35.855 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a1~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.143      ; 4.297      ;
; 35.856 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a28~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.150      ; 4.303      ;
; 35.861 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a27~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.147      ; 4.295      ;
; 35.862 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.148      ; 4.295      ;
; 35.866 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a5~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.139      ; 4.282      ;
; 35.866 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a5~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.139      ; 4.282      ;
; 35.866 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a6~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.145      ; 4.288      ;
; 35.866 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.145      ; 4.288      ;
; 35.867 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a14~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.143      ; 4.285      ;
; 35.867 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.143      ; 4.285      ;
; 35.868 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a4~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.139      ; 4.280      ;
; 35.868 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a4~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.139      ; 4.280      ;
; 35.884 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.148      ; 4.273      ;
; 35.884 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.148      ; 4.273      ;
; 35.886 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a24~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.150      ; 4.273      ;
; 35.887 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.143      ; 4.265      ;
; 35.887 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.143      ; 4.265      ;
; 35.888 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a6~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.147      ; 4.268      ;
; 35.888 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.147      ; 4.268      ;
; 35.906 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.150      ; 4.253      ;
; 35.906 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.150      ; 4.253      ;
; 35.912 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a7~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.131      ; 4.228      ;
; 35.912 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.131      ; 4.228      ;
; 35.917 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a28~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.150      ; 4.242      ;
; 35.918 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a2~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.139      ; 4.230      ;
; 35.918 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a2~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.139      ; 4.230      ;
; 35.918 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a13~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.139      ; 4.230      ;
; 35.918 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a13~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.139      ; 4.230      ;
; 35.919 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.144      ; 4.234      ;
; 35.919 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.144      ; 4.234      ;
; 35.920 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a28~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.150      ; 4.239      ;
; 35.921 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a11~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.132      ; 4.220      ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.166 ; vga_pic:vga_pic_inst|rom_addr[3]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.493      ;
; 0.169 ; vga_pic:vga_pic_inst|rom_addr[11] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.496      ;
; 0.177 ; vga_pic:vga_pic_inst|rom_addr[2]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.504      ;
; 0.177 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.504      ;
; 0.186 ; vga_pic:vga_pic_inst|rom_addr[11] ; vga_pic:vga_pic_inst|rom_addr[11]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_pic:vga_pic_inst|rom_addr[1]  ; vga_pic:vga_pic_inst|rom_addr[1]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; vga_pic:vga_pic_inst|rom_addr[12] ; vga_pic:vga_pic_inst|rom_addr[12]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_pic:vga_pic_inst|rom_addr[0]  ; vga_pic:vga_pic_inst|rom_addr[0]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_pic:vga_pic_inst|rom_addr[13] ; vga_pic:vga_pic_inst|rom_addr[13]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_pic:vga_pic_inst|rom_addr[10] ; vga_pic:vga_pic_inst|rom_addr[10]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_addr[6]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_pic:vga_pic_inst|rom_addr[9]  ; vga_pic:vga_pic_inst|rom_addr[9]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_pic:vga_pic_inst|rom_addr[8]  ; vga_pic:vga_pic_inst|rom_addr[8]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_addr[7]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_pic:vga_pic_inst|rom_addr[4]  ; vga_pic:vga_pic_inst|rom_addr[4]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_pic:vga_pic_inst|rom_addr[3]  ; vga_pic:vga_pic_inst|rom_addr[3]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_pic:vga_pic_inst|rom_addr[5]  ; vga_pic:vga_pic_inst|rom_addr[5]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_pic:vga_pic_inst|rom_addr[2]  ; vga_pic:vga_pic_inst|rom_addr[2]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; vga_pic:vga_pic_inst|rom_addr[1]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a29~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.514      ;
; 0.199 ; vga_pic:vga_pic_inst|rom_addr[1]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.522      ;
; 0.204 ; vga_pic:vga_pic_inst|rom_addr[1]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a22~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.523      ;
; 0.271 ; vga_pic:vga_pic_inst|rom_addr[9]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.598      ;
; 0.283 ; vga_pic:vga_pic_inst|rom_addr[9]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.611      ;
; 0.285 ; vga_pic:vga_pic_inst|rom_addr[11] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a29~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.611      ;
; 0.291 ; vga_pic:vga_pic_inst|rom_addr[12] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.619      ;
; 0.291 ; vga_pic:vga_pic_inst|rom_addr[9]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.619      ;
; 0.294 ; vga_pic:vga_pic_inst|rom_addr[12] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.622      ;
; 0.299 ; vga_pic:vga_pic_inst|rom_addr[11] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.627      ;
; 0.301 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]   ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.422      ;
; 0.304 ; vga_pic:vga_pic_inst|rom_addr[2]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a29~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.630      ;
; 0.305 ; vga_pic:vga_pic_inst|rom_addr[11] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.633      ;
; 0.307 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.635      ;
; 0.308 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]   ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; vga_ctrl:vga_ctrl_inst|cnt_h[7]   ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]   ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.314 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]   ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.435      ;
; 0.315 ; vga_pic:vga_pic_inst|rom_addr[10] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.646      ;
; 0.318 ; vga_pic:vga_pic_inst|rom_addr[10] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a29~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.648      ;
; 0.318 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]   ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.439      ;
; 0.318 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]   ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.439      ;
; 0.320 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.648      ;
; 0.325 ; vga_pic:vga_pic_inst|rom_addr[2]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.648      ;
; 0.326 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a22~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.645      ;
; 0.326 ; vga_pic:vga_pic_inst|rom_addr[0]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.649      ;
; 0.327 ; vga_pic:vga_pic_inst|rom_addr[2]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.652      ;
; 0.337 ; vga_pic:vga_pic_inst|rom_addr[3]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.662      ;
; 0.345 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a29~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.671      ;
; 0.351 ; vga_pic:vga_pic_inst|rom_addr[0]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.676      ;
; 0.356 ; vga_pic:vga_pic_inst|rom_addr[3]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.679      ;
; 0.357 ; vga_pic:vga_pic_inst|rom_addr[1]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.682      ;
; 0.363 ; vga_pic:vga_pic_inst|rom_addr[1]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a16~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.684      ;
; 0.370 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.693      ;
; 0.374 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a22~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.693      ;
; 0.383 ; vga_pic:vga_pic_inst|rom_addr[10] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.717      ;
; 0.432 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a28~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.767      ;
; 0.433 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a28~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.768      ;
; 0.435 ; vga_pic:vga_pic_inst|rom_addr[1]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a28~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.770      ;
; 0.439 ; vga_pic:vga_pic_inst|rom_addr[10] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.771      ;
; 0.439 ; vga_pic:vga_pic_inst|rom_addr[0]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a28~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.774      ;
; 0.443 ; vga_pic:vga_pic_inst|rom_addr[2]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a28~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.778      ;
; 0.443 ; vga_pic:vga_pic_inst|rom_addr[10] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.775      ;
; 0.446 ; vga_pic:vga_pic_inst|rom_addr[2]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.774      ;
; 0.450 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]   ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.571      ;
; 0.451 ; vga_pic:vga_pic_inst|rom_addr[3]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.784      ;
; 0.454 ; vga_pic:vga_pic_inst|rom_addr[2]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.782      ;
; 0.454 ; vga_pic:vga_pic_inst|rom_addr[3]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a29~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.780      ;
; 0.459 ; vga_pic:vga_pic_inst|rom_addr[3]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.787      ;
; 0.462 ; vga_pic:vga_pic_inst|rom_addr[12] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.789      ;
; 0.463 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]   ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.466 ; vga_pic:vga_pic_inst|rom_addr[0]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a29~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.792      ;
; 0.466 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]   ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]   ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]   ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.469 ; vga_pic:vga_pic_inst|rom_addr[10] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.798      ;
; 0.469 ; vga_pic:vga_pic_inst|rom_addr[3]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.797      ;
; 0.469 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]   ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.590      ;
; 0.470 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]   ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.591      ;
; 0.472 ; vga_pic:vga_pic_inst|rom_addr[1]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.799      ;
; 0.472 ; vga_pic:vga_pic_inst|rom_addr[10] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.799      ;
; 0.476 ; vga_pic:vga_pic_inst|rom_addr[0]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.803      ;
; 0.476 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.799      ;
; 0.478 ; vga_pic:vga_pic_inst|rom_addr[1]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.806      ;
; 0.479 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]   ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.600      ;
; 0.480 ; vga_pic:vga_pic_inst|rom_addr[12] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a29~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.806      ;
; 0.486 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.811      ;
; 0.492 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.819      ;
; 0.492 ; vga_pic:vga_pic_inst|rom_addr[0]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.820      ;
; 0.492 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a29~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.818      ;
; 0.492 ; vga_pic:vga_pic_inst|rom_addr[0]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.820      ;
; 0.494 ; vga_pic:vga_pic_inst|rom_addr[10] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a22~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.817      ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                                    ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 19.732 ; 19.962       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 19.732 ; 19.962       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a15~porta_re_reg       ;
; 19.732 ; 19.962       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 19.732 ; 19.962       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a17~porta_re_reg       ;
; 19.732 ; 19.962       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 19.732 ; 19.962       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a19~porta_re_reg       ;
; 19.732 ; 19.962       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a29~porta_address_reg0 ;
; 19.732 ; 19.962       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a29~porta_re_reg       ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a0~porta_re_reg        ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a18~porta_re_reg       ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a23~porta_re_reg       ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a24~porta_address_reg0 ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a24~porta_re_reg       ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a27~porta_address_reg0 ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a27~porta_re_reg       ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a31~porta_address_reg0 ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a31~porta_re_reg       ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a7~porta_re_reg        ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a10~porta_re_reg       ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a11~porta_re_reg       ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a12~porta_re_reg       ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a13~porta_re_reg       ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a14~porta_re_reg       ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a16~porta_re_reg       ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a1~porta_re_reg        ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a20~porta_re_reg       ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21~porta_re_reg       ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a22~porta_re_reg       ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a25~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a25~porta_re_reg       ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a26~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a26~porta_re_reg       ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a28~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a28~porta_re_reg       ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a2~porta_re_reg        ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a30~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a30~porta_re_reg       ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a3~porta_re_reg        ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a4~porta_re_reg        ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a5~porta_re_reg        ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a6~porta_re_reg        ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a8~porta_re_reg        ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9~porta_re_reg        ;
; 19.795 ; 19.979       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                                           ;
; 19.795 ; 19.979       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ;
; 19.795 ; 19.979       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ;
; 19.795 ; 19.979       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ;
; 19.795 ; 19.979       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ;
; 19.795 ; 19.979       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ;
; 19.795 ; 19.979       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                           ;
; 19.795 ; 19.979       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                           ;
; 19.795 ; 19.979       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                           ;
; 19.795 ; 19.979       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                           ;
; 19.795 ; 19.979       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_back_data[10]                                                                                                    ;
; 19.795 ; 19.979       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_back_data[13]                                                                                                    ;
; 19.795 ; 19.979       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_back_data[15]                                                                                                    ;
; 19.795 ; 19.979       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_back_data[2]                                                                                                     ;
; 19.795 ; 19.979       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_back_data[4]                                                                                                     ;
; 19.795 ; 19.979       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_back_data[8]                                                                                                     ;
; 19.795 ; 19.979       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_back_data[9]                                                                                                     ;
; 19.795 ; 19.979       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|address_reg_a[0]                 ;
; 19.795 ; 19.979       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|rden_a_store                     ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|image_valid                                                                                                          ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[0]                                                                                                          ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[10]                                                                                                         ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[11]                                                                                                         ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[12]                                                                                                         ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[13]                                                                                                         ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[1]                                                                                                          ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[2]                                                                                                          ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[3]                                                                                                          ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[4]                                                                                                          ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[5]                                                                                                          ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[6]                                                                                                          ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[7]                                                                                                          ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[8]                                                                                                          ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[9]                                                                                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                                           ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 3.219 ; 3.223 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 5.766 ; 6.007 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 4.712 ; 4.898 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 5.766 ; 6.007 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 4.664 ; 4.874 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 5.063 ; 5.328 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 5.087 ; 5.337 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 5.150 ; 5.412 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 4.636 ; 4.804 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 4.784 ; 4.972 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 4.927 ; 5.167 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 4.632 ; 4.789 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 4.802 ; 4.993 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 4.502 ; 4.668 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 4.773 ; 4.963 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 4.682 ; 4.867 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 4.880 ; 5.137 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 4.410 ; 4.585 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 3.166 ; 3.137 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 2.263 ; 2.227 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 2.070 ; 2.143 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 2.070 ; 2.143 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 3.610 ; 3.641 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 2.125 ; 2.221 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 2.534 ; 2.573 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 2.577 ; 2.618 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 2.551 ; 2.596 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 2.597 ; 2.562 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 2.168 ; 2.158 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 2.508 ; 2.549 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 2.173 ; 2.182 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 2.298 ; 2.306 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 2.121 ; 2.221 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 2.600 ; 2.577 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 2.085 ; 2.160 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 2.549 ; 2.541 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 2.171 ; 2.255 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 2.238 ; 2.184 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; 29.697 ; 0.166 ; N/A      ; N/A     ; 9.594               ;
;  sys_clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.697 ; 0.166 ; N/A      ; N/A     ; 19.720              ;
; Design-wide TNS                                           ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  sys_clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 7.230  ; 7.072  ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 13.254 ; 12.904 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 11.429 ; 11.107 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 13.254 ; 12.904 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 11.280 ; 11.054 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 12.162 ; 11.886 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 12.297 ; 11.974 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 12.507 ; 12.118 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 11.248 ; 10.902 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 11.562 ; 11.249 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 11.900 ; 11.605 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 11.216 ; 10.865 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 11.650 ; 11.315 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 10.882 ; 10.599 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 11.498 ; 11.139 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 11.421 ; 11.104 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 11.685 ; 11.384 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 10.202 ; 9.947  ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 7.042  ; 7.067  ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 2.263 ; 2.227 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 2.070 ; 2.143 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 2.070 ; 2.143 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 3.610 ; 3.641 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 2.125 ; 2.221 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 2.534 ; 2.573 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 2.577 ; 2.618 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 2.551 ; 2.596 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 2.597 ; 2.562 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 2.168 ; 2.158 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 2.508 ; 2.549 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 2.173 ; 2.182 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 2.298 ; 2.306 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 2.121 ; 2.221 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 2.600 ; 2.577 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 2.085 ; 2.160 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 2.549 ; 2.541 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 2.171 ; 2.255 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 2.238 ; 2.184 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; hsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 22487    ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 22487    ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 43    ; 43   ;
; Unconstrained Output Ports      ; 18    ; 18   ;
; Unconstrained Output Port Paths ; 350   ; 350  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Tue Dec 13 16:53:30 2022
Info: Command: quartus_sta vga_rom_pic -c vga_rom_pic
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vga_rom_pic.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk sys_clk
    Info (332110): create_generated_clock -source {vga_clk_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]} {vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 29.697
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    29.697               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.934
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.934               0.000 sys_clk 
    Info (332119):    19.722               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 30.356
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    30.356               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.943
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.943               0.000 sys_clk 
    Info (332119):    19.720               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 35.430
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    35.430               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.166
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.166               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.594               0.000 sys_clk 
    Info (332119):    19.732               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4664 megabytes
    Info: Processing ended: Tue Dec 13 16:53:33 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


