Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : dp
Version: F-2011.09-SP3
Date   : Sat Feb  1 21:18:55 2020
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: arv_L4[0] (input port clocked by MY_CLK)
  Endpoint: o_data_even_addr_gen_inst/int_offs_addr_reg[9]
            (rising edge-triggered flip-flop clocked by MY_CLK)
  Path Group: MY_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MY_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.50       0.50 f
  arv_L4[0] (in)                                          0.00       0.50 f
  add_538/U1_1_1/S (HA_X1)                                0.09       0.59 f
  o_data_even_addr_gen_inst/inc_value_offs[1] (addr_gen_N10_1)
                                                          0.00       0.59 f
  o_data_even_addr_gen_inst/add_60/B[1] (addr_gen_N10_1_DW01_add_0)
                                                          0.00       0.59 f
  o_data_even_addr_gen_inst/add_60/U1_1/CO (FA_X1)        0.11       0.70 f
  o_data_even_addr_gen_inst/add_60/U1_2/CO (FA_X1)        0.09       0.79 f
  o_data_even_addr_gen_inst/add_60/U1_3/CO (FA_X1)        0.09       0.88 f
  o_data_even_addr_gen_inst/add_60/U1_4/CO (FA_X1)        0.09       0.98 f
  o_data_even_addr_gen_inst/add_60/U1_5/CO (FA_X1)        0.09       1.07 f
  o_data_even_addr_gen_inst/add_60/U1_6/CO (FA_X1)        0.09       1.16 f
  o_data_even_addr_gen_inst/add_60/U1_7/CO (FA_X1)        0.09       1.25 f
  o_data_even_addr_gen_inst/add_60/U1_8/CO (FA_X1)        0.09       1.34 f
  o_data_even_addr_gen_inst/add_60/U1_9/S (FA_X1)         0.13       1.47 r
  o_data_even_addr_gen_inst/add_60/SUM[9] (addr_gen_N10_1_DW01_add_0)
                                                          0.00       1.47 r
  o_data_even_addr_gen_inst/int_offs_addr_reg[9]/SE (SDFFR_X1)
                                                          0.01       1.49 r
  data arrival time                                                  1.49

  clock MY_CLK (rise edge)                                4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.07       3.93
  o_data_even_addr_gen_inst/int_offs_addr_reg[9]/CK (SDFFR_X1)
                                                          0.00       3.93 r
  library setup time                                     -0.08       3.85
  data required time                                                 3.85
  --------------------------------------------------------------------------
  data required time                                                 3.85
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (MET)                                                        2.36


1
