# RISC-V Superscalar Ä°ÅŸlemci Tez PlanÄ±

## Tez Bilgileri

| Ã–zellik | DeÄŸer |
|---------|-------|
| **Tez TÃ¼rÃ¼** | YÃ¼ksek Lisans Tezi |
| **BaÅŸlÄ±k (TR)** | SÃ¼perÃ¶lÃ§ekli Ä°ÅŸlemcilere Ä°steÄŸe BaÄŸlÄ± Yedeklilik TekniÄŸinin UygulanmasÄ± |
| **BaÅŸlÄ±k (EN)** | Applying On-Demand Redundancy Technique to Superscalar Processors |
| **Referans Sistemi** | NumaralÄ± `[1], [2-3], [1,4,7]` |
| **Hedeflenen BÃ¶lÃ¼m SayÄ±sÄ±** | 6 Ana BÃ¶lÃ¼m + Kaynaklar + Ekler |

---

## Kapsam NotlarÄ±

| Konu | Durum |
|------|-------|
| **TMR (Triple Modular Redundancy)** | âœ… Hemen hemen her modÃ¼lde uygulandÄ± |
| **ECC (Error Correction Codes)** | âš ï¸ BÃ¼yÃ¼k memory yapÄ±larÄ±nda ECC varsayÄ±ldÄ±, implementasyon **KAPSAM DIÅI** |
| **Sentez** | âœ… TSMC 16nm LVT, 1GHz baÅŸarÄ±yla sentezlendi |
| **SonuÃ§ verileri** | SimÃ¼lasyon/test sonuÃ§larÄ± kullanÄ±lacak |

---

## Pipeline AÅŸamalarÄ± (6-Stage)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  FETCH  â”‚ â†’ â”‚ DECODE & RENAME â”‚ â†’ â”‚ DATA CONTROL â”‚ â†’ â”‚ EXECUTE â”‚ â†’ â”‚ MEMORY â”‚ â†’ â”‚ WRITEBACK â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
     â”‚                 â”‚                    â”‚               â”‚            â”‚              â”‚
  multi_fetch    rv32i_decoder         reorder_buffer    ALU/Shifter    LSQ         ROBâ†’PRF
  branch_pred       RAT               reservation_st     Branch_Ctrl              commit logic
  instr_buffer     BRAT                   PRF
```

| AÅŸama | ModÃ¼ller | GÃ¶revi |
|-------|----------|--------|
| **Fetch** | `multi_fetch`, `jump_controller_super`, `instruction_buffer` | Instruction fetch, branch prediction |
| **Decode & Rename** | `rv32i_decoder`, `register_alias_table`, `brat_circular_buffer` | Decode, register renaming |
| **Data Control** | `reorder_buffer`, `reservation_station`, `multi_port_register_file` | OoO scheduling, operand management |
| **Execute** | `function_unit_alu_shifter`, `Branch_Controller` | ALU/Shifter/Branch execution |
| **Memory** | `lsq_simple_top` | Load/Store queue, memory access |
| **Writeback** | ROB commit logic â†’ PRF | In-order commit, register update |

---

## BÃ¶lÃ¼m Zorunluluk Durumu

### âœ… ZORUNLU BÃ–LÃœMLER (Ä°TÃœ KÄ±lavuzuna GÃ¶re)

| SÄ±ra | BÃ¶lÃ¼m | AÃ§Ä±klama | KÄ±lavuz ReferansÄ± |
|------|-------|----------|-------------------|
| 1 | DÄ±ÅŸ Kapak | Åablon formatÄ±nda | BÃ¶lÃ¼m 2.8.1.1 |
| 2 | Ä°Ã§ Kapak (TR + EN) | Her iki dilde | BÃ¶lÃ¼m 2.8.1.2 |
| 3 | Onay SayfasÄ± | JÃ¼ri imzalarÄ± | BÃ¶lÃ¼m 2.9 |
| 4 | Ã–nsÃ¶z | Max 2 sayfa, teÅŸekkÃ¼r | BÃ¶lÃ¼m 3.2 |
| 5 | Ä°Ã§indekiler | Otomatik oluÅŸturulur | BÃ¶lÃ¼m 3.3 |
| 6 | KÄ±saltmalar* | Varsa zorunlu | BÃ¶lÃ¼m 3.4 |
| 7 | Semboller* | Varsa zorunlu | BÃ¶lÃ¼m 3.4 |
| 8 | Ã‡izelge Listesi* | Varsa zorunlu | BÃ¶lÃ¼m 3.4 |
| 9 | Åekil Listesi* | Varsa zorunlu | BÃ¶lÃ¼m 3.4 |
| 10 | TÃ¼rkÃ§e Ã–zet | 300+ kelime, 1-3 sayfa | BÃ¶lÃ¼m 3.5 |
| 11 | Ä°ngilizce GeniÅŸletilmiÅŸ Ã–zet | 3-5 sayfa | BÃ¶lÃ¼m 3.5 |
| 12 | **GÄ°RÄ°Å** | Ana metin baÅŸlangÄ±cÄ± | BÃ¶lÃ¼m 3.6 |
| 13 | **DiÄŸer BÃ¶lÃ¼mler** | Ana iÃ§erik | BÃ¶lÃ¼m 3.6 |
| 14 | **SONUÃ‡LAR VE Ã–NERÄ°LER** | Son ana bÃ¶lÃ¼m | BÃ¶lÃ¼m 3.6 |
| 15 | KAYNAKLAR | NumarasÄ±z baÅŸlÄ±k | BÃ¶lÃ¼m 3.7 |
| 16 | Ã–zgeÃ§miÅŸ | Son sayfa | BÃ¶lÃ¼m 3.10 |

> *Listeler: Tezde ilgili Ã¶ÄŸe varsa (ÅŸekil, Ã§izelge, sembol, kÄ±saltma) liste zorunludur.

### âšª Ä°STEÄE BAÄLI BÃ–LÃœMLER

| BÃ¶lÃ¼m | AÃ§Ä±klama | Durumumuz |
|-------|----------|-----------|
| Ä°thaf SayfasÄ± | "Aileme..." gibi | Tercih senin |
| Ekler | Ek A, Ek B... | âœ… EkleyeceÄŸiz (blok diyagramlar, dalga formlarÄ±) |

---

## Genel YapÄ± Ã–zeti

```
ğŸ“ TEZ YAPISI
â”‚
â”œâ”€â”€ ğŸ“„ DÄ±ÅŸ Kapak                          [ZORUNLU]
â”œâ”€â”€ ğŸ“„ Ä°Ã§ Kapak (TR)                      [ZORUNLU]
â”œâ”€â”€ ğŸ“„ Ä°Ã§ Kapak (EN)                      [ZORUNLU]
â”œâ”€â”€ ğŸ“„ Onay SayfasÄ±                       [ZORUNLU]
â”œâ”€â”€ ğŸ“„ Ä°thaf SayfasÄ±                      [Ä°STEÄE BAÄLI]
â”œâ”€â”€ ğŸ“„ Ã–nsÃ¶z                              [ZORUNLU]
â”œâ”€â”€ ğŸ“„ Ä°Ã§indekiler                        [ZORUNLU]
â”œâ”€â”€ ğŸ“„ KÄ±saltmalar                        [ZORUNLU - varsa]
â”œâ”€â”€ ğŸ“„ Semboller                          [ZORUNLU - varsa]
â”œâ”€â”€ ğŸ“„ Ã‡izelge Listesi                    [ZORUNLU - varsa]
â”œâ”€â”€ ğŸ“„ Åekil Listesi                      [ZORUNLU - varsa]
â”œâ”€â”€ ğŸ“„ Ã–zet (TÃ¼rkÃ§e)                      [ZORUNLU]
â”œâ”€â”€ ğŸ“„ Summary (Ä°ngilizce GeniÅŸletilmiÅŸ)  [ZORUNLU]
â”‚
â”œâ”€â”€ ğŸ“ 1. GÄ°RÄ°Å                           [ZORUNLU]
â”œâ”€â”€ ğŸ“ 2. TEMEL KAVRAMLAR VE LÄ°TERATÃœR    [TERCÄ°H - Ã¶nerilen]
â”œâ”€â”€ ğŸ“ 3. SÃœPERÃ–LÃ‡EKLI Ä°ÅLEMCÄ° MÄ°MARÄ°SÄ°   [TERCÄ°H - ana bÃ¶lÃ¼m]
â”œâ”€â”€ ğŸ“ 4. Ä°STEÄE BAÄLI YEDEKLÄ°LÄ°K TEKNÄ°ÄÄ° [TERCÄ°H - ana bÃ¶lÃ¼m]
â”œâ”€â”€ ğŸ“ 5. DOÄRULAMA VE SONUÃ‡LAR           [TERCÄ°H - Ã¶nerilen]
â”œâ”€â”€ ğŸ“ 6. SONUÃ‡LAR VE Ã–NERÄ°LER            [ZORUNLU]
â”‚
â”œâ”€â”€ ğŸ“„ KAYNAKLAR                          [ZORUNLU]
â”œâ”€â”€ ğŸ“ EKLER                              [Ä°STEÄE BAÄLI - ekleyeceÄŸiz]
â””â”€â”€ ğŸ“„ Ã–zgeÃ§miÅŸ                           [ZORUNLU]
```

---

## DetaylÄ± BÃ¶lÃ¼m PlanÄ±

### BÃ–LÃœM 1: GÄ°RÄ°Å [ZORUNLU]
**Tahmini Sayfa: 3-5 sayfa**

| Alt BaÅŸlÄ±k | Ä°Ã§erik |
|------------|--------|
| 1.1 Tezin AmacÄ± | Superscalar iÅŸlemcilere on-demand redundancy uygulamanÄ±n motivasyonu, neden RISC-V seÃ§ildiÄŸi |
| 1.2 Tezin KapsamÄ± | Ã‡alÄ±ÅŸmanÄ±n sÄ±nÄ±rlarÄ±: 3-way superscalar, RV32I ISA, TMR (ECC varsayÄ±mlÄ±, implementasyon kapsam dÄ±ÅŸÄ±) |
| 1.3 LiteratÃ¼r AraÅŸtÄ±rmasÄ± | KÄ±sa Ã¶zet - detay BÃ¶lÃ¼m 2'de |
| 1.4 Tezin Organizasyonu | BÃ¶lÃ¼mlerin kÄ±sa tanÄ±tÄ±mÄ± |

---

### BÃ–LÃœM 2: TEMEL KAVRAMLAR VE LÄ°TERATÃœR [TERCÄ°H]
**Tahmini Sayfa: 12-18 sayfa**

#### 2.1 RISC-V Mimarisi
| Alt BaÅŸlÄ±k | Ä°Ã§erik | Ã–nerilen Kaynaklar |
|------------|--------|-------------------|
| 2.1.1 RISC-V tarihÃ§esi ve felsefesi | AÃ§Ä±k kaynak ISA konsepti | [1] RISC-V Foundation Specification |
| 2.1.2 RV32I taban komut seti | R, I, S, B, U, J formatlarÄ±, 40 komut | [2] Waterman & AsanoviÄ‡, 2019 |
| 2.1.3 AyrÄ±calÄ±k seviyeleri | Machine mode odaklÄ± | [1] |

#### 2.2 Pipeline KavramlarÄ±
| Alt BaÅŸlÄ±k | Ä°Ã§erik | Ã–nerilen Kaynaklar |
|------------|--------|-------------------|
| 2.2.1 Klasik 5-aÅŸamalÄ± pipeline | IF, ID, EX, MEM, WB | [3] Patterson & Hennessy |
| 2.2.2 Pipeline tehlikeleri | Data, Control, Structural | [3] |
| 2.2.3 Tehlike Ã§Ã¶zÃ¼m teknikleri | Forwarding, stalling, branch prediction | [3] |

#### 2.3 SÃ¼perÃ¶lÃ§ekli Ä°ÅŸlemci KavramlarÄ±
| Alt BaÅŸlÄ±k | Ä°Ã§erik | Ã–nerilen Kaynaklar |
|------------|--------|-------------------|
| 2.3.1 ILP ve superscalar yaklaÅŸÄ±m | Instruction Level Parallelism | [4] Shen & Lipasti |
| 2.3.2 Out-of-order execution | Dinamik zamanlama, Tomasulo | [5] Tomasulo, 1967 |
| 2.3.3 Register renaming | WAW, WAR eliminasyonu | [6] Keller, 1975 |
| 2.3.4 SpekÃ¼latif yÃ¼rÃ¼tme | Branch speculation | [7] Smith, 1981 |

#### 2.4 Hata ToleransÄ± KavramlarÄ±
| Alt BaÅŸlÄ±k | Ä°Ã§erik | Ã–nerilen Kaynaklar |
|------------|--------|-------------------|
| 2.4.1 Soft error ve radiation etkileri | SEU, SET kavramlarÄ± | [8] Baumann, 2005 |
| 2.4.2 Yedeklilik teknikleri | DMR, TMR, NMR | [9] Lyons & Vanderkulk, 1962 |
| 2.4.3 Error Correction Codes (ECC) | SECDED, Hamming | [10] Hamming, 1950 |
| 2.4.4 On-demand redundancy | Dinamik gÃ¼venlik | [11] Related academic works |

#### 2.5 Ä°lgili Ã‡alÄ±ÅŸmalar
| Alt BaÅŸlÄ±k | Ä°Ã§erik | Ã–nerilen Kaynaklar |
|------------|--------|-------------------|
| 2.5.1 RISC-V superscalar implementasyonlar | BOOM, RSD, NaxRiscv | [12-15] |
| 2.5.2 Fault-tolerant iÅŸlemci tasarÄ±mlarÄ± | DCLS, TMR tabanlÄ± | [16-18] |
| 2.5.3 Hibrit gÃ¼venlik yaklaÅŸÄ±mlarÄ± | On-demand yÃ¶ntemler | [19-21] |

---

### BÃ–LÃœM 3: SÃœPERÃ–LÃ‡EKLI Ä°ÅLEMCÄ° MÄ°MARÄ°SÄ° [TERCÄ°H - Ana BÃ¶lÃ¼m]
**Tahmini Sayfa: 40-55 sayfa**

#### 3.1 Genel BakÄ±ÅŸ
| Alt BaÅŸlÄ±k | Ä°Ã§erik |
|------------|--------|
| 3.1.1 TasarÄ±m hedefleri | 3-way superscalar, RV32I, out-of-order |
| 3.1.2 Pipeline genel yapÄ±sÄ± | 6 aÅŸama: Fetch â†’ Decode & Rename â†’ Data Control â†’ Execute â†’ Memory â†’ Writeback |
| 3.1.3 Blok diyagramÄ± | Top-level `rv32i_superscalar_core` ÅŸemasÄ± |
| 3.1.4 Veri akÄ±ÅŸÄ± | Instruction flow, data flow, control flow |

---

#### 3.2 Fetch AÅŸamasÄ±
**ModÃ¼ller:** `fetch_buffer_top`, `multi_fetch`, `jump_controller_super`, `instruction_buffer_new`

| Alt BaÅŸlÄ±k | Ä°Ã§erik | Ä°lgili Kaynaklar |
|------------|--------|-----------------|
| **3.2.1 Multi-Fetch birimi** | | |
| 3.2.1.1 Paralel instruction fetch | 5 instruction paralel fetch | |
| 3.2.1.2 Early stage immediate decoder | Branch target hesaplama | |
| 3.2.1.3 PC hesaplama | Sequential/Branch PC seÃ§imi | |
| **3.2.2 Branch tahmin sistemi** | | [22] McFarling, 1993 |
| 3.2.2.1 Tournament predictor | GShare + Bimodal + Chooser | [22] |
| 3.2.2.2 GShare predictor | Global history, XOR indexing | [23] Yeh & Patt, 1991 |
| 3.2.2.3 Bimodal predictor | 2-bit saturating counter | [24] Smith, 1981 |
| 3.2.2.4 JALR predictor | Return Address Stack (RAS) | [25] |
| **3.2.3 Instruction buffer** | | |
| 3.2.3.1 Circular buffer yapÄ±sÄ± | FIFO decoupling | |
| 3.2.3.2 Backpressure mekanizmasÄ± | Fetch-Decode stall yÃ¶netimi | |

---

#### 3.3 Decode & Rename AÅŸamasÄ±
**ModÃ¼ller:** `issue_stage`, `rv32i_decoder`, `register_alias_table`, `brat_circular_buffer`

| Alt BaÅŸlÄ±k | Ä°Ã§erik | Ä°lgili Kaynaklar |
|------------|--------|-----------------|
| **3.3.1 Instruction decoding** | | |
| 3.3.1.1 Paralel decoder yapÄ±sÄ± | 3 instruction paralel decode | |
| 3.3.1.2 Control signal Ã¼retimi | ALU op, memory op, branch op | |
| **3.3.2 Register renaming** | | [6] Keller, 1975 |
| 3.3.2.1 Register Alias Table (RAT) | Architectural â†’ Physical mapping | [26] |
| 3.3.2.2 Free list yÃ¶netimi | Physical register allocation | |
| 3.3.2.3 WAW/WAR eliminasyonu | Renaming ile false dependency Ã§Ã¶zÃ¼mÃ¼ | |
| **3.3.3 Branch speculation desteÄŸi (BRAT)** | | |
| 3.3.3.1 RAT snapshot mekanizmasÄ± | Branch iÃ§in checkpoint | [27] |
| 3.3.3.2 Misprediction recovery | Snapshot restore iÅŸlemi | |
| 3.3.3.3 Multiple speculation desteÄŸi | Birden fazla branch in-flight | |

---

#### 3.4 Data Control AÅŸamasÄ±
**ModÃ¼ller:** `dispatch_stage`, `reorder_buffer`, `reservation_station`, `multi_port_register_file`

| Alt BaÅŸlÄ±k | Ä°Ã§erik | Ä°lgili Kaynaklar |
|------------|--------|-----------------|
| **3.4.1 Reorder Buffer (ROB)** | | [28] Johnson, 1991 |
| 3.4.1.1 ROB yapÄ±sÄ± ve alanlarÄ± | Instruction ID, destination, completed flag | |
| 3.4.1.2 In-order retirement mantÄ±ÄŸÄ± | Sequential commit hazÄ±rlÄ±ÄŸÄ± | |
| 3.4.1.3 Exception/misprediction handling | Flush ve recovery | |
| **3.4.2 Reservation Station (RS)** | | [5] Tomasulo, 1967 |
| 3.4.2.1 RS yapÄ±sÄ± | Operand ready tracking | |
| 3.4.2.2 Operand forwarding (CDB) | Common Data Bus broadcast | |
| 3.4.2.3 Issue policy | Age-based / ready-first selection | |
| 3.4.2.4 RS Validator | Entry validation logic | |
| **3.4.3 Physical Register File (PRF)** | | |
| 3.4.3.1 Multi-port yapÄ±sÄ± | 6 read port, 3 write port | |
| 3.4.3.2 Read-during-write davranÄ±ÅŸÄ± | Bypass logic | |

---

#### 3.5 Execute AÅŸamasÄ±
**ModÃ¼ller:** `superscalar_execute_stage`, `function_unit_alu_shifter`, `Branch_Controller`

| Alt BaÅŸlÄ±k | Ä°Ã§erik |
|------------|--------|
| **3.5.1 ALU ve Shifter birimi** | |
| 3.5.1.1 Arithmetic unit | ADD, SUB, SLT, SLTU |
| 3.5.1.2 Logical unit | AND, OR, XOR |
| 3.5.1.3 Barrel shifter | SLL, SRL, SRA |
| **3.5.2 Branch resolution** | |
| 3.5.2.1 Branch outcome hesaplama | Taken/not-taken determination |
| 3.5.2.2 Misprediction detection | Prediction vs actual comparison |
| 3.5.2.3 Recovery signal generation | Flush trigger |
| **3.5.3 Execution parallelism** | |
| 3.5.3.1 3-way parallel execution | 3 functional unit koordinasyonu |
| 3.5.3.2 Result broadcast | CDB Ã¼zerinden broadcast |

---

#### 3.6 Memory AÅŸamasÄ±
**ModÃ¼ller:** `lsq_simple_top`, `lsq_package`

| Alt BaÅŸlÄ±k | Ä°Ã§erik | Ä°lgili Kaynaklar |
|------------|--------|-----------------|
| **3.6.1 Load/Store Queue (LSQ) yapÄ±sÄ±** | | [29] |
| 3.6.1.1 LSQ entry formatÄ± | Address, data, valid flags | |
| 3.6.1.2 Load/Store ordering | Memory ordering kurallarÄ± | |
| **3.6.2 Memory disambiguation** | | [30] |
| 3.6.2.1 Store-to-load forwarding | Daha Ã¶nce store edilmiÅŸ veriyi okuma | |
| 3.6.2.2 Address comparison logic | Conflict detection | |
| **3.6.3 Speculative memory iÅŸlemleri** | | |
| 3.6.3.1 Eager flush mekanizmasÄ± | Misprediction sonrasÄ± temizleme | |
| 3.6.3.2 Priority encoder kullanÄ±mÄ± | Ä°lk invalid entry bulma | |

---

#### 3.7 Writeback AÅŸamasÄ±
**ModÃ¼ller:** ROB commit logic â†’ PRF

| Alt BaÅŸlÄ±k | Ä°Ã§erik |
|------------|--------|
| **3.7.1 In-order commit** | |
| 3.7.1.1 ROB head deÄŸerlendirmesi | TamamlanmÄ±ÅŸ instruction kontrolÃ¼ |
| 3.7.1.2 Architectural state update | Mapping gÃ¼ncelleme |
| **3.7.2 Physical register file gÃ¼ncelleme** | |
| 3.7.2.1 Commit write mantÄ±ÄŸÄ± | PRF'ye final deÄŸer yazÄ±mÄ± |
| 3.7.2.2 Free list gÃ¼ncelleme | Eski physical register'larÄ± serbest bÄ±rakma |
| **3.7.3 Exception handling** | |
| 3.7.3.1 Precise exception desteÄŸi | In-order commit sayesinde |
| 3.7.3.2 Pipeline flush | Exception sonrasÄ± temizlik |

---

### BÃ–LÃœM 4: Ä°STEÄE BAÄLI YEDEKLÄ°LÄ°K TEKNÄ°ÄÄ° [TERCÄ°H - Ana BÃ¶lÃ¼m]
**Tahmini Sayfa: 15-25 sayfa**

| Alt BaÅŸlÄ±k | Ä°Ã§erik | Ä°lgili Kaynaklar |
|------------|--------|-----------------|
| **4.1 On-Demand Redundancy Konsepti** | | |
| 4.1.1 Motivasyon | Normal mod vs gÃ¼venli mod dinamik geÃ§iÅŸi | |
| 4.1.2 TasarÄ±m hedefleri | Performans/gÃ¼venlik trade-off | |
| 4.1.3 `secure_mode` sinyali | Runtime yapÄ±landÄ±rma mekanizmasÄ± | |
| **4.2 Triple Modular Redundancy (TMR) UygulamasÄ±** | | [9, 31] |
| 4.2.1 TMR temel prensibi | 3x replikasyon + voting | [9] |
| 4.2.2 TMR Voter modÃ¼lÃ¼ (`tmr_voter`) | Majority voting implementasyonu | |
| 4.2.3 TMR uygulanan modÃ¼ller | Hemen hemen tÃ¼m pipeline modÃ¼lleri | |
| 4.2.4 Area/resource analizi | TMR overhead deÄŸerlendirmesi | [32] |
| **4.3 Error Correction Codes (ECC) VarsayÄ±mÄ±** | | [10, 33] |
| 4.3.1 ECC temel prensibi | SECDED kavramÄ± | [10] |
| 4.3.2 ECC varsayÄ±lan yapÄ±lar | BÃ¼yÃ¼k memory bloklarÄ± (ROB, RS, LSQ, PRF) | |
| 4.3.3 Implementasyon notu | **ECC implementasyonu bu tez kapsamÄ± dÄ±ÅŸÄ±nda** | |
| **4.4 Mod GeÃ§iÅŸi ve KontrolÃ¼** | | |
| 4.4.1 Normal moddan gÃ¼venli moda geÃ§iÅŸ | Transition protocol | |
| 4.4.2 Pipeline state yÃ¶netimi | State consistency | |
| 4.4.3 Performance impact beklentisi | Latency overhead tahmini | |

---

### BÃ–LÃœM 5: DOÄRULAMA VE SONUÃ‡LAR [TERCÄ°H]
**Tahmini Sayfa: 15-20 sayfa**

| Alt BaÅŸlÄ±k | Ä°Ã§erik |
|------------|--------|
| **5.1 DoÄŸrulama Metodolojisi** | |
| 5.1.1 SimÃ¼lasyon ortamÄ± | KullanÄ±lan araÃ§lar (DVT, Questa/ModelSim vb.) |
| 5.1.2 Test vektÃ¶rleri | RISC-V compliance tests, custom tests |
| 5.1.3 Functional verification | Instruction-level, pipeline-level doÄŸrulama |
| **5.2 Test SonuÃ§larÄ±** | |
| 5.2.1 Fonksiyonel doÄŸruluk | Test geÃ§me oranlarÄ± |
| 5.2.2 Branch prediction accuracy | 2-bit counter baÅŸarÄ± oranÄ± |
| 5.2.3 Normal mod vs GÃ¼venli mod | KarÅŸÄ±laÅŸtÄ±rmalÄ± analiz |
| **5.3 Sentez SonuÃ§larÄ±** | |
| 5.3.1 Teknoloji ve araÃ§lar | TSMC 16nm, LVT hÃ¼creleri |
| 5.3.2 Frekans ve zamanlama | 1GHz hedef frekans baÅŸarÄ±sÄ± |
| 5.3.3 Kritik yol analizi | BRAT â†’ LSQ yolu, darboÄŸaz analizi |
| 5.3.4 Alan kullanÄ±mÄ± | HÃ¼cre sayÄ±sÄ±, modÃ¼l bazlÄ± daÄŸÄ±lÄ±m |
| 5.3.5 GÃ¼Ã§ tÃ¼ketimi | (varsa) Statik/dinamik gÃ¼Ã§ |
| **5.4 KarÅŸÄ±laÅŸtÄ±rmalÄ± DeÄŸerlendirme** | |
| 5.4.1 LiteratÃ¼rdeki tasarÄ±mlarla karÅŸÄ±laÅŸtÄ±rma | BOOM, RSD vb. ile karÅŸÄ±laÅŸtÄ±rma |
| 5.4.2 TMR overhead analizi | Normal vs GÃ¼venli mod kaynak kullanÄ±mÄ± |
| **5.5 TartÄ±ÅŸma** | |
| 5.5.1 SonuÃ§larÄ±n deÄŸerlendirilmesi | Test ve sentez sonuÃ§larÄ±nÄ±n yorumu |
| 5.5.2 KÄ±sÄ±tlamalar | Place & Route yapÄ±lmadÄ±, post-synthesis timing |

---

### BÃ–LÃœM 6: SONUÃ‡LAR VE Ã–NERÄ°LER [ZORUNLU]
**Tahmini Sayfa: 3-5 sayfa**

| Alt BaÅŸlÄ±k | Ä°Ã§erik |
|------------|--------|
| 6.1 SonuÃ§larÄ±n DeÄŸerlendirilmesi | Tezin ana bulgularÄ±nÄ±n Ã¶zeti |
| 6.2 KatkÄ±lar | 3-way superscalar + on-demand TMR kombinasyonu |
| 6.3 KÄ±sÄ±tlamalar | ECC implementasyonu yok, P&R yapÄ±lmadÄ± |
| 6.4 Gelecek Ã‡alÄ±ÅŸmalar | ECC implementasyonu, M/F extension, cache, FPGA sentezi |

---

## Ã–nerilen Kaynaklar Listesi

### Temel Spesifikasyonlar
| No | Kaynak |
|----|--------|
| [1] | **RISC-V Foundation**, "The RISC-V Instruction Set Manual, Volume I: User-Level ISA," Version 2.2, 2019. |
| [2] | **A. Waterman and K. AsanoviÄ‡**, "The RISC-V Instruction Set Manual, Volume II: Privileged Architecture," Version 1.12, 2021. |

### Bilgisayar Mimarisi Temelleri
| No | Kaynak |
|----|--------|
| [3] | **D. A. Patterson and J. L. Hennessy**, *Computer Organization and Design: The Hardware/Software Interface*, 5th ed., Morgan Kaufmann, 2014. |
| [4] | **J. P. Shen and M. H. Lipasti**, *Modern Processor Design: Fundamentals of Superscalar Processors*, McGraw-Hill, 2005. |
| [5] | **R. M. Tomasulo**, "An Efficient Algorithm for Exploiting Multiple Arithmetic Units," *IBM Journal of Research and Development*, vol. 11, no. 1, pp. 25-33, 1967. |
| [6] | **R. M. Keller**, "Look-Ahead Processors," *ACM Computing Surveys*, vol. 7, no. 4, pp. 177-195, 1975. |
| [7] | **J. E. Smith**, "A Study of Branch Prediction Strategies," *Proc. 8th Annual Symposium on Computer Architecture*, pp. 135-148, 1981. |

### Hata ToleransÄ±
| No | Kaynak |
|----|--------|
| [8] | **R. C. Baumann**, "Radiation-Induced Soft Errors in Advanced Semiconductor Technologies," *IEEE Transactions on Device and Materials Reliability*, vol. 5, no. 3, pp. 305-316, 2005. |
| [9] | **R. E. Lyons and W. Vanderkulk**, "The Use of Triple-Modular Redundancy to Improve Computer Reliability," *IBM Journal of Research and Development*, vol. 6, no. 2, pp. 200-209, 1962. |
| [10] | **R. W. Hamming**, "Error Detecting and Error Correcting Codes," *Bell System Technical Journal*, vol. 29, no. 2, pp. 147-160, 1950. |

### RISC-V Superscalar Implementasyonlar
| No | Kaynak |
|----|--------|
| [12] | **C. Celio, D. A. Patterson, and K. AsanoviÄ‡**, "The Berkeley Out-of-Order Machine (BOOM): An Industry-Competitive, Synthesizable, Parameterized RISC-V Processor," *Technical Report UCB/EECS-2015-167*, UC Berkeley, 2015. |
| [13] | **S. Suzuki et al.**, "RSD: An Open Source FPGA-Optimized Out-of-Order RISC-V Soft Processor," *Proc. IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)*, 2023. |
| [14] | **Various**, "Design and verification of a RISC-V superscalar CPU," *Politecnico di Milano Thesis*, 2022. |

### Branch Prediction
| No | Kaynak |
|----|--------|
| [22] | **S. McFarling**, "Combining Branch Predictors," *Technical Report TN-36*, Western Research Laboratory, Digital Equipment Corporation, 1993. |
| [23] | **T.-Y. Yeh and Y. N. Patt**, "Two-Level Adaptive Training Branch Prediction," *Proc. 24th Annual International Symposium on Microarchitecture*, pp. 51-61, 1991. |
| [24] | **J. E. Smith**, "A Study of Branch Prediction Strategies," *Proc. 8th Annual Symposium on Computer Architecture*, 1981. |

### Out-of-Order Execution
| No | Kaynak |
|----|--------|
| [28] | **M. Johnson**, *Superscalar Microprocessor Design*, Prentice Hall, 1991. |

### TMR ve RISC-V
| No | Kaynak |
|----|--------|
| [31] | **H. Quinn et al.**, "Using Benchmarks for Radiation Testing of Microprocessors and FPGAs," *IEEE Transactions on Nuclear Science*, 2015. |
| [32] | **N. Rezzak et al.**, "TMR RISC-V Soft Processors Reliability Improvement," *IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems*, 2022. |

---

## Tahmini Toplam Sayfa

| BÃ¶lÃ¼m | Sayfa | Zorunluluk |
|-------|-------|------------|
| Ã–n sayfalar (Ã¶nsÃ¶z, iÃ§indekiler, listeler) | ~8-10 | ZORUNLU |
| Ã–zet + Summary | ~6-8 | ZORUNLU |
| BÃ¶lÃ¼m 1: GiriÅŸ | ~3-5 | ZORUNLU |
| BÃ¶lÃ¼m 2: Temel Kavramlar | ~12-18 | TERCÄ°H |
| BÃ¶lÃ¼m 3: Superscalar Mimari | ~40-55 | TERCÄ°H |
| BÃ¶lÃ¼m 4: On-Demand Redundancy | ~15-25 | TERCÄ°H |
| BÃ¶lÃ¼m 5: DoÄŸrulama ve SonuÃ§lar | ~10-15 | TERCÄ°H |
| BÃ¶lÃ¼m 6: SonuÃ§lar ve Ã–neriler | ~3-5 | ZORUNLU |
| Kaynaklar | ~5-8 | ZORUNLU |
| Ekler | ~10-20 | Ä°STEÄE BAÄLI |
| Ã–zgeÃ§miÅŸ | ~1-2 | ZORUNLU |
| **TOPLAM** | **~115-170 sayfa** | |

---

## Sonraki AdÄ±mlar

1. [x] Tez planÄ±nÄ± oluÅŸturmak
2. [x] Pipeline yapÄ±sÄ±nÄ± gÃ¼ncellemek (6-stage)
3. [x] Stage isimlerini gÃ¼ncellemek (Decode & Rename, Data Control)
4. [x] TMR/ECC durumunu netleÅŸtirmek
5. [x] Temel kaynaklarÄ± eklemek
6. [ ] PlanÄ± onaylamak
7. [ ] LaTeX dosya yapÄ±sÄ±nÄ± teze gÃ¶re dÃ¼zenlemek
8. [ ] BÃ¶lÃ¼m 1'den baÅŸlayarak yazmaya baÅŸlamak
