begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* Xtensa configuration-specific ISA information.    Copyright 2003, 2004, 2005 Free Software Foundation, Inc.     This file is part of BFD, the Binary File Descriptor library.     This program is free software; you can redistribute it and/or    modify it under the terms of the GNU General Public License as    published by the Free Software Foundation; either version 2 of the    License, or (at your option) any later version.     This program is distributed in the hope that it will be useful,    but WITHOUT ANY WARRANTY; without even the implied warranty of    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU    General Public License for more details.     You should have received a copy of the GNU General Public License    along with this program; if not, write to the Free Software    Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston, MA    02110-1301, USA.  */
end_comment

begin_include
include|#
directive|include
file|"ansidecl.h"
end_include

begin_include
include|#
directive|include
file|<xtensa-isa.h>
end_include

begin_include
include|#
directive|include
file|"xtensa-isa-internal.h"
end_include

begin_escape
end_escape

begin_comment
comment|/* Sysregs.  */
end_comment

begin_decl_stmt
specifier|static
name|xtensa_sysreg_internal
name|sysregs
index|[]
init|=
block|{
block|{
literal|"LBEG"
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"LEND"
block|,
literal|1
block|,
literal|0
block|}
block|,
block|{
literal|"LCOUNT"
block|,
literal|2
block|,
literal|0
block|}
block|,
block|{
literal|"PTEVADDR"
block|,
literal|83
block|,
literal|0
block|}
block|,
block|{
literal|"DDR"
block|,
literal|104
block|,
literal|0
block|}
block|,
block|{
literal|"176"
block|,
literal|176
block|,
literal|0
block|}
block|,
block|{
literal|"208"
block|,
literal|208
block|,
literal|0
block|}
block|,
block|{
literal|"INTERRUPT"
block|,
literal|226
block|,
literal|0
block|}
block|,
block|{
literal|"INTCLEAR"
block|,
literal|227
block|,
literal|0
block|}
block|,
block|{
literal|"CCOUNT"
block|,
literal|234
block|,
literal|0
block|}
block|,
block|{
literal|"PRID"
block|,
literal|235
block|,
literal|0
block|}
block|,
block|{
literal|"ICOUNT"
block|,
literal|236
block|,
literal|0
block|}
block|,
block|{
literal|"CCOMPARE0"
block|,
literal|240
block|,
literal|0
block|}
block|,
block|{
literal|"CCOMPARE1"
block|,
literal|241
block|,
literal|0
block|}
block|,
block|{
literal|"CCOMPARE2"
block|,
literal|242
block|,
literal|0
block|}
block|,
block|{
literal|"EPC1"
block|,
literal|177
block|,
literal|0
block|}
block|,
block|{
literal|"EPC2"
block|,
literal|178
block|,
literal|0
block|}
block|,
block|{
literal|"EPC3"
block|,
literal|179
block|,
literal|0
block|}
block|,
block|{
literal|"EPC4"
block|,
literal|180
block|,
literal|0
block|}
block|,
block|{
literal|"EXCSAVE1"
block|,
literal|209
block|,
literal|0
block|}
block|,
block|{
literal|"EXCSAVE2"
block|,
literal|210
block|,
literal|0
block|}
block|,
block|{
literal|"EXCSAVE3"
block|,
literal|211
block|,
literal|0
block|}
block|,
block|{
literal|"EXCSAVE4"
block|,
literal|212
block|,
literal|0
block|}
block|,
block|{
literal|"EPS2"
block|,
literal|194
block|,
literal|0
block|}
block|,
block|{
literal|"EPS3"
block|,
literal|195
block|,
literal|0
block|}
block|,
block|{
literal|"EPS4"
block|,
literal|196
block|,
literal|0
block|}
block|,
block|{
literal|"EXCCAUSE"
block|,
literal|232
block|,
literal|0
block|}
block|,
block|{
literal|"DEPC"
block|,
literal|192
block|,
literal|0
block|}
block|,
block|{
literal|"EXCVADDR"
block|,
literal|238
block|,
literal|0
block|}
block|,
block|{
literal|"WINDOWBASE"
block|,
literal|72
block|,
literal|0
block|}
block|,
block|{
literal|"WINDOWSTART"
block|,
literal|73
block|,
literal|0
block|}
block|,
block|{
literal|"SAR"
block|,
literal|3
block|,
literal|0
block|}
block|,
block|{
literal|"LITBASE"
block|,
literal|5
block|,
literal|0
block|}
block|,
block|{
literal|"PS"
block|,
literal|230
block|,
literal|0
block|}
block|,
block|{
literal|"MISC0"
block|,
literal|244
block|,
literal|0
block|}
block|,
block|{
literal|"MISC1"
block|,
literal|245
block|,
literal|0
block|}
block|,
block|{
literal|"INTENABLE"
block|,
literal|228
block|,
literal|0
block|}
block|,
block|{
literal|"DBREAKA0"
block|,
literal|144
block|,
literal|0
block|}
block|,
block|{
literal|"DBREAKC0"
block|,
literal|160
block|,
literal|0
block|}
block|,
block|{
literal|"DBREAKA1"
block|,
literal|145
block|,
literal|0
block|}
block|,
block|{
literal|"DBREAKC1"
block|,
literal|161
block|,
literal|0
block|}
block|,
block|{
literal|"IBREAKA0"
block|,
literal|128
block|,
literal|0
block|}
block|,
block|{
literal|"IBREAKA1"
block|,
literal|129
block|,
literal|0
block|}
block|,
block|{
literal|"IBREAKENABLE"
block|,
literal|96
block|,
literal|0
block|}
block|,
block|{
literal|"ICOUNTLEVEL"
block|,
literal|237
block|,
literal|0
block|}
block|,
block|{
literal|"DEBUGCAUSE"
block|,
literal|233
block|,
literal|0
block|}
block|,
block|{
literal|"RASID"
block|,
literal|90
block|,
literal|0
block|}
block|,
block|{
literal|"ITLBCFG"
block|,
literal|91
block|,
literal|0
block|}
block|,
block|{
literal|"DTLBCFG"
block|,
literal|92
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_define
define|#
directive|define
name|NUM_SYSREGS
value|49
end_define

begin_define
define|#
directive|define
name|MAX_SPECIAL_REG
value|245
end_define

begin_define
define|#
directive|define
name|MAX_USER_REG
value|0
end_define

begin_escape
end_escape

begin_comment
comment|/* Processor states.  */
end_comment

begin_decl_stmt
specifier|static
name|xtensa_state_internal
name|states
index|[]
init|=
block|{
block|{
literal|"LCOUNT"
block|,
literal|32
block|,
literal|0
block|}
block|,
block|{
literal|"PC"
block|,
literal|32
block|,
literal|0
block|}
block|,
block|{
literal|"ICOUNT"
block|,
literal|32
block|,
literal|0
block|}
block|,
block|{
literal|"DDR"
block|,
literal|32
block|,
literal|0
block|}
block|,
block|{
literal|"INTERRUPT"
block|,
literal|17
block|,
literal|0
block|}
block|,
block|{
literal|"CCOUNT"
block|,
literal|32
block|,
literal|0
block|}
block|,
block|{
literal|"XTSYNC"
block|,
literal|1
block|,
literal|0
block|}
block|,
block|{
literal|"EPC1"
block|,
literal|32
block|,
literal|0
block|}
block|,
block|{
literal|"EPC2"
block|,
literal|32
block|,
literal|0
block|}
block|,
block|{
literal|"EPC3"
block|,
literal|32
block|,
literal|0
block|}
block|,
block|{
literal|"EPC4"
block|,
literal|32
block|,
literal|0
block|}
block|,
block|{
literal|"EXCSAVE1"
block|,
literal|32
block|,
literal|0
block|}
block|,
block|{
literal|"EXCSAVE2"
block|,
literal|32
block|,
literal|0
block|}
block|,
block|{
literal|"EXCSAVE3"
block|,
literal|32
block|,
literal|0
block|}
block|,
block|{
literal|"EXCSAVE4"
block|,
literal|32
block|,
literal|0
block|}
block|,
block|{
literal|"EPS2"
block|,
literal|15
block|,
literal|0
block|}
block|,
block|{
literal|"EPS3"
block|,
literal|15
block|,
literal|0
block|}
block|,
block|{
literal|"EPS4"
block|,
literal|15
block|,
literal|0
block|}
block|,
block|{
literal|"EXCCAUSE"
block|,
literal|6
block|,
literal|0
block|}
block|,
block|{
literal|"PSINTLEVEL"
block|,
literal|4
block|,
literal|0
block|}
block|,
block|{
literal|"PSUM"
block|,
literal|1
block|,
literal|0
block|}
block|,
block|{
literal|"PSWOE"
block|,
literal|1
block|,
literal|0
block|}
block|,
block|{
literal|"PSRING"
block|,
literal|2
block|,
literal|0
block|}
block|,
block|{
literal|"PSEXCM"
block|,
literal|1
block|,
literal|0
block|}
block|,
block|{
literal|"DEPC"
block|,
literal|32
block|,
literal|0
block|}
block|,
block|{
literal|"EXCVADDR"
block|,
literal|32
block|,
literal|0
block|}
block|,
block|{
literal|"WindowBase"
block|,
literal|4
block|,
literal|0
block|}
block|,
block|{
literal|"WindowStart"
block|,
literal|16
block|,
literal|0
block|}
block|,
block|{
literal|"PSCALLINC"
block|,
literal|2
block|,
literal|0
block|}
block|,
block|{
literal|"PSOWB"
block|,
literal|4
block|,
literal|0
block|}
block|,
block|{
literal|"LBEG"
block|,
literal|32
block|,
literal|0
block|}
block|,
block|{
literal|"LEND"
block|,
literal|32
block|,
literal|0
block|}
block|,
block|{
literal|"SAR"
block|,
literal|6
block|,
literal|0
block|}
block|,
block|{
literal|"LITBADDR"
block|,
literal|20
block|,
literal|0
block|}
block|,
block|{
literal|"LITBEN"
block|,
literal|1
block|,
literal|0
block|}
block|,
block|{
literal|"MISC0"
block|,
literal|32
block|,
literal|0
block|}
block|,
block|{
literal|"MISC1"
block|,
literal|32
block|,
literal|0
block|}
block|,
block|{
literal|"InOCDMode"
block|,
literal|1
block|,
literal|0
block|}
block|,
block|{
literal|"INTENABLE"
block|,
literal|17
block|,
literal|0
block|}
block|,
block|{
literal|"DBREAKA0"
block|,
literal|32
block|,
literal|0
block|}
block|,
block|{
literal|"DBREAKC0"
block|,
literal|8
block|,
literal|0
block|}
block|,
block|{
literal|"DBREAKA1"
block|,
literal|32
block|,
literal|0
block|}
block|,
block|{
literal|"DBREAKC1"
block|,
literal|8
block|,
literal|0
block|}
block|,
block|{
literal|"IBREAKA0"
block|,
literal|32
block|,
literal|0
block|}
block|,
block|{
literal|"IBREAKA1"
block|,
literal|32
block|,
literal|0
block|}
block|,
block|{
literal|"IBREAKENABLE"
block|,
literal|2
block|,
literal|0
block|}
block|,
block|{
literal|"ICOUNTLEVEL"
block|,
literal|4
block|,
literal|0
block|}
block|,
block|{
literal|"DEBUGCAUSE"
block|,
literal|6
block|,
literal|0
block|}
block|,
block|{
literal|"DBNUM"
block|,
literal|4
block|,
literal|0
block|}
block|,
block|{
literal|"CCOMPARE0"
block|,
literal|32
block|,
literal|0
block|}
block|,
block|{
literal|"CCOMPARE1"
block|,
literal|32
block|,
literal|0
block|}
block|,
block|{
literal|"CCOMPARE2"
block|,
literal|32
block|,
literal|0
block|}
block|,
block|{
literal|"ASID3"
block|,
literal|8
block|,
literal|0
block|}
block|,
block|{
literal|"ASID2"
block|,
literal|8
block|,
literal|0
block|}
block|,
block|{
literal|"ASID1"
block|,
literal|8
block|,
literal|0
block|}
block|,
block|{
literal|"INSTPGSZID4"
block|,
literal|2
block|,
literal|0
block|}
block|,
block|{
literal|"DATAPGSZID4"
block|,
literal|2
block|,
literal|0
block|}
block|,
block|{
literal|"PTBASE"
block|,
literal|10
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_define
define|#
directive|define
name|NUM_STATES
value|58
end_define

begin_comment
comment|/* Macros for xtensa_state numbers (for use in iclasses because the    state numbers are not available when the iclass table is generated).  */
end_comment

begin_define
define|#
directive|define
name|STATE_LCOUNT
value|0
end_define

begin_define
define|#
directive|define
name|STATE_PC
value|1
end_define

begin_define
define|#
directive|define
name|STATE_ICOUNT
value|2
end_define

begin_define
define|#
directive|define
name|STATE_DDR
value|3
end_define

begin_define
define|#
directive|define
name|STATE_INTERRUPT
value|4
end_define

begin_define
define|#
directive|define
name|STATE_CCOUNT
value|5
end_define

begin_define
define|#
directive|define
name|STATE_XTSYNC
value|6
end_define

begin_define
define|#
directive|define
name|STATE_EPC1
value|7
end_define

begin_define
define|#
directive|define
name|STATE_EPC2
value|8
end_define

begin_define
define|#
directive|define
name|STATE_EPC3
value|9
end_define

begin_define
define|#
directive|define
name|STATE_EPC4
value|10
end_define

begin_define
define|#
directive|define
name|STATE_EXCSAVE1
value|11
end_define

begin_define
define|#
directive|define
name|STATE_EXCSAVE2
value|12
end_define

begin_define
define|#
directive|define
name|STATE_EXCSAVE3
value|13
end_define

begin_define
define|#
directive|define
name|STATE_EXCSAVE4
value|14
end_define

begin_define
define|#
directive|define
name|STATE_EPS2
value|15
end_define

begin_define
define|#
directive|define
name|STATE_EPS3
value|16
end_define

begin_define
define|#
directive|define
name|STATE_EPS4
value|17
end_define

begin_define
define|#
directive|define
name|STATE_EXCCAUSE
value|18
end_define

begin_define
define|#
directive|define
name|STATE_PSINTLEVEL
value|19
end_define

begin_define
define|#
directive|define
name|STATE_PSUM
value|20
end_define

begin_define
define|#
directive|define
name|STATE_PSWOE
value|21
end_define

begin_define
define|#
directive|define
name|STATE_PSRING
value|22
end_define

begin_define
define|#
directive|define
name|STATE_PSEXCM
value|23
end_define

begin_define
define|#
directive|define
name|STATE_DEPC
value|24
end_define

begin_define
define|#
directive|define
name|STATE_EXCVADDR
value|25
end_define

begin_define
define|#
directive|define
name|STATE_WindowBase
value|26
end_define

begin_define
define|#
directive|define
name|STATE_WindowStart
value|27
end_define

begin_define
define|#
directive|define
name|STATE_PSCALLINC
value|28
end_define

begin_define
define|#
directive|define
name|STATE_PSOWB
value|29
end_define

begin_define
define|#
directive|define
name|STATE_LBEG
value|30
end_define

begin_define
define|#
directive|define
name|STATE_LEND
value|31
end_define

begin_define
define|#
directive|define
name|STATE_SAR
value|32
end_define

begin_define
define|#
directive|define
name|STATE_LITBADDR
value|33
end_define

begin_define
define|#
directive|define
name|STATE_LITBEN
value|34
end_define

begin_define
define|#
directive|define
name|STATE_MISC0
value|35
end_define

begin_define
define|#
directive|define
name|STATE_MISC1
value|36
end_define

begin_define
define|#
directive|define
name|STATE_InOCDMode
value|37
end_define

begin_define
define|#
directive|define
name|STATE_INTENABLE
value|38
end_define

begin_define
define|#
directive|define
name|STATE_DBREAKA0
value|39
end_define

begin_define
define|#
directive|define
name|STATE_DBREAKC0
value|40
end_define

begin_define
define|#
directive|define
name|STATE_DBREAKA1
value|41
end_define

begin_define
define|#
directive|define
name|STATE_DBREAKC1
value|42
end_define

begin_define
define|#
directive|define
name|STATE_IBREAKA0
value|43
end_define

begin_define
define|#
directive|define
name|STATE_IBREAKA1
value|44
end_define

begin_define
define|#
directive|define
name|STATE_IBREAKENABLE
value|45
end_define

begin_define
define|#
directive|define
name|STATE_ICOUNTLEVEL
value|46
end_define

begin_define
define|#
directive|define
name|STATE_DEBUGCAUSE
value|47
end_define

begin_define
define|#
directive|define
name|STATE_DBNUM
value|48
end_define

begin_define
define|#
directive|define
name|STATE_CCOMPARE0
value|49
end_define

begin_define
define|#
directive|define
name|STATE_CCOMPARE1
value|50
end_define

begin_define
define|#
directive|define
name|STATE_CCOMPARE2
value|51
end_define

begin_define
define|#
directive|define
name|STATE_ASID3
value|52
end_define

begin_define
define|#
directive|define
name|STATE_ASID2
value|53
end_define

begin_define
define|#
directive|define
name|STATE_ASID1
value|54
end_define

begin_define
define|#
directive|define
name|STATE_INSTPGSZID4
value|55
end_define

begin_define
define|#
directive|define
name|STATE_DATAPGSZID4
value|56
end_define

begin_define
define|#
directive|define
name|STATE_PTBASE
value|57
end_define

begin_escape
end_escape

begin_comment
comment|/* Field definitions.  */
end_comment

begin_function
specifier|static
name|unsigned
name|Field_t_Slot_inst_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|12
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_t_Slot_inst_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|28
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf0000
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|16
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_s_Slot_inst_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|16
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_s_Slot_inst_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|28
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf000
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|12
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_r_Slot_inst_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|20
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_r_Slot_inst_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|28
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf00
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|8
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_op2_Slot_inst_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|28
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_op2_Slot_inst_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|28
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|0
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_op1_Slot_inst_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|24
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_op1_Slot_inst_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|28
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf0
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|4
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_op0_Slot_inst_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|8
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_op0_Slot_inst_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|28
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf00000
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|20
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_n_Slot_inst_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|2
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|12
operator|)
operator|>>
literal|30
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_n_Slot_inst_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|30
operator|)
operator|>>
literal|30
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xc0000
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|18
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_m_Slot_inst_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|2
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|14
operator|)
operator|>>
literal|30
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_m_Slot_inst_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|30
operator|)
operator|>>
literal|30
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0x30000
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|16
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_sr_Slot_inst_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|16
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|20
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_sr_Slot_inst_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|28
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf00
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|8
operator|)
expr_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|24
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf000
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|12
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_thi3_Slot_inst_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|3
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|12
operator|)
operator|>>
literal|29
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_thi3_Slot_inst_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|29
operator|)
operator|>>
literal|29
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xe0000
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|17
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_op0_Slot_inst16a_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|16
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_op0_Slot_inst16a_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|28
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf000
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|12
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_t_Slot_inst16b_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|20
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_t_Slot_inst16b_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|28
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf00
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|8
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_r_Slot_inst16b_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|28
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_r_Slot_inst16b_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|28
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|0
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_op0_Slot_inst16b_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|16
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_op0_Slot_inst16b_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|28
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf000
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|12
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_z_Slot_inst16b_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|1
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|21
operator|)
operator|>>
literal|31
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_z_Slot_inst16b_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|31
operator|)
operator|>>
literal|31
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0x400
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|10
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_i_Slot_inst16b_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|1
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|20
operator|)
operator|>>
literal|31
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_i_Slot_inst16b_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|31
operator|)
operator|>>
literal|31
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0x800
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|11
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_s_Slot_inst16b_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|24
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_s_Slot_inst16b_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|28
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf0
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|4
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_t_Slot_inst16a_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|20
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_t_Slot_inst16a_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|28
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf00
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|8
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_bbi4_Slot_inst_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|1
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|23
operator|)
operator|>>
literal|31
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_bbi4_Slot_inst_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|31
operator|)
operator|>>
literal|31
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0x100
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|8
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_bbi_Slot_inst_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|1
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|23
operator|)
operator|>>
literal|31
operator|)
expr_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|12
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_bbi_Slot_inst_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|28
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf0000
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|16
operator|)
expr_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|27
operator|)
operator|>>
literal|31
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0x100
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|8
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_imm12_Slot_inst_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|12
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|20
operator|)
operator|>>
literal|20
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_imm12_Slot_inst_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|20
operator|)
operator|>>
literal|20
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xfff
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|0
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_imm8_Slot_inst_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|8
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|24
operator|)
operator|>>
literal|24
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_imm8_Slot_inst_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|24
operator|)
operator|>>
literal|24
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xff
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|0
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_s_Slot_inst16a_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|24
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_s_Slot_inst16a_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|28
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf0
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|4
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_imm12b_Slot_inst_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|16
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|8
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|24
operator|)
operator|>>
literal|24
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_imm12b_Slot_inst_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|24
operator|)
operator|>>
literal|24
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xff
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|0
operator|)
expr_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|20
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf000
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|12
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_imm16_Slot_inst_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|16
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|16
operator|)
operator|>>
literal|16
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_imm16_Slot_inst_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|16
operator|)
operator|>>
literal|16
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xffff
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|0
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_offset_Slot_inst_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|18
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|14
operator|)
operator|>>
literal|14
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_offset_Slot_inst_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|14
operator|)
operator|>>
literal|14
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0x3ffff
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|0
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_r_Slot_inst16a_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|28
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_r_Slot_inst16a_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|28
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|0
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_sa4_Slot_inst_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|1
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|31
operator|)
operator|>>
literal|31
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_sa4_Slot_inst_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|31
operator|)
operator|>>
literal|31
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0x1
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|0
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_sae4_Slot_inst_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|1
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|27
operator|)
operator|>>
literal|31
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_sae4_Slot_inst_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|31
operator|)
operator|>>
literal|31
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0x10
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|4
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_sae_Slot_inst_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|1
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|27
operator|)
operator|>>
literal|31
operator|)
expr_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|16
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_sae_Slot_inst_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|28
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf000
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|12
operator|)
expr_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|27
operator|)
operator|>>
literal|31
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0x10
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|4
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_sal_Slot_inst_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|1
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|31
operator|)
operator|>>
literal|31
operator|)
expr_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|12
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_sal_Slot_inst_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|28
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf0000
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|16
operator|)
expr_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|27
operator|)
operator|>>
literal|31
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0x1
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|0
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_sargt_Slot_inst_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|1
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|31
operator|)
operator|>>
literal|31
operator|)
expr_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|16
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_sargt_Slot_inst_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|28
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf000
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|12
operator|)
expr_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|27
operator|)
operator|>>
literal|31
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0x1
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|0
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_sas4_Slot_inst_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|1
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|15
operator|)
operator|>>
literal|31
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_sas4_Slot_inst_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|31
operator|)
operator|>>
literal|31
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0x10000
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|16
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_sas_Slot_inst_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|1
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|15
operator|)
operator|>>
literal|31
operator|)
expr_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|16
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_sas_Slot_inst_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|28
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf000
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|12
operator|)
expr_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|27
operator|)
operator|>>
literal|31
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0x10000
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|16
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_sr_Slot_inst16a_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|24
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|28
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_sr_Slot_inst16a_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|28
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|0
operator|)
expr_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|24
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf0
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|4
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_sr_Slot_inst16b_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|24
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|28
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_sr_Slot_inst16b_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|28
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|0
operator|)
expr_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|24
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf0
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|4
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_st_Slot_inst_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|16
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|12
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_st_Slot_inst_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|28
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf0000
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|16
operator|)
expr_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|24
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf000
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|12
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_st_Slot_inst16a_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|24
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|20
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_st_Slot_inst16a_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|28
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf00
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|8
operator|)
expr_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|24
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf0
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|4
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_st_Slot_inst16b_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|24
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|20
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_st_Slot_inst16b_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|28
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf00
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|8
operator|)
expr_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|24
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf0
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|4
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_imm4_Slot_inst_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|20
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_imm4_Slot_inst_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|28
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf00
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|8
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_imm4_Slot_inst16a_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|28
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_imm4_Slot_inst16a_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|28
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|0
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_imm4_Slot_inst16b_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|28
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_imm4_Slot_inst16b_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|28
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|0
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_mn_Slot_inst_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|2
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|12
operator|)
operator|>>
literal|30
operator|)
expr_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|2
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|14
operator|)
operator|>>
literal|30
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_mn_Slot_inst_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|30
operator|)
operator|>>
literal|30
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0x30000
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|16
operator|)
expr_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|28
operator|)
operator|>>
literal|30
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xc0000
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|18
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_i_Slot_inst16a_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|1
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|20
operator|)
operator|>>
literal|31
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_i_Slot_inst16a_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|31
operator|)
operator|>>
literal|31
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0x800
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|11
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_imm6lo_Slot_inst16a_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|28
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_imm6lo_Slot_inst16a_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|28
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|0
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_imm6lo_Slot_inst16b_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|28
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_imm6lo_Slot_inst16b_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|28
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|0
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_imm6hi_Slot_inst16a_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|2
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|22
operator|)
operator|>>
literal|30
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_imm6hi_Slot_inst16a_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|30
operator|)
operator|>>
literal|30
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0x300
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|8
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_imm6hi_Slot_inst16b_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|2
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|22
operator|)
operator|>>
literal|30
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_imm6hi_Slot_inst16b_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|30
operator|)
operator|>>
literal|30
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0x300
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|8
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_imm7lo_Slot_inst16a_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|28
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_imm7lo_Slot_inst16a_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|28
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|0
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_imm7lo_Slot_inst16b_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|28
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_imm7lo_Slot_inst16b_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|28
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|0
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_imm7hi_Slot_inst16a_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|3
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|21
operator|)
operator|>>
literal|29
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_imm7hi_Slot_inst16a_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|29
operator|)
operator|>>
literal|29
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0x700
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|8
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_imm7hi_Slot_inst16b_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|3
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|21
operator|)
operator|>>
literal|29
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_imm7hi_Slot_inst16b_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|29
operator|)
operator|>>
literal|29
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0x700
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|8
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_z_Slot_inst16a_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|1
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|21
operator|)
operator|>>
literal|31
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_z_Slot_inst16a_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|31
operator|)
operator|>>
literal|31
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0x400
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|10
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_imm6_Slot_inst16a_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|2
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|22
operator|)
operator|>>
literal|30
operator|)
expr_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|28
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_imm6_Slot_inst16a_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|28
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|0
operator|)
expr_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|26
operator|)
operator|>>
literal|30
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0x300
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|8
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_imm6_Slot_inst16b_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|2
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|22
operator|)
operator|>>
literal|30
operator|)
expr_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|28
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_imm6_Slot_inst16b_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|28
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|0
operator|)
expr_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|26
operator|)
operator|>>
literal|30
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0x300
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|8
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_imm7_Slot_inst16a_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|3
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|21
operator|)
operator|>>
literal|29
operator|)
expr_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|28
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_imm7_Slot_inst16a_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|28
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|0
operator|)
expr_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|25
operator|)
operator|>>
literal|29
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0x700
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|8
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Field_imm7_Slot_inst16b_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|unsigned
name|tie_t
init|=
literal|0
decl_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|3
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|21
operator|)
operator|>>
literal|29
operator|)
expr_stmt|;
name|tie_t
operator|=
operator|(
name|tie_t
operator|<<
literal|4
operator|)
operator||
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|<<
literal|28
operator|)
operator|>>
literal|28
operator|)
expr_stmt|;
return|return
name|tie_t
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|Field_imm7_Slot_inst16b_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
name|uint32
name|val
parameter_list|)
block|{
name|uint32
name|tie_t
decl_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|28
operator|)
operator|>>
literal|28
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xf
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|0
operator|)
expr_stmt|;
name|tie_t
operator|=
operator|(
name|val
operator|<<
literal|25
operator|)
operator|>>
literal|29
expr_stmt|;
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0x700
operator|)
operator||
operator|(
name|tie_t
operator|<<
literal|8
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Implicit_Field_set
parameter_list|(
name|xtensa_insnbuf
name|insn
name|ATTRIBUTE_UNUSED
parameter_list|,
name|uint32
name|val
name|ATTRIBUTE_UNUSED
parameter_list|)
block|{
comment|/* Do nothing.  */
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Implicit_Field_ar0_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
name|ATTRIBUTE_UNUSED
parameter_list|)
block|{
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Implicit_Field_ar4_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
name|ATTRIBUTE_UNUSED
parameter_list|)
block|{
return|return
literal|4
return|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Implicit_Field_ar8_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
name|ATTRIBUTE_UNUSED
parameter_list|)
block|{
return|return
literal|8
return|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|Implicit_Field_ar12_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
name|ATTRIBUTE_UNUSED
parameter_list|)
block|{
return|return
literal|12
return|;
block|}
end_function

begin_escape
end_escape

begin_comment
comment|/* Functional units.  */
end_comment

begin_decl_stmt
specifier|static
name|xtensa_funcUnit_internal
name|funcUnits
index|[]
init|=
block|{  }
decl_stmt|;
end_decl_stmt

begin_escape
end_escape

begin_comment
comment|/* Register files.  */
end_comment

begin_decl_stmt
specifier|static
name|xtensa_regfile_internal
name|regfiles
index|[]
init|=
block|{
block|{
literal|"AR"
block|,
literal|"a"
block|,
literal|0
block|,
literal|32
block|,
literal|64
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_escape
end_escape

begin_comment
comment|/* Interfaces.  */
end_comment

begin_decl_stmt
specifier|static
name|xtensa_interface_internal
name|interfaces
index|[]
init|=
block|{  }
decl_stmt|;
end_decl_stmt

begin_escape
end_escape

begin_comment
comment|/* Constant tables.  */
end_comment

begin_comment
comment|/* constant table ai4c */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|unsigned
name|CONST_TBL_ai4c_0
index|[]
init|=
block|{
literal|0xffffffff
block|,
literal|0x1
block|,
literal|0x2
block|,
literal|0x3
block|,
literal|0x4
block|,
literal|0x5
block|,
literal|0x6
block|,
literal|0x7
block|,
literal|0x8
block|,
literal|0x9
block|,
literal|0xa
block|,
literal|0xb
block|,
literal|0xc
block|,
literal|0xd
block|,
literal|0xe
block|,
literal|0xf
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* constant table b4c */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|unsigned
name|CONST_TBL_b4c_0
index|[]
init|=
block|{
literal|0xffffffff
block|,
literal|0x1
block|,
literal|0x2
block|,
literal|0x3
block|,
literal|0x4
block|,
literal|0x5
block|,
literal|0x6
block|,
literal|0x7
block|,
literal|0x8
block|,
literal|0xa
block|,
literal|0xc
block|,
literal|0x10
block|,
literal|0x20
block|,
literal|0x40
block|,
literal|0x80
block|,
literal|0x100
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* constant table b4cu */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|unsigned
name|CONST_TBL_b4cu_0
index|[]
init|=
block|{
literal|0x8000
block|,
literal|0x10000
block|,
literal|0x2
block|,
literal|0x3
block|,
literal|0x4
block|,
literal|0x5
block|,
literal|0x6
block|,
literal|0x7
block|,
literal|0x8
block|,
literal|0xa
block|,
literal|0xc
block|,
literal|0x10
block|,
literal|0x20
block|,
literal|0x40
block|,
literal|0x80
block|,
literal|0x100
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_escape
end_escape

begin_comment
comment|/* Instruction operands.  */
end_comment

begin_function
specifier|static
name|int
name|Operand_soffsetx4_decode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|soffsetx4_0
decl_stmt|,
name|offset_0
decl_stmt|;
name|offset_0
operator|=
operator|*
name|valp
operator|&
literal|0x3ffff
expr_stmt|;
name|soffsetx4_0
operator|=
literal|0x4
operator|+
operator|(
operator|(
operator|(
operator|(
name|int
operator|)
name|offset_0
operator|<<
literal|14
operator|)
operator|>>
literal|14
operator|)
operator|<<
literal|2
operator|)
expr_stmt|;
operator|*
name|valp
operator|=
name|soffsetx4_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_soffsetx4_encode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|offset_0
decl_stmt|,
name|soffsetx4_0
decl_stmt|;
name|soffsetx4_0
operator|=
operator|*
name|valp
expr_stmt|;
name|offset_0
operator|=
operator|(
operator|(
name|soffsetx4_0
operator|-
literal|0x4
operator|)
operator|>>
literal|2
operator|)
operator|&
literal|0x3ffff
expr_stmt|;
operator|*
name|valp
operator|=
name|offset_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_soffsetx4_ator
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|,
name|uint32
name|pc
parameter_list|)
block|{
operator|*
name|valp
operator|-=
operator|(
name|pc
operator|&
operator|~
literal|0x3
operator|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_soffsetx4_rtoa
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|,
name|uint32
name|pc
parameter_list|)
block|{
operator|*
name|valp
operator|+=
operator|(
name|pc
operator|&
operator|~
literal|0x3
operator|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_uimm12x8_decode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|uimm12x8_0
decl_stmt|,
name|imm12_0
decl_stmt|;
name|imm12_0
operator|=
operator|*
name|valp
operator|&
literal|0xfff
expr_stmt|;
name|uimm12x8_0
operator|=
name|imm12_0
operator|<<
literal|3
expr_stmt|;
operator|*
name|valp
operator|=
name|uimm12x8_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_uimm12x8_encode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|imm12_0
decl_stmt|,
name|uimm12x8_0
decl_stmt|;
name|uimm12x8_0
operator|=
operator|*
name|valp
expr_stmt|;
name|imm12_0
operator|=
operator|(
operator|(
name|uimm12x8_0
operator|>>
literal|3
operator|)
operator|&
literal|0xfff
operator|)
expr_stmt|;
operator|*
name|valp
operator|=
name|imm12_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_simm4_decode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|simm4_0
decl_stmt|,
name|mn_0
decl_stmt|;
name|mn_0
operator|=
operator|*
name|valp
operator|&
literal|0xf
expr_stmt|;
name|simm4_0
operator|=
operator|(
operator|(
name|int
operator|)
name|mn_0
operator|<<
literal|28
operator|)
operator|>>
literal|28
expr_stmt|;
operator|*
name|valp
operator|=
name|simm4_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_simm4_encode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|mn_0
decl_stmt|,
name|simm4_0
decl_stmt|;
name|simm4_0
operator|=
operator|*
name|valp
expr_stmt|;
name|mn_0
operator|=
operator|(
name|simm4_0
operator|&
literal|0xf
operator|)
expr_stmt|;
operator|*
name|valp
operator|=
name|mn_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_arr_decode
parameter_list|(
name|uint32
modifier|*
name|valp
name|ATTRIBUTE_UNUSED
parameter_list|)
block|{
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_arr_encode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|int
name|error
decl_stmt|;
name|error
operator|=
operator|(
operator|*
name|valp
operator|&
operator|~
literal|0xf
operator|)
operator|!=
literal|0
expr_stmt|;
return|return
name|error
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_ars_decode
parameter_list|(
name|uint32
modifier|*
name|valp
name|ATTRIBUTE_UNUSED
parameter_list|)
block|{
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_ars_encode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|int
name|error
decl_stmt|;
name|error
operator|=
operator|(
operator|*
name|valp
operator|&
operator|~
literal|0xf
operator|)
operator|!=
literal|0
expr_stmt|;
return|return
name|error
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_art_decode
parameter_list|(
name|uint32
modifier|*
name|valp
name|ATTRIBUTE_UNUSED
parameter_list|)
block|{
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_art_encode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|int
name|error
decl_stmt|;
name|error
operator|=
operator|(
operator|*
name|valp
operator|&
operator|~
literal|0xf
operator|)
operator|!=
literal|0
expr_stmt|;
return|return
name|error
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_ar0_decode
parameter_list|(
name|uint32
modifier|*
name|valp
name|ATTRIBUTE_UNUSED
parameter_list|)
block|{
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_ar0_encode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|int
name|error
decl_stmt|;
name|error
operator|=
operator|(
operator|*
name|valp
operator|&
operator|~
literal|0x3f
operator|)
operator|!=
literal|0
expr_stmt|;
return|return
name|error
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_ar4_decode
parameter_list|(
name|uint32
modifier|*
name|valp
name|ATTRIBUTE_UNUSED
parameter_list|)
block|{
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_ar4_encode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|int
name|error
decl_stmt|;
name|error
operator|=
operator|(
operator|*
name|valp
operator|&
operator|~
literal|0x3f
operator|)
operator|!=
literal|0
expr_stmt|;
return|return
name|error
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_ar8_decode
parameter_list|(
name|uint32
modifier|*
name|valp
name|ATTRIBUTE_UNUSED
parameter_list|)
block|{
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_ar8_encode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|int
name|error
decl_stmt|;
name|error
operator|=
operator|(
operator|*
name|valp
operator|&
operator|~
literal|0x3f
operator|)
operator|!=
literal|0
expr_stmt|;
return|return
name|error
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_ar12_decode
parameter_list|(
name|uint32
modifier|*
name|valp
name|ATTRIBUTE_UNUSED
parameter_list|)
block|{
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_ar12_encode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|int
name|error
decl_stmt|;
name|error
operator|=
operator|(
operator|*
name|valp
operator|&
operator|~
literal|0x3f
operator|)
operator|!=
literal|0
expr_stmt|;
return|return
name|error
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_ars_entry_decode
parameter_list|(
name|uint32
modifier|*
name|valp
name|ATTRIBUTE_UNUSED
parameter_list|)
block|{
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_ars_entry_encode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|int
name|error
decl_stmt|;
name|error
operator|=
operator|(
operator|*
name|valp
operator|&
operator|~
literal|0x3f
operator|)
operator|!=
literal|0
expr_stmt|;
return|return
name|error
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_immrx4_decode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|immrx4_0
decl_stmt|,
name|r_0
decl_stmt|;
name|r_0
operator|=
operator|*
name|valp
operator|&
literal|0xf
expr_stmt|;
name|immrx4_0
operator|=
operator|(
operator|(
operator|(
operator|(
literal|0xfffffff
operator|)
operator|)
operator|<<
literal|4
operator|)
operator||
name|r_0
operator|)
operator|<<
literal|2
expr_stmt|;
operator|*
name|valp
operator|=
name|immrx4_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_immrx4_encode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|r_0
decl_stmt|,
name|immrx4_0
decl_stmt|;
name|immrx4_0
operator|=
operator|*
name|valp
expr_stmt|;
name|r_0
operator|=
operator|(
operator|(
name|immrx4_0
operator|>>
literal|2
operator|)
operator|&
literal|0xf
operator|)
expr_stmt|;
operator|*
name|valp
operator|=
name|r_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_lsi4x4_decode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|lsi4x4_0
decl_stmt|,
name|r_0
decl_stmt|;
name|r_0
operator|=
operator|*
name|valp
operator|&
literal|0xf
expr_stmt|;
name|lsi4x4_0
operator|=
name|r_0
operator|<<
literal|2
expr_stmt|;
operator|*
name|valp
operator|=
name|lsi4x4_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_lsi4x4_encode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|r_0
decl_stmt|,
name|lsi4x4_0
decl_stmt|;
name|lsi4x4_0
operator|=
operator|*
name|valp
expr_stmt|;
name|r_0
operator|=
operator|(
operator|(
name|lsi4x4_0
operator|>>
literal|2
operator|)
operator|&
literal|0xf
operator|)
expr_stmt|;
operator|*
name|valp
operator|=
name|r_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_simm7_decode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|simm7_0
decl_stmt|,
name|imm7_0
decl_stmt|;
name|imm7_0
operator|=
operator|*
name|valp
operator|&
literal|0x7f
expr_stmt|;
name|simm7_0
operator|=
operator|(
operator|(
operator|(
operator|(
operator|-
operator|(
operator|(
operator|(
operator|(
name|imm7_0
operator|>>
literal|6
operator|)
operator|&
literal|1
operator|)
operator|)
operator|&
operator|(
operator|(
operator|(
name|imm7_0
operator|>>
literal|5
operator|)
operator|&
literal|1
operator|)
operator|)
operator|)
operator|)
operator|&
literal|0x1ffffff
operator|)
operator|)
operator|<<
literal|7
operator|)
operator||
name|imm7_0
expr_stmt|;
operator|*
name|valp
operator|=
name|simm7_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_simm7_encode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|imm7_0
decl_stmt|,
name|simm7_0
decl_stmt|;
name|simm7_0
operator|=
operator|*
name|valp
expr_stmt|;
name|imm7_0
operator|=
operator|(
name|simm7_0
operator|&
literal|0x7f
operator|)
expr_stmt|;
operator|*
name|valp
operator|=
name|imm7_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_uimm6_decode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|uimm6_0
decl_stmt|,
name|imm6_0
decl_stmt|;
name|imm6_0
operator|=
operator|*
name|valp
operator|&
literal|0x3f
expr_stmt|;
name|uimm6_0
operator|=
literal|0x4
operator|+
operator|(
operator|(
operator|(
operator|(
literal|0
operator|)
operator|)
operator|<<
literal|6
operator|)
operator||
name|imm6_0
operator|)
expr_stmt|;
operator|*
name|valp
operator|=
name|uimm6_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_uimm6_encode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|imm6_0
decl_stmt|,
name|uimm6_0
decl_stmt|;
name|uimm6_0
operator|=
operator|*
name|valp
expr_stmt|;
name|imm6_0
operator|=
operator|(
name|uimm6_0
operator|-
literal|0x4
operator|)
operator|&
literal|0x3f
expr_stmt|;
operator|*
name|valp
operator|=
name|imm6_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_uimm6_ator
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|,
name|uint32
name|pc
parameter_list|)
block|{
operator|*
name|valp
operator|-=
name|pc
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_uimm6_rtoa
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|,
name|uint32
name|pc
parameter_list|)
block|{
operator|*
name|valp
operator|+=
name|pc
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_ai4const_decode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|ai4const_0
decl_stmt|,
name|t_0
decl_stmt|;
name|t_0
operator|=
operator|*
name|valp
operator|&
literal|0xf
expr_stmt|;
name|ai4const_0
operator|=
name|CONST_TBL_ai4c_0
index|[
name|t_0
operator|&
literal|0xf
index|]
expr_stmt|;
operator|*
name|valp
operator|=
name|ai4const_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_ai4const_encode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|t_0
decl_stmt|,
name|ai4const_0
decl_stmt|;
name|ai4const_0
operator|=
operator|*
name|valp
expr_stmt|;
switch|switch
condition|(
name|ai4const_0
condition|)
block|{
case|case
literal|0xffffffff
case|:
name|t_0
operator|=
literal|0
expr_stmt|;
break|break;
case|case
literal|0x1
case|:
name|t_0
operator|=
literal|0x1
expr_stmt|;
break|break;
case|case
literal|0x2
case|:
name|t_0
operator|=
literal|0x2
expr_stmt|;
break|break;
case|case
literal|0x3
case|:
name|t_0
operator|=
literal|0x3
expr_stmt|;
break|break;
case|case
literal|0x4
case|:
name|t_0
operator|=
literal|0x4
expr_stmt|;
break|break;
case|case
literal|0x5
case|:
name|t_0
operator|=
literal|0x5
expr_stmt|;
break|break;
case|case
literal|0x6
case|:
name|t_0
operator|=
literal|0x6
expr_stmt|;
break|break;
case|case
literal|0x7
case|:
name|t_0
operator|=
literal|0x7
expr_stmt|;
break|break;
case|case
literal|0x8
case|:
name|t_0
operator|=
literal|0x8
expr_stmt|;
break|break;
case|case
literal|0x9
case|:
name|t_0
operator|=
literal|0x9
expr_stmt|;
break|break;
case|case
literal|0xa
case|:
name|t_0
operator|=
literal|0xa
expr_stmt|;
break|break;
case|case
literal|0xb
case|:
name|t_0
operator|=
literal|0xb
expr_stmt|;
break|break;
case|case
literal|0xc
case|:
name|t_0
operator|=
literal|0xc
expr_stmt|;
break|break;
case|case
literal|0xd
case|:
name|t_0
operator|=
literal|0xd
expr_stmt|;
break|break;
case|case
literal|0xe
case|:
name|t_0
operator|=
literal|0xe
expr_stmt|;
break|break;
default|default:
name|t_0
operator|=
literal|0xf
expr_stmt|;
break|break;
block|}
operator|*
name|valp
operator|=
name|t_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_b4const_decode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|b4const_0
decl_stmt|,
name|r_0
decl_stmt|;
name|r_0
operator|=
operator|*
name|valp
operator|&
literal|0xf
expr_stmt|;
name|b4const_0
operator|=
name|CONST_TBL_b4c_0
index|[
name|r_0
operator|&
literal|0xf
index|]
expr_stmt|;
operator|*
name|valp
operator|=
name|b4const_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_b4const_encode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|r_0
decl_stmt|,
name|b4const_0
decl_stmt|;
name|b4const_0
operator|=
operator|*
name|valp
expr_stmt|;
switch|switch
condition|(
name|b4const_0
condition|)
block|{
case|case
literal|0xffffffff
case|:
name|r_0
operator|=
literal|0
expr_stmt|;
break|break;
case|case
literal|0x1
case|:
name|r_0
operator|=
literal|0x1
expr_stmt|;
break|break;
case|case
literal|0x2
case|:
name|r_0
operator|=
literal|0x2
expr_stmt|;
break|break;
case|case
literal|0x3
case|:
name|r_0
operator|=
literal|0x3
expr_stmt|;
break|break;
case|case
literal|0x4
case|:
name|r_0
operator|=
literal|0x4
expr_stmt|;
break|break;
case|case
literal|0x5
case|:
name|r_0
operator|=
literal|0x5
expr_stmt|;
break|break;
case|case
literal|0x6
case|:
name|r_0
operator|=
literal|0x6
expr_stmt|;
break|break;
case|case
literal|0x7
case|:
name|r_0
operator|=
literal|0x7
expr_stmt|;
break|break;
case|case
literal|0x8
case|:
name|r_0
operator|=
literal|0x8
expr_stmt|;
break|break;
case|case
literal|0xa
case|:
name|r_0
operator|=
literal|0x9
expr_stmt|;
break|break;
case|case
literal|0xc
case|:
name|r_0
operator|=
literal|0xa
expr_stmt|;
break|break;
case|case
literal|0x10
case|:
name|r_0
operator|=
literal|0xb
expr_stmt|;
break|break;
case|case
literal|0x20
case|:
name|r_0
operator|=
literal|0xc
expr_stmt|;
break|break;
case|case
literal|0x40
case|:
name|r_0
operator|=
literal|0xd
expr_stmt|;
break|break;
case|case
literal|0x80
case|:
name|r_0
operator|=
literal|0xe
expr_stmt|;
break|break;
default|default:
name|r_0
operator|=
literal|0xf
expr_stmt|;
break|break;
block|}
operator|*
name|valp
operator|=
name|r_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_b4constu_decode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|b4constu_0
decl_stmt|,
name|r_0
decl_stmt|;
name|r_0
operator|=
operator|*
name|valp
operator|&
literal|0xf
expr_stmt|;
name|b4constu_0
operator|=
name|CONST_TBL_b4cu_0
index|[
name|r_0
operator|&
literal|0xf
index|]
expr_stmt|;
operator|*
name|valp
operator|=
name|b4constu_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_b4constu_encode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|r_0
decl_stmt|,
name|b4constu_0
decl_stmt|;
name|b4constu_0
operator|=
operator|*
name|valp
expr_stmt|;
switch|switch
condition|(
name|b4constu_0
condition|)
block|{
case|case
literal|0x8000
case|:
name|r_0
operator|=
literal|0
expr_stmt|;
break|break;
case|case
literal|0x10000
case|:
name|r_0
operator|=
literal|0x1
expr_stmt|;
break|break;
case|case
literal|0x2
case|:
name|r_0
operator|=
literal|0x2
expr_stmt|;
break|break;
case|case
literal|0x3
case|:
name|r_0
operator|=
literal|0x3
expr_stmt|;
break|break;
case|case
literal|0x4
case|:
name|r_0
operator|=
literal|0x4
expr_stmt|;
break|break;
case|case
literal|0x5
case|:
name|r_0
operator|=
literal|0x5
expr_stmt|;
break|break;
case|case
literal|0x6
case|:
name|r_0
operator|=
literal|0x6
expr_stmt|;
break|break;
case|case
literal|0x7
case|:
name|r_0
operator|=
literal|0x7
expr_stmt|;
break|break;
case|case
literal|0x8
case|:
name|r_0
operator|=
literal|0x8
expr_stmt|;
break|break;
case|case
literal|0xa
case|:
name|r_0
operator|=
literal|0x9
expr_stmt|;
break|break;
case|case
literal|0xc
case|:
name|r_0
operator|=
literal|0xa
expr_stmt|;
break|break;
case|case
literal|0x10
case|:
name|r_0
operator|=
literal|0xb
expr_stmt|;
break|break;
case|case
literal|0x20
case|:
name|r_0
operator|=
literal|0xc
expr_stmt|;
break|break;
case|case
literal|0x40
case|:
name|r_0
operator|=
literal|0xd
expr_stmt|;
break|break;
case|case
literal|0x80
case|:
name|r_0
operator|=
literal|0xe
expr_stmt|;
break|break;
default|default:
name|r_0
operator|=
literal|0xf
expr_stmt|;
break|break;
block|}
operator|*
name|valp
operator|=
name|r_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_uimm8_decode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|uimm8_0
decl_stmt|,
name|imm8_0
decl_stmt|;
name|imm8_0
operator|=
operator|*
name|valp
operator|&
literal|0xff
expr_stmt|;
name|uimm8_0
operator|=
name|imm8_0
expr_stmt|;
operator|*
name|valp
operator|=
name|uimm8_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_uimm8_encode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|imm8_0
decl_stmt|,
name|uimm8_0
decl_stmt|;
name|uimm8_0
operator|=
operator|*
name|valp
expr_stmt|;
name|imm8_0
operator|=
operator|(
name|uimm8_0
operator|&
literal|0xff
operator|)
expr_stmt|;
operator|*
name|valp
operator|=
name|imm8_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_uimm8x2_decode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|uimm8x2_0
decl_stmt|,
name|imm8_0
decl_stmt|;
name|imm8_0
operator|=
operator|*
name|valp
operator|&
literal|0xff
expr_stmt|;
name|uimm8x2_0
operator|=
name|imm8_0
operator|<<
literal|1
expr_stmt|;
operator|*
name|valp
operator|=
name|uimm8x2_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_uimm8x2_encode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|imm8_0
decl_stmt|,
name|uimm8x2_0
decl_stmt|;
name|uimm8x2_0
operator|=
operator|*
name|valp
expr_stmt|;
name|imm8_0
operator|=
operator|(
operator|(
name|uimm8x2_0
operator|>>
literal|1
operator|)
operator|&
literal|0xff
operator|)
expr_stmt|;
operator|*
name|valp
operator|=
name|imm8_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_uimm8x4_decode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|uimm8x4_0
decl_stmt|,
name|imm8_0
decl_stmt|;
name|imm8_0
operator|=
operator|*
name|valp
operator|&
literal|0xff
expr_stmt|;
name|uimm8x4_0
operator|=
name|imm8_0
operator|<<
literal|2
expr_stmt|;
operator|*
name|valp
operator|=
name|uimm8x4_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_uimm8x4_encode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|imm8_0
decl_stmt|,
name|uimm8x4_0
decl_stmt|;
name|uimm8x4_0
operator|=
operator|*
name|valp
expr_stmt|;
name|imm8_0
operator|=
operator|(
operator|(
name|uimm8x4_0
operator|>>
literal|2
operator|)
operator|&
literal|0xff
operator|)
expr_stmt|;
operator|*
name|valp
operator|=
name|imm8_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_uimm4x16_decode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|uimm4x16_0
decl_stmt|,
name|op2_0
decl_stmt|;
name|op2_0
operator|=
operator|*
name|valp
operator|&
literal|0xf
expr_stmt|;
name|uimm4x16_0
operator|=
name|op2_0
operator|<<
literal|4
expr_stmt|;
operator|*
name|valp
operator|=
name|uimm4x16_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_uimm4x16_encode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|op2_0
decl_stmt|,
name|uimm4x16_0
decl_stmt|;
name|uimm4x16_0
operator|=
operator|*
name|valp
expr_stmt|;
name|op2_0
operator|=
operator|(
operator|(
name|uimm4x16_0
operator|>>
literal|4
operator|)
operator|&
literal|0xf
operator|)
expr_stmt|;
operator|*
name|valp
operator|=
name|op2_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_simm8_decode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|simm8_0
decl_stmt|,
name|imm8_0
decl_stmt|;
name|imm8_0
operator|=
operator|*
name|valp
operator|&
literal|0xff
expr_stmt|;
name|simm8_0
operator|=
operator|(
operator|(
name|int
operator|)
name|imm8_0
operator|<<
literal|24
operator|)
operator|>>
literal|24
expr_stmt|;
operator|*
name|valp
operator|=
name|simm8_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_simm8_encode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|imm8_0
decl_stmt|,
name|simm8_0
decl_stmt|;
name|simm8_0
operator|=
operator|*
name|valp
expr_stmt|;
name|imm8_0
operator|=
operator|(
name|simm8_0
operator|&
literal|0xff
operator|)
expr_stmt|;
operator|*
name|valp
operator|=
name|imm8_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_simm8x256_decode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|simm8x256_0
decl_stmt|,
name|imm8_0
decl_stmt|;
name|imm8_0
operator|=
operator|*
name|valp
operator|&
literal|0xff
expr_stmt|;
name|simm8x256_0
operator|=
operator|(
operator|(
operator|(
name|int
operator|)
name|imm8_0
operator|<<
literal|24
operator|)
operator|>>
literal|24
operator|)
operator|<<
literal|8
expr_stmt|;
operator|*
name|valp
operator|=
name|simm8x256_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_simm8x256_encode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|imm8_0
decl_stmt|,
name|simm8x256_0
decl_stmt|;
name|simm8x256_0
operator|=
operator|*
name|valp
expr_stmt|;
name|imm8_0
operator|=
operator|(
operator|(
name|simm8x256_0
operator|>>
literal|8
operator|)
operator|&
literal|0xff
operator|)
expr_stmt|;
operator|*
name|valp
operator|=
name|imm8_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_simm12b_decode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|simm12b_0
decl_stmt|,
name|imm12b_0
decl_stmt|;
name|imm12b_0
operator|=
operator|*
name|valp
operator|&
literal|0xfff
expr_stmt|;
name|simm12b_0
operator|=
operator|(
operator|(
name|int
operator|)
name|imm12b_0
operator|<<
literal|20
operator|)
operator|>>
literal|20
expr_stmt|;
operator|*
name|valp
operator|=
name|simm12b_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_simm12b_encode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|imm12b_0
decl_stmt|,
name|simm12b_0
decl_stmt|;
name|simm12b_0
operator|=
operator|*
name|valp
expr_stmt|;
name|imm12b_0
operator|=
operator|(
name|simm12b_0
operator|&
literal|0xfff
operator|)
expr_stmt|;
operator|*
name|valp
operator|=
name|imm12b_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_msalp32_decode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|msalp32_0
decl_stmt|,
name|sal_0
decl_stmt|;
name|sal_0
operator|=
operator|*
name|valp
operator|&
literal|0x1f
expr_stmt|;
name|msalp32_0
operator|=
literal|0x20
operator|-
name|sal_0
expr_stmt|;
operator|*
name|valp
operator|=
name|msalp32_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_msalp32_encode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|sal_0
decl_stmt|,
name|msalp32_0
decl_stmt|;
name|msalp32_0
operator|=
operator|*
name|valp
expr_stmt|;
name|sal_0
operator|=
operator|(
literal|0x20
operator|-
name|msalp32_0
operator|)
operator|&
literal|0x1f
expr_stmt|;
operator|*
name|valp
operator|=
name|sal_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_op2p1_decode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|op2p1_0
decl_stmt|,
name|op2_0
decl_stmt|;
name|op2_0
operator|=
operator|*
name|valp
operator|&
literal|0xf
expr_stmt|;
name|op2p1_0
operator|=
name|op2_0
operator|+
literal|0x1
expr_stmt|;
operator|*
name|valp
operator|=
name|op2p1_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_op2p1_encode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|op2_0
decl_stmt|,
name|op2p1_0
decl_stmt|;
name|op2p1_0
operator|=
operator|*
name|valp
expr_stmt|;
name|op2_0
operator|=
operator|(
name|op2p1_0
operator|-
literal|0x1
operator|)
operator|&
literal|0xf
expr_stmt|;
operator|*
name|valp
operator|=
name|op2_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_label8_decode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|label8_0
decl_stmt|,
name|imm8_0
decl_stmt|;
name|imm8_0
operator|=
operator|*
name|valp
operator|&
literal|0xff
expr_stmt|;
name|label8_0
operator|=
literal|0x4
operator|+
operator|(
operator|(
operator|(
name|int
operator|)
name|imm8_0
operator|<<
literal|24
operator|)
operator|>>
literal|24
operator|)
expr_stmt|;
operator|*
name|valp
operator|=
name|label8_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_label8_encode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|imm8_0
decl_stmt|,
name|label8_0
decl_stmt|;
name|label8_0
operator|=
operator|*
name|valp
expr_stmt|;
name|imm8_0
operator|=
operator|(
name|label8_0
operator|-
literal|0x4
operator|)
operator|&
literal|0xff
expr_stmt|;
operator|*
name|valp
operator|=
name|imm8_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_label8_ator
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|,
name|uint32
name|pc
parameter_list|)
block|{
operator|*
name|valp
operator|-=
name|pc
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_label8_rtoa
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|,
name|uint32
name|pc
parameter_list|)
block|{
operator|*
name|valp
operator|+=
name|pc
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_ulabel8_decode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|ulabel8_0
decl_stmt|,
name|imm8_0
decl_stmt|;
name|imm8_0
operator|=
operator|*
name|valp
operator|&
literal|0xff
expr_stmt|;
name|ulabel8_0
operator|=
literal|0x4
operator|+
operator|(
operator|(
operator|(
operator|(
literal|0
operator|)
operator|)
operator|<<
literal|8
operator|)
operator||
name|imm8_0
operator|)
expr_stmt|;
operator|*
name|valp
operator|=
name|ulabel8_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_ulabel8_encode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|imm8_0
decl_stmt|,
name|ulabel8_0
decl_stmt|;
name|ulabel8_0
operator|=
operator|*
name|valp
expr_stmt|;
name|imm8_0
operator|=
operator|(
name|ulabel8_0
operator|-
literal|0x4
operator|)
operator|&
literal|0xff
expr_stmt|;
operator|*
name|valp
operator|=
name|imm8_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_ulabel8_ator
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|,
name|uint32
name|pc
parameter_list|)
block|{
operator|*
name|valp
operator|-=
name|pc
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_ulabel8_rtoa
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|,
name|uint32
name|pc
parameter_list|)
block|{
operator|*
name|valp
operator|+=
name|pc
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_label12_decode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|label12_0
decl_stmt|,
name|imm12_0
decl_stmt|;
name|imm12_0
operator|=
operator|*
name|valp
operator|&
literal|0xfff
expr_stmt|;
name|label12_0
operator|=
literal|0x4
operator|+
operator|(
operator|(
operator|(
name|int
operator|)
name|imm12_0
operator|<<
literal|20
operator|)
operator|>>
literal|20
operator|)
expr_stmt|;
operator|*
name|valp
operator|=
name|label12_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_label12_encode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|imm12_0
decl_stmt|,
name|label12_0
decl_stmt|;
name|label12_0
operator|=
operator|*
name|valp
expr_stmt|;
name|imm12_0
operator|=
operator|(
name|label12_0
operator|-
literal|0x4
operator|)
operator|&
literal|0xfff
expr_stmt|;
operator|*
name|valp
operator|=
name|imm12_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_label12_ator
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|,
name|uint32
name|pc
parameter_list|)
block|{
operator|*
name|valp
operator|-=
name|pc
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_label12_rtoa
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|,
name|uint32
name|pc
parameter_list|)
block|{
operator|*
name|valp
operator|+=
name|pc
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_soffset_decode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|soffset_0
decl_stmt|,
name|offset_0
decl_stmt|;
name|offset_0
operator|=
operator|*
name|valp
operator|&
literal|0x3ffff
expr_stmt|;
name|soffset_0
operator|=
literal|0x4
operator|+
operator|(
operator|(
operator|(
name|int
operator|)
name|offset_0
operator|<<
literal|14
operator|)
operator|>>
literal|14
operator|)
expr_stmt|;
operator|*
name|valp
operator|=
name|soffset_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_soffset_encode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|offset_0
decl_stmt|,
name|soffset_0
decl_stmt|;
name|soffset_0
operator|=
operator|*
name|valp
expr_stmt|;
name|offset_0
operator|=
operator|(
name|soffset_0
operator|-
literal|0x4
operator|)
operator|&
literal|0x3ffff
expr_stmt|;
operator|*
name|valp
operator|=
name|offset_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_soffset_ator
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|,
name|uint32
name|pc
parameter_list|)
block|{
operator|*
name|valp
operator|-=
name|pc
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_soffset_rtoa
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|,
name|uint32
name|pc
parameter_list|)
block|{
operator|*
name|valp
operator|+=
name|pc
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_uimm16x4_decode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|uimm16x4_0
decl_stmt|,
name|imm16_0
decl_stmt|;
name|imm16_0
operator|=
operator|*
name|valp
operator|&
literal|0xffff
expr_stmt|;
name|uimm16x4_0
operator|=
operator|(
operator|(
operator|(
operator|(
literal|0xffff
operator|)
operator|)
operator|<<
literal|16
operator|)
operator||
name|imm16_0
operator|)
operator|<<
literal|2
expr_stmt|;
operator|*
name|valp
operator|=
name|uimm16x4_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_uimm16x4_encode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|imm16_0
decl_stmt|,
name|uimm16x4_0
decl_stmt|;
name|uimm16x4_0
operator|=
operator|*
name|valp
expr_stmt|;
name|imm16_0
operator|=
operator|(
name|uimm16x4_0
operator|>>
literal|2
operator|)
operator|&
literal|0xffff
expr_stmt|;
operator|*
name|valp
operator|=
name|imm16_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_uimm16x4_ator
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|,
name|uint32
name|pc
parameter_list|)
block|{
operator|*
name|valp
operator|-=
operator|(
operator|(
name|pc
operator|+
literal|3
operator|)
operator|&
operator|~
literal|0x3
operator|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_uimm16x4_rtoa
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|,
name|uint32
name|pc
parameter_list|)
block|{
operator|*
name|valp
operator|+=
operator|(
operator|(
name|pc
operator|+
literal|3
operator|)
operator|&
operator|~
literal|0x3
operator|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_immt_decode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|immt_0
decl_stmt|,
name|t_0
decl_stmt|;
name|t_0
operator|=
operator|*
name|valp
operator|&
literal|0xf
expr_stmt|;
name|immt_0
operator|=
name|t_0
expr_stmt|;
operator|*
name|valp
operator|=
name|immt_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_immt_encode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|t_0
decl_stmt|,
name|immt_0
decl_stmt|;
name|immt_0
operator|=
operator|*
name|valp
expr_stmt|;
name|t_0
operator|=
name|immt_0
operator|&
literal|0xf
expr_stmt|;
operator|*
name|valp
operator|=
name|t_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_imms_decode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|imms_0
decl_stmt|,
name|s_0
decl_stmt|;
name|s_0
operator|=
operator|*
name|valp
operator|&
literal|0xf
expr_stmt|;
name|imms_0
operator|=
name|s_0
expr_stmt|;
operator|*
name|valp
operator|=
name|imms_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Operand_imms_encode
parameter_list|(
name|uint32
modifier|*
name|valp
parameter_list|)
block|{
name|unsigned
name|s_0
decl_stmt|,
name|imms_0
decl_stmt|;
name|imms_0
operator|=
operator|*
name|valp
expr_stmt|;
name|s_0
operator|=
name|imms_0
operator|&
literal|0xf
expr_stmt|;
operator|*
name|valp
operator|=
name|s_0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_decl_stmt
specifier|static
name|xtensa_operand_internal
name|operands
index|[]
init|=
block|{
block|{
literal|"soffsetx4"
block|,
literal|10
block|,
operator|-
literal|1
block|,
literal|0
block|,
name|XTENSA_OPERAND_IS_PCRELATIVE
block|,
name|Operand_soffsetx4_encode
block|,
name|Operand_soffsetx4_decode
block|,
name|Operand_soffsetx4_ator
block|,
name|Operand_soffsetx4_rtoa
block|}
block|,
block|{
literal|"uimm12x8"
block|,
literal|3
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
name|Operand_uimm12x8_encode
block|,
name|Operand_uimm12x8_decode
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"simm4"
block|,
literal|26
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
name|Operand_simm4_encode
block|,
name|Operand_simm4_decode
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"arr"
block|,
literal|14
block|,
literal|0
block|,
literal|1
block|,
name|XTENSA_OPERAND_IS_REGISTER
block|,
name|Operand_arr_encode
block|,
name|Operand_arr_decode
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ars"
block|,
literal|5
block|,
literal|0
block|,
literal|1
block|,
name|XTENSA_OPERAND_IS_REGISTER
block|,
name|Operand_ars_encode
block|,
name|Operand_ars_decode
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"*ars_invisible"
block|,
literal|5
block|,
literal|0
block|,
literal|1
block|,
name|XTENSA_OPERAND_IS_REGISTER
operator||
name|XTENSA_OPERAND_IS_INVISIBLE
block|,
name|Operand_ars_encode
block|,
name|Operand_ars_decode
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"art"
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
name|XTENSA_OPERAND_IS_REGISTER
block|,
name|Operand_art_encode
block|,
name|Operand_art_decode
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ar0"
block|,
literal|35
block|,
literal|0
block|,
literal|1
block|,
name|XTENSA_OPERAND_IS_REGISTER
operator||
name|XTENSA_OPERAND_IS_INVISIBLE
block|,
name|Operand_ar0_encode
block|,
name|Operand_ar0_decode
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ar4"
block|,
literal|36
block|,
literal|0
block|,
literal|1
block|,
name|XTENSA_OPERAND_IS_REGISTER
operator||
name|XTENSA_OPERAND_IS_INVISIBLE
block|,
name|Operand_ar4_encode
block|,
name|Operand_ar4_decode
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ar8"
block|,
literal|37
block|,
literal|0
block|,
literal|1
block|,
name|XTENSA_OPERAND_IS_REGISTER
operator||
name|XTENSA_OPERAND_IS_INVISIBLE
block|,
name|Operand_ar8_encode
block|,
name|Operand_ar8_decode
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ar12"
block|,
literal|38
block|,
literal|0
block|,
literal|1
block|,
name|XTENSA_OPERAND_IS_REGISTER
operator||
name|XTENSA_OPERAND_IS_INVISIBLE
block|,
name|Operand_ar12_encode
block|,
name|Operand_ar12_decode
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ars_entry"
block|,
literal|5
block|,
literal|0
block|,
literal|1
block|,
name|XTENSA_OPERAND_IS_REGISTER
block|,
name|Operand_ars_entry_encode
block|,
name|Operand_ars_entry_decode
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"immrx4"
block|,
literal|14
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
name|Operand_immrx4_encode
block|,
name|Operand_immrx4_decode
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"lsi4x4"
block|,
literal|14
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
name|Operand_lsi4x4_encode
block|,
name|Operand_lsi4x4_decode
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"simm7"
block|,
literal|34
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
name|Operand_simm7_encode
block|,
name|Operand_simm7_decode
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"uimm6"
block|,
literal|33
block|,
operator|-
literal|1
block|,
literal|0
block|,
name|XTENSA_OPERAND_IS_PCRELATIVE
block|,
name|Operand_uimm6_encode
block|,
name|Operand_uimm6_decode
block|,
name|Operand_uimm6_ator
block|,
name|Operand_uimm6_rtoa
block|}
block|,
block|{
literal|"ai4const"
block|,
literal|0
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
name|Operand_ai4const_encode
block|,
name|Operand_ai4const_decode
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"b4const"
block|,
literal|14
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
name|Operand_b4const_encode
block|,
name|Operand_b4const_decode
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"b4constu"
block|,
literal|14
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
name|Operand_b4constu_encode
block|,
name|Operand_b4constu_decode
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"uimm8"
block|,
literal|4
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
name|Operand_uimm8_encode
block|,
name|Operand_uimm8_decode
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"uimm8x2"
block|,
literal|4
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
name|Operand_uimm8x2_encode
block|,
name|Operand_uimm8x2_decode
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"uimm8x4"
block|,
literal|4
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
name|Operand_uimm8x4_encode
block|,
name|Operand_uimm8x4_decode
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"uimm4x16"
block|,
literal|13
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
name|Operand_uimm4x16_encode
block|,
name|Operand_uimm4x16_decode
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"simm8"
block|,
literal|4
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
name|Operand_simm8_encode
block|,
name|Operand_simm8_decode
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"simm8x256"
block|,
literal|4
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
name|Operand_simm8x256_encode
block|,
name|Operand_simm8x256_decode
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"simm12b"
block|,
literal|6
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
name|Operand_simm12b_encode
block|,
name|Operand_simm12b_decode
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"msalp32"
block|,
literal|18
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
name|Operand_msalp32_encode
block|,
name|Operand_msalp32_decode
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"op2p1"
block|,
literal|13
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
name|Operand_op2p1_encode
block|,
name|Operand_op2p1_decode
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"label8"
block|,
literal|4
block|,
operator|-
literal|1
block|,
literal|0
block|,
name|XTENSA_OPERAND_IS_PCRELATIVE
block|,
name|Operand_label8_encode
block|,
name|Operand_label8_decode
block|,
name|Operand_label8_ator
block|,
name|Operand_label8_rtoa
block|}
block|,
block|{
literal|"ulabel8"
block|,
literal|4
block|,
operator|-
literal|1
block|,
literal|0
block|,
name|XTENSA_OPERAND_IS_PCRELATIVE
block|,
name|Operand_ulabel8_encode
block|,
name|Operand_ulabel8_decode
block|,
name|Operand_ulabel8_ator
block|,
name|Operand_ulabel8_rtoa
block|}
block|,
block|{
literal|"label12"
block|,
literal|3
block|,
operator|-
literal|1
block|,
literal|0
block|,
name|XTENSA_OPERAND_IS_PCRELATIVE
block|,
name|Operand_label12_encode
block|,
name|Operand_label12_decode
block|,
name|Operand_label12_ator
block|,
name|Operand_label12_rtoa
block|}
block|,
block|{
literal|"soffset"
block|,
literal|10
block|,
operator|-
literal|1
block|,
literal|0
block|,
name|XTENSA_OPERAND_IS_PCRELATIVE
block|,
name|Operand_soffset_encode
block|,
name|Operand_soffset_decode
block|,
name|Operand_soffset_ator
block|,
name|Operand_soffset_rtoa
block|}
block|,
block|{
literal|"uimm16x4"
block|,
literal|7
block|,
operator|-
literal|1
block|,
literal|0
block|,
name|XTENSA_OPERAND_IS_PCRELATIVE
block|,
name|Operand_uimm16x4_encode
block|,
name|Operand_uimm16x4_decode
block|,
name|Operand_uimm16x4_ator
block|,
name|Operand_uimm16x4_rtoa
block|}
block|,
block|{
literal|"immt"
block|,
literal|0
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
name|Operand_immt_encode
block|,
name|Operand_immt_decode
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"imms"
block|,
literal|5
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
name|Operand_imms_encode
block|,
name|Operand_imms_decode
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"t"
block|,
literal|0
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"bbi4"
block|,
literal|1
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"bbi"
block|,
literal|2
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"imm12"
block|,
literal|3
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"imm8"
block|,
literal|4
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"s"
block|,
literal|5
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"imm12b"
block|,
literal|6
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"imm16"
block|,
literal|7
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"m"
block|,
literal|8
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"n"
block|,
literal|9
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"offset"
block|,
literal|10
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"op0"
block|,
literal|11
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"op1"
block|,
literal|12
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"op2"
block|,
literal|13
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r"
block|,
literal|14
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"sa4"
block|,
literal|15
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"sae4"
block|,
literal|16
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"sae"
block|,
literal|17
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"sal"
block|,
literal|18
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"sargt"
block|,
literal|19
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"sas4"
block|,
literal|20
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"sas"
block|,
literal|21
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"sr"
block|,
literal|22
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"st"
block|,
literal|23
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"thi3"
block|,
literal|24
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"imm4"
block|,
literal|25
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mn"
block|,
literal|26
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"i"
block|,
literal|27
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"imm6lo"
block|,
literal|28
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"imm6hi"
block|,
literal|29
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"imm7lo"
block|,
literal|30
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"imm7hi"
block|,
literal|31
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"z"
block|,
literal|32
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"imm6"
block|,
literal|33
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"imm7"
block|,
literal|34
block|,
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_escape
end_escape

begin_comment
comment|/* Iclass table.  */
end_comment

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rfe_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'m'
block|}
block|,
block|{
block|{
name|STATE_EPC1
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rfde_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_DEPC
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_call12_args
index|[]
init|=
block|{
block|{
block|{
literal|0
comment|/* soffsetx4 */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|10
comment|/* ar12 */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_call12_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSCALLINC
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_call8_args
index|[]
init|=
block|{
block|{
block|{
literal|0
comment|/* soffsetx4 */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|9
comment|/* ar8 */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_call8_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSCALLINC
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_call4_args
index|[]
init|=
block|{
block|{
block|{
literal|0
comment|/* soffsetx4 */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|8
comment|/* ar4 */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_call4_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSCALLINC
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_callx12_args
index|[]
init|=
block|{
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|10
comment|/* ar12 */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_callx12_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSCALLINC
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_callx8_args
index|[]
init|=
block|{
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|9
comment|/* ar8 */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_callx8_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSCALLINC
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_callx4_args
index|[]
init|=
block|{
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|8
comment|/* ar4 */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_callx4_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSCALLINC
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_entry_args
index|[]
init|=
block|{
block|{
block|{
literal|11
comment|/* ars_entry */
block|}
block|,
literal|'s'
block|}
block|,
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|1
comment|/* uimm12x8 */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_entry_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSCALLINC
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSWOE
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_WindowBase
block|}
block|,
literal|'m'
block|}
block|,
block|{
block|{
name|STATE_WindowStart
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_movsp_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_movsp_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_WindowBase
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_WindowStart
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rotw_args
index|[]
init|=
block|{
block|{
block|{
literal|2
comment|/* simm4 */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rotw_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_WindowBase
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_retw_args
index|[]
init|=
block|{
block|{
block|{
literal|5
comment|/* *ars_invisible */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_retw_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_WindowBase
block|}
block|,
literal|'m'
block|}
block|,
block|{
block|{
name|STATE_WindowStart
block|}
block|,
literal|'m'
block|}
block|,
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSWOE
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rfwou_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_EPC1
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'m'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_WindowBase
block|}
block|,
literal|'m'
block|}
block|,
block|{
block|{
name|STATE_WindowStart
block|}
block|,
literal|'m'
block|}
block|,
block|{
block|{
name|STATE_PSOWB
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_l32e_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|12
comment|/* immrx4 */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_l32e_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_s32e_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|12
comment|/* immrx4 */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_s32e_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_windowbase_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_windowbase_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_WindowBase
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_windowbase_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_windowbase_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_WindowBase
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_windowbase_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_windowbase_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_WindowBase
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_windowstart_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_windowstart_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_WindowStart
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_windowstart_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_windowstart_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_WindowStart
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_windowstart_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_windowstart_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_WindowStart
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_add_n_args
index|[]
init|=
block|{
block|{
block|{
literal|3
comment|/* arr */
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_addi_n_args
index|[]
init|=
block|{
block|{
block|{
literal|3
comment|/* arr */
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|16
comment|/* ai4const */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_bz6_args
index|[]
init|=
block|{
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|15
comment|/* uimm6 */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_loadi4_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|13
comment|/* lsi4x4 */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_mov_n_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_movi_n_args
index|[]
init|=
block|{
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
literal|14
comment|/* simm7 */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_retn_args
index|[]
init|=
block|{
block|{
block|{
literal|5
comment|/* *ars_invisible */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_storei4_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|13
comment|/* lsi4x4 */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_addi_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|23
comment|/* simm8 */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_addmi_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|24
comment|/* simm8x256 */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_addsub_args
index|[]
init|=
block|{
block|{
block|{
literal|3
comment|/* arr */
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_bit_args
index|[]
init|=
block|{
block|{
block|{
literal|3
comment|/* arr */
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_bsi8_args
index|[]
init|=
block|{
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|17
comment|/* b4const */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|28
comment|/* label8 */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_bsi8b_args
index|[]
init|=
block|{
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|37
comment|/* bbi */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|28
comment|/* label8 */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_bsi8u_args
index|[]
init|=
block|{
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|18
comment|/* b4constu */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|28
comment|/* label8 */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_bst8_args
index|[]
init|=
block|{
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|28
comment|/* label8 */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_bsz12_args
index|[]
init|=
block|{
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|30
comment|/* label12 */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_call0_args
index|[]
init|=
block|{
block|{
block|{
literal|0
comment|/* soffsetx4 */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|7
comment|/* ar0 */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_callx0_args
index|[]
init|=
block|{
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|7
comment|/* ar0 */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_exti_args
index|[]
init|=
block|{
block|{
block|{
literal|3
comment|/* arr */
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|52
comment|/* sae */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|27
comment|/* op2p1 */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_jump_args
index|[]
init|=
block|{
block|{
block|{
literal|31
comment|/* soffset */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_jumpx_args
index|[]
init|=
block|{
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_l16ui_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|20
comment|/* uimm8x2 */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_l16si_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|20
comment|/* uimm8x2 */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_l32i_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|21
comment|/* uimm8x4 */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_l32r_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
literal|32
comment|/* uimm16x4 */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_l32r_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_LITBADDR
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_LITBEN
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_l8i_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|19
comment|/* uimm8 */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_loop_args
index|[]
init|=
block|{
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|29
comment|/* ulabel8 */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_loop_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_LBEG
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_LEND
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_LCOUNT
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_loopz_args
index|[]
init|=
block|{
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|29
comment|/* ulabel8 */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_loopz_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_LBEG
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_LEND
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_LCOUNT
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_movi_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
literal|25
comment|/* simm12b */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_movz_args
index|[]
init|=
block|{
block|{
block|{
literal|3
comment|/* arr */
block|}
block|,
literal|'m'
block|}
block|,
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_neg_args
index|[]
init|=
block|{
block|{
block|{
literal|3
comment|/* arr */
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_return_args
index|[]
init|=
block|{
block|{
block|{
literal|5
comment|/* *ars_invisible */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_s16i_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|20
comment|/* uimm8x2 */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_s32i_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|21
comment|/* uimm8x4 */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_s8i_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|19
comment|/* uimm8 */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_sar_args
index|[]
init|=
block|{
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_sar_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_SAR
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_sari_args
index|[]
init|=
block|{
block|{
block|{
literal|56
comment|/* sas */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_sari_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_SAR
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_shifts_args
index|[]
init|=
block|{
block|{
block|{
literal|3
comment|/* arr */
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_shifts_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_SAR
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_shiftst_args
index|[]
init|=
block|{
block|{
block|{
literal|3
comment|/* arr */
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_shiftst_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_SAR
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_shiftt_args
index|[]
init|=
block|{
block|{
block|{
literal|3
comment|/* arr */
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_shiftt_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_SAR
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_slli_args
index|[]
init|=
block|{
block|{
block|{
literal|3
comment|/* arr */
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|26
comment|/* msalp32 */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_srai_args
index|[]
init|=
block|{
block|{
block|{
literal|3
comment|/* arr */
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|54
comment|/* sargt */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_srli_args
index|[]
init|=
block|{
block|{
block|{
literal|3
comment|/* arr */
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|40
comment|/* s */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_sync_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_XTSYNC
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsil_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
literal|40
comment|/* s */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsil_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSWOE
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSCALLINC
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSOWB
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSUM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSINTLEVEL
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_lend_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_lend_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_LEND
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_lend_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_lend_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_LEND
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_lend_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_lend_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_LEND
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_lcount_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_lcount_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_LCOUNT
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_lcount_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_lcount_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_XTSYNC
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_LCOUNT
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_lcount_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_lcount_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_XTSYNC
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_LCOUNT
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_lbeg_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_lbeg_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_LBEG
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_lbeg_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_lbeg_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_LBEG
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_lbeg_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_lbeg_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_LBEG
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_sar_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_sar_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_SAR
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_sar_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_sar_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_SAR
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_XTSYNC
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_sar_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_sar_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_SAR
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_litbase_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_litbase_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_LITBADDR
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_LITBEN
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_litbase_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_litbase_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_LITBADDR
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_LITBEN
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_litbase_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_litbase_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_LITBADDR
block|}
block|,
literal|'m'
block|}
block|,
block|{
block|{
name|STATE_LITBEN
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_176_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_176_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_208_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_208_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_ps_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_ps_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSWOE
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSCALLINC
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSOWB
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSUM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSINTLEVEL
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_ps_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_ps_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSWOE
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_PSCALLINC
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_PSOWB
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'m'
block|}
block|,
block|{
block|{
name|STATE_PSUM
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'m'
block|}
block|,
block|{
block|{
name|STATE_PSINTLEVEL
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_ps_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_ps_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSWOE
block|}
block|,
literal|'m'
block|}
block|,
block|{
block|{
name|STATE_PSCALLINC
block|}
block|,
literal|'m'
block|}
block|,
block|{
block|{
name|STATE_PSOWB
block|}
block|,
literal|'m'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'m'
block|}
block|,
block|{
block|{
name|STATE_PSUM
block|}
block|,
literal|'m'
block|}
block|,
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'m'
block|}
block|,
block|{
block|{
name|STATE_PSINTLEVEL
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_epc1_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_epc1_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EPC1
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_epc1_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_epc1_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EPC1
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_epc1_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_epc1_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EPC1
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_excsave1_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_excsave1_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EXCSAVE1
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_excsave1_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_excsave1_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EXCSAVE1
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_excsave1_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_excsave1_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EXCSAVE1
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_epc2_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_epc2_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EPC2
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_epc2_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_epc2_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EPC2
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_epc2_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_epc2_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EPC2
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_excsave2_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_excsave2_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EXCSAVE2
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_excsave2_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_excsave2_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EXCSAVE2
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_excsave2_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_excsave2_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EXCSAVE2
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_epc3_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_epc3_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EPC3
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_epc3_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_epc3_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EPC3
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_epc3_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_epc3_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EPC3
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_excsave3_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_excsave3_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EXCSAVE3
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_excsave3_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_excsave3_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EXCSAVE3
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_excsave3_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_excsave3_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EXCSAVE3
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_epc4_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_epc4_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EPC4
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_epc4_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_epc4_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EPC4
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_epc4_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_epc4_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EPC4
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_excsave4_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_excsave4_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EXCSAVE4
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_excsave4_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_excsave4_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EXCSAVE4
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_excsave4_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_excsave4_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EXCSAVE4
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_eps2_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_eps2_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EPS2
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_eps2_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_eps2_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EPS2
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_eps2_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_eps2_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EPS2
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_eps3_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_eps3_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EPS3
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_eps3_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_eps3_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EPS3
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_eps3_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_eps3_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EPS3
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_eps4_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_eps4_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EPS4
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_eps4_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_eps4_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EPS4
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_eps4_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_eps4_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EPS4
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_excvaddr_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_excvaddr_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EXCVADDR
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_excvaddr_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_excvaddr_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EXCVADDR
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_excvaddr_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_excvaddr_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EXCVADDR
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_depc_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_depc_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_DEPC
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_depc_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_depc_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_DEPC
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_depc_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_depc_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_DEPC
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_exccause_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_exccause_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EXCCAUSE
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_XTSYNC
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_exccause_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_exccause_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EXCCAUSE
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_exccause_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_exccause_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EXCCAUSE
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_misc0_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_misc0_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_MISC0
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_misc0_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_misc0_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_MISC0
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_misc0_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_misc0_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_MISC0
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_misc1_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_misc1_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_MISC1
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_misc1_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_misc1_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_MISC1
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_misc1_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_misc1_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_MISC1
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_prid_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_prid_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rfi_args
index|[]
init|=
block|{
block|{
block|{
literal|40
comment|/* s */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rfi_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSWOE
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_PSCALLINC
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_PSOWB
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'m'
block|}
block|,
block|{
block|{
name|STATE_PSUM
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'m'
block|}
block|,
block|{
block|{
name|STATE_PSINTLEVEL
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_EPC1
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EPC2
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EPC3
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EPC4
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EPS2
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EPS3
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EPS4
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_InOCDMode
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wait_args
index|[]
init|=
block|{
block|{
block|{
literal|40
comment|/* s */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wait_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSINTLEVEL
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_interrupt_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_interrupt_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_INTERRUPT
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_intset_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_intset_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_XTSYNC
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_INTERRUPT
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_intclear_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_intclear_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_XTSYNC
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_INTERRUPT
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_intenable_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_intenable_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_INTENABLE
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_intenable_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_intenable_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_INTENABLE
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_intenable_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_intenable_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_INTENABLE
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_break_args
index|[]
init|=
block|{
block|{
block|{
literal|34
comment|/* imms */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|33
comment|/* immt */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_break_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSINTLEVEL
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_break_n_args
index|[]
init|=
block|{
block|{
block|{
literal|34
comment|/* imms */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_break_n_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSINTLEVEL
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_dbreaka0_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_dbreaka0_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_DBREAKA0
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_dbreaka0_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_dbreaka0_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_DBREAKA0
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_XTSYNC
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_dbreaka0_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_dbreaka0_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_DBREAKA0
block|}
block|,
literal|'m'
block|}
block|,
block|{
block|{
name|STATE_XTSYNC
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_dbreakc0_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_dbreakc0_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_DBREAKC0
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_dbreakc0_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_dbreakc0_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_DBREAKC0
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_XTSYNC
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_dbreakc0_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_dbreakc0_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_DBREAKC0
block|}
block|,
literal|'m'
block|}
block|,
block|{
block|{
name|STATE_XTSYNC
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_dbreaka1_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_dbreaka1_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_DBREAKA1
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_dbreaka1_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_dbreaka1_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_DBREAKA1
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_XTSYNC
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_dbreaka1_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_dbreaka1_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_DBREAKA1
block|}
block|,
literal|'m'
block|}
block|,
block|{
block|{
name|STATE_XTSYNC
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_dbreakc1_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_dbreakc1_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_DBREAKC1
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_dbreakc1_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_dbreakc1_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_DBREAKC1
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_XTSYNC
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_dbreakc1_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_dbreakc1_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_DBREAKC1
block|}
block|,
literal|'m'
block|}
block|,
block|{
block|{
name|STATE_XTSYNC
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_ibreaka0_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_ibreaka0_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_IBREAKA0
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_ibreaka0_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_ibreaka0_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_IBREAKA0
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_ibreaka0_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_ibreaka0_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_IBREAKA0
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_ibreaka1_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_ibreaka1_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_IBREAKA1
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_ibreaka1_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_ibreaka1_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_IBREAKA1
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_ibreaka1_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_ibreaka1_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_IBREAKA1
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_ibreakenable_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_ibreakenable_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_IBREAKENABLE
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_ibreakenable_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_ibreakenable_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_IBREAKENABLE
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_ibreakenable_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_ibreakenable_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_IBREAKENABLE
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_debugcause_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_debugcause_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_DEBUGCAUSE
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_DBNUM
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_debugcause_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_debugcause_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_DEBUGCAUSE
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_DBNUM
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_debugcause_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_debugcause_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_DEBUGCAUSE
block|}
block|,
literal|'m'
block|}
block|,
block|{
block|{
name|STATE_DBNUM
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_icount_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_icount_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_ICOUNT
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_icount_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_icount_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_XTSYNC
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_ICOUNT
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_icount_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_icount_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_XTSYNC
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_ICOUNT
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_icountlevel_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_icountlevel_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_ICOUNTLEVEL
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_icountlevel_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_icountlevel_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_ICOUNTLEVEL
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_icountlevel_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_icountlevel_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_ICOUNTLEVEL
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_ddr_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_ddr_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_DDR
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_ddr_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_ddr_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_XTSYNC
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_DDR
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_ddr_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_ddr_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_XTSYNC
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_DDR
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rfdo_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_InOCDMode
block|}
block|,
literal|'m'
block|}
block|,
block|{
block|{
name|STATE_EPC4
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSWOE
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_PSCALLINC
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_PSOWB
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_PSUM
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_PSINTLEVEL
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_EPS4
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rfdd_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_InOCDMode
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_ccount_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_ccount_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_CCOUNT
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_ccount_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_ccount_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_XTSYNC
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_CCOUNT
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_ccount_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_ccount_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_XTSYNC
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_CCOUNT
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_ccompare0_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_ccompare0_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_CCOMPARE0
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_ccompare0_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_ccompare0_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_CCOMPARE0
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_INTERRUPT
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_ccompare0_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_ccompare0_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_CCOMPARE0
block|}
block|,
literal|'m'
block|}
block|,
block|{
block|{
name|STATE_INTERRUPT
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_ccompare1_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_ccompare1_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_CCOMPARE1
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_ccompare1_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_ccompare1_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_CCOMPARE1
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_INTERRUPT
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_ccompare1_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_ccompare1_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_CCOMPARE1
block|}
block|,
literal|'m'
block|}
block|,
block|{
block|{
name|STATE_INTERRUPT
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_ccompare2_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_ccompare2_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_CCOMPARE2
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_ccompare2_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_ccompare2_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_CCOMPARE2
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_INTERRUPT
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_ccompare2_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_ccompare2_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_CCOMPARE2
block|}
block|,
literal|'m'
block|}
block|,
block|{
block|{
name|STATE_INTERRUPT
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_icache_args
index|[]
init|=
block|{
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|21
comment|/* uimm8x4 */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_icache_inv_args
index|[]
init|=
block|{
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|21
comment|/* uimm8x4 */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_icache_inv_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_licx_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_licx_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_sicx_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_sicx_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_dcache_args
index|[]
init|=
block|{
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|21
comment|/* uimm8x4 */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_dcache_ind_args
index|[]
init|=
block|{
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|22
comment|/* uimm4x16 */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_dcache_ind_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_dcache_inv_args
index|[]
init|=
block|{
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|21
comment|/* uimm8x4 */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_dcache_inv_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_dpf_args
index|[]
init|=
block|{
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|21
comment|/* uimm8x4 */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_sdct_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_sdct_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_ldct_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_ldct_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_ptevaddr_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_ptevaddr_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PTBASE
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_XTSYNC
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_ptevaddr_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_ptevaddr_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PTBASE
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EXCVADDR
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_ptevaddr_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_ptevaddr_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PTBASE
block|}
block|,
literal|'m'
block|}
block|,
block|{
block|{
name|STATE_EXCVADDR
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_XTSYNC
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_rasid_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_rasid_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_ASID3
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_ASID2
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_ASID1
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_rasid_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_rasid_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_XTSYNC
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_ASID3
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_ASID2
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_ASID1
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_rasid_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_rasid_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_XTSYNC
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_ASID3
block|}
block|,
literal|'m'
block|}
block|,
block|{
block|{
name|STATE_ASID2
block|}
block|,
literal|'m'
block|}
block|,
block|{
block|{
name|STATE_ASID1
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_itlbcfg_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_itlbcfg_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_INSTPGSZID4
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_itlbcfg_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_itlbcfg_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_XTSYNC
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_INSTPGSZID4
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_itlbcfg_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_itlbcfg_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_XTSYNC
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_INSTPGSZID4
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_dtlbcfg_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rsr_dtlbcfg_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_DATAPGSZID4
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_dtlbcfg_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wsr_dtlbcfg_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_XTSYNC
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_DATAPGSZID4
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_dtlbcfg_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_xsr_dtlbcfg_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_XTSYNC
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_DATAPGSZID4
block|}
block|,
literal|'m'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_idtlb_args
index|[]
init|=
block|{
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_idtlb_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_XTSYNC
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rdtlb_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_rdtlb_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wdtlb_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_wdtlb_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_XTSYNC
block|}
block|,
literal|'o'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_iitlb_args
index|[]
init|=
block|{
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_iitlb_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_ritlb_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_ritlb_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_witlb_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_witlb_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PSEXCM
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_PSRING
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_ldpte_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_PTBASE
block|}
block|,
literal|'i'
block|}
block|,
block|{
block|{
name|STATE_EXCVADDR
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_hwwitlba_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_EXCVADDR
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_hwwdtlba_stateArgs
index|[]
init|=
block|{
block|{
block|{
name|STATE_EXCVADDR
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_arg_internal
name|Iclass_xt_iclass_nsa_args
index|[]
init|=
block|{
block|{
block|{
literal|6
comment|/* art */
block|}
block|,
literal|'o'
block|}
block|,
block|{
block|{
literal|4
comment|/* ars */
block|}
block|,
literal|'i'
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_iclass_internal
name|iclasses
index|[]
init|=
block|{
block|{
literal|0
block|,
literal|0
comment|/* xt_iclass_excw */
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
comment|/* xt_iclass_rfe */
block|,
literal|3
block|,
name|Iclass_xt_iclass_rfe_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
comment|/* xt_iclass_rfde */
block|,
literal|3
block|,
name|Iclass_xt_iclass_rfde_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
comment|/* xt_iclass_syscall */
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
comment|/* xt_iclass_simcall */
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|2
block|,
name|Iclass_xt_iclass_call12_args
block|,
literal|1
block|,
name|Iclass_xt_iclass_call12_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|2
block|,
name|Iclass_xt_iclass_call8_args
block|,
literal|1
block|,
name|Iclass_xt_iclass_call8_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|2
block|,
name|Iclass_xt_iclass_call4_args
block|,
literal|1
block|,
name|Iclass_xt_iclass_call4_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|2
block|,
name|Iclass_xt_iclass_callx12_args
block|,
literal|1
block|,
name|Iclass_xt_iclass_callx12_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|2
block|,
name|Iclass_xt_iclass_callx8_args
block|,
literal|1
block|,
name|Iclass_xt_iclass_callx8_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|2
block|,
name|Iclass_xt_iclass_callx4_args
block|,
literal|1
block|,
name|Iclass_xt_iclass_callx4_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|3
block|,
name|Iclass_xt_iclass_entry_args
block|,
literal|5
block|,
name|Iclass_xt_iclass_entry_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|2
block|,
name|Iclass_xt_iclass_movsp_args
block|,
literal|2
block|,
name|Iclass_xt_iclass_movsp_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rotw_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_rotw_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_retw_args
block|,
literal|4
block|,
name|Iclass_xt_iclass_retw_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
comment|/* xt_iclass_rfwou */
block|,
literal|6
block|,
name|Iclass_xt_iclass_rfwou_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|3
block|,
name|Iclass_xt_iclass_l32e_args
block|,
literal|2
block|,
name|Iclass_xt_iclass_l32e_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|3
block|,
name|Iclass_xt_iclass_s32e_args
block|,
literal|2
block|,
name|Iclass_xt_iclass_s32e_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_windowbase_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_rsr_windowbase_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_windowbase_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_wsr_windowbase_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_windowbase_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_xsr_windowbase_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_windowstart_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_rsr_windowstart_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_windowstart_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_wsr_windowstart_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_windowstart_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_xsr_windowstart_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|3
block|,
name|Iclass_xt_iclass_add_n_args
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|3
block|,
name|Iclass_xt_iclass_addi_n_args
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|2
block|,
name|Iclass_xt_iclass_bz6_args
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
comment|/* xt_iclass_ill_n */
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|3
block|,
name|Iclass_xt_iclass_loadi4_args
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|2
block|,
name|Iclass_xt_iclass_mov_n_args
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|2
block|,
name|Iclass_xt_iclass_movi_n_args
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
comment|/* xt_iclass_nopn */
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_retn_args
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|3
block|,
name|Iclass_xt_iclass_storei4_args
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|3
block|,
name|Iclass_xt_iclass_addi_args
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|3
block|,
name|Iclass_xt_iclass_addmi_args
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|3
block|,
name|Iclass_xt_iclass_addsub_args
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|3
block|,
name|Iclass_xt_iclass_bit_args
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|3
block|,
name|Iclass_xt_iclass_bsi8_args
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|3
block|,
name|Iclass_xt_iclass_bsi8b_args
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|3
block|,
name|Iclass_xt_iclass_bsi8u_args
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|3
block|,
name|Iclass_xt_iclass_bst8_args
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|2
block|,
name|Iclass_xt_iclass_bsz12_args
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|2
block|,
name|Iclass_xt_iclass_call0_args
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|2
block|,
name|Iclass_xt_iclass_callx0_args
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|4
block|,
name|Iclass_xt_iclass_exti_args
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
comment|/* xt_iclass_ill */
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_jump_args
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_jumpx_args
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|3
block|,
name|Iclass_xt_iclass_l16ui_args
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|3
block|,
name|Iclass_xt_iclass_l16si_args
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|3
block|,
name|Iclass_xt_iclass_l32i_args
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|2
block|,
name|Iclass_xt_iclass_l32r_args
block|,
literal|2
block|,
name|Iclass_xt_iclass_l32r_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|3
block|,
name|Iclass_xt_iclass_l8i_args
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|2
block|,
name|Iclass_xt_iclass_loop_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_loop_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|2
block|,
name|Iclass_xt_iclass_loopz_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_loopz_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|2
block|,
name|Iclass_xt_iclass_movi_args
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|3
block|,
name|Iclass_xt_iclass_movz_args
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|2
block|,
name|Iclass_xt_iclass_neg_args
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
comment|/* xt_iclass_nop */
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_return_args
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|3
block|,
name|Iclass_xt_iclass_s16i_args
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|3
block|,
name|Iclass_xt_iclass_s32i_args
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|3
block|,
name|Iclass_xt_iclass_s8i_args
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_sar_args
block|,
literal|1
block|,
name|Iclass_xt_iclass_sar_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_sari_args
block|,
literal|1
block|,
name|Iclass_xt_iclass_sari_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|2
block|,
name|Iclass_xt_iclass_shifts_args
block|,
literal|1
block|,
name|Iclass_xt_iclass_shifts_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|3
block|,
name|Iclass_xt_iclass_shiftst_args
block|,
literal|1
block|,
name|Iclass_xt_iclass_shiftst_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|2
block|,
name|Iclass_xt_iclass_shiftt_args
block|,
literal|1
block|,
name|Iclass_xt_iclass_shiftt_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|3
block|,
name|Iclass_xt_iclass_slli_args
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|3
block|,
name|Iclass_xt_iclass_srai_args
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|3
block|,
name|Iclass_xt_iclass_srli_args
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
comment|/* xt_iclass_memw */
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
comment|/* xt_iclass_extw */
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
comment|/* xt_iclass_isync */
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
comment|/* xt_iclass_sync */
block|,
literal|1
block|,
name|Iclass_xt_iclass_sync_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|2
block|,
name|Iclass_xt_iclass_rsil_args
block|,
literal|7
block|,
name|Iclass_xt_iclass_rsil_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_lend_args
block|,
literal|1
block|,
name|Iclass_xt_iclass_rsr_lend_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_lend_args
block|,
literal|1
block|,
name|Iclass_xt_iclass_wsr_lend_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_lend_args
block|,
literal|1
block|,
name|Iclass_xt_iclass_xsr_lend_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_lcount_args
block|,
literal|1
block|,
name|Iclass_xt_iclass_rsr_lcount_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_lcount_args
block|,
literal|2
block|,
name|Iclass_xt_iclass_wsr_lcount_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_lcount_args
block|,
literal|2
block|,
name|Iclass_xt_iclass_xsr_lcount_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_lbeg_args
block|,
literal|1
block|,
name|Iclass_xt_iclass_rsr_lbeg_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_lbeg_args
block|,
literal|1
block|,
name|Iclass_xt_iclass_wsr_lbeg_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_lbeg_args
block|,
literal|1
block|,
name|Iclass_xt_iclass_xsr_lbeg_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_sar_args
block|,
literal|1
block|,
name|Iclass_xt_iclass_rsr_sar_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_sar_args
block|,
literal|2
block|,
name|Iclass_xt_iclass_wsr_sar_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_sar_args
block|,
literal|1
block|,
name|Iclass_xt_iclass_xsr_sar_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_litbase_args
block|,
literal|2
block|,
name|Iclass_xt_iclass_rsr_litbase_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_litbase_args
block|,
literal|2
block|,
name|Iclass_xt_iclass_wsr_litbase_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_litbase_args
block|,
literal|2
block|,
name|Iclass_xt_iclass_xsr_litbase_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_176_args
block|,
literal|2
block|,
name|Iclass_xt_iclass_rsr_176_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_208_args
block|,
literal|2
block|,
name|Iclass_xt_iclass_rsr_208_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_ps_args
block|,
literal|7
block|,
name|Iclass_xt_iclass_rsr_ps_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_ps_args
block|,
literal|7
block|,
name|Iclass_xt_iclass_wsr_ps_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_ps_args
block|,
literal|7
block|,
name|Iclass_xt_iclass_xsr_ps_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_epc1_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_rsr_epc1_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_epc1_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_wsr_epc1_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_epc1_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_xsr_epc1_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_excsave1_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_rsr_excsave1_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_excsave1_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_wsr_excsave1_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_excsave1_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_xsr_excsave1_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_epc2_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_rsr_epc2_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_epc2_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_wsr_epc2_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_epc2_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_xsr_epc2_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_excsave2_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_rsr_excsave2_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_excsave2_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_wsr_excsave2_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_excsave2_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_xsr_excsave2_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_epc3_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_rsr_epc3_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_epc3_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_wsr_epc3_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_epc3_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_xsr_epc3_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_excsave3_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_rsr_excsave3_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_excsave3_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_wsr_excsave3_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_excsave3_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_xsr_excsave3_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_epc4_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_rsr_epc4_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_epc4_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_wsr_epc4_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_epc4_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_xsr_epc4_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_excsave4_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_rsr_excsave4_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_excsave4_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_wsr_excsave4_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_excsave4_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_xsr_excsave4_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_eps2_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_rsr_eps2_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_eps2_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_wsr_eps2_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_eps2_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_xsr_eps2_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_eps3_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_rsr_eps3_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_eps3_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_wsr_eps3_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_eps3_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_xsr_eps3_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_eps4_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_rsr_eps4_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_eps4_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_wsr_eps4_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_eps4_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_xsr_eps4_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_excvaddr_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_rsr_excvaddr_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_excvaddr_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_wsr_excvaddr_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_excvaddr_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_xsr_excvaddr_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_depc_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_rsr_depc_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_depc_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_wsr_depc_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_depc_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_xsr_depc_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_exccause_args
block|,
literal|4
block|,
name|Iclass_xt_iclass_rsr_exccause_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_exccause_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_wsr_exccause_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_exccause_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_xsr_exccause_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_misc0_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_rsr_misc0_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_misc0_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_wsr_misc0_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_misc0_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_xsr_misc0_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_misc1_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_rsr_misc1_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_misc1_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_wsr_misc1_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_misc1_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_xsr_misc1_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_prid_args
block|,
literal|2
block|,
name|Iclass_xt_iclass_rsr_prid_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rfi_args
block|,
literal|15
block|,
name|Iclass_xt_iclass_rfi_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wait_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_wait_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_interrupt_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_rsr_interrupt_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_intset_args
block|,
literal|4
block|,
name|Iclass_xt_iclass_wsr_intset_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_intclear_args
block|,
literal|4
block|,
name|Iclass_xt_iclass_wsr_intclear_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_intenable_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_rsr_intenable_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_intenable_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_wsr_intenable_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_intenable_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_xsr_intenable_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|2
block|,
name|Iclass_xt_iclass_break_args
block|,
literal|2
block|,
name|Iclass_xt_iclass_break_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_break_n_args
block|,
literal|2
block|,
name|Iclass_xt_iclass_break_n_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_dbreaka0_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_rsr_dbreaka0_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_dbreaka0_args
block|,
literal|4
block|,
name|Iclass_xt_iclass_wsr_dbreaka0_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_dbreaka0_args
block|,
literal|4
block|,
name|Iclass_xt_iclass_xsr_dbreaka0_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_dbreakc0_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_rsr_dbreakc0_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_dbreakc0_args
block|,
literal|4
block|,
name|Iclass_xt_iclass_wsr_dbreakc0_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_dbreakc0_args
block|,
literal|4
block|,
name|Iclass_xt_iclass_xsr_dbreakc0_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_dbreaka1_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_rsr_dbreaka1_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_dbreaka1_args
block|,
literal|4
block|,
name|Iclass_xt_iclass_wsr_dbreaka1_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_dbreaka1_args
block|,
literal|4
block|,
name|Iclass_xt_iclass_xsr_dbreaka1_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_dbreakc1_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_rsr_dbreakc1_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_dbreakc1_args
block|,
literal|4
block|,
name|Iclass_xt_iclass_wsr_dbreakc1_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_dbreakc1_args
block|,
literal|4
block|,
name|Iclass_xt_iclass_xsr_dbreakc1_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_ibreaka0_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_rsr_ibreaka0_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_ibreaka0_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_wsr_ibreaka0_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_ibreaka0_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_xsr_ibreaka0_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_ibreaka1_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_rsr_ibreaka1_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_ibreaka1_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_wsr_ibreaka1_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_ibreaka1_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_xsr_ibreaka1_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_ibreakenable_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_rsr_ibreakenable_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_ibreakenable_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_wsr_ibreakenable_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_ibreakenable_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_xsr_ibreakenable_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_debugcause_args
block|,
literal|4
block|,
name|Iclass_xt_iclass_rsr_debugcause_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_debugcause_args
block|,
literal|4
block|,
name|Iclass_xt_iclass_wsr_debugcause_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_debugcause_args
block|,
literal|4
block|,
name|Iclass_xt_iclass_xsr_debugcause_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_icount_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_rsr_icount_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_icount_args
block|,
literal|4
block|,
name|Iclass_xt_iclass_wsr_icount_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_icount_args
block|,
literal|4
block|,
name|Iclass_xt_iclass_xsr_icount_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_icountlevel_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_rsr_icountlevel_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_icountlevel_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_wsr_icountlevel_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_icountlevel_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_xsr_icountlevel_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_ddr_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_rsr_ddr_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_ddr_args
block|,
literal|4
block|,
name|Iclass_xt_iclass_wsr_ddr_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_ddr_args
block|,
literal|4
block|,
name|Iclass_xt_iclass_xsr_ddr_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
comment|/* xt_iclass_rfdo */
block|,
literal|10
block|,
name|Iclass_xt_iclass_rfdo_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
comment|/* xt_iclass_rfdd */
block|,
literal|1
block|,
name|Iclass_xt_iclass_rfdd_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_ccount_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_rsr_ccount_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_ccount_args
block|,
literal|4
block|,
name|Iclass_xt_iclass_wsr_ccount_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_ccount_args
block|,
literal|4
block|,
name|Iclass_xt_iclass_xsr_ccount_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_ccompare0_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_rsr_ccompare0_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_ccompare0_args
block|,
literal|4
block|,
name|Iclass_xt_iclass_wsr_ccompare0_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_ccompare0_args
block|,
literal|4
block|,
name|Iclass_xt_iclass_xsr_ccompare0_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_ccompare1_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_rsr_ccompare1_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_ccompare1_args
block|,
literal|4
block|,
name|Iclass_xt_iclass_wsr_ccompare1_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_ccompare1_args
block|,
literal|4
block|,
name|Iclass_xt_iclass_xsr_ccompare1_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_ccompare2_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_rsr_ccompare2_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_ccompare2_args
block|,
literal|4
block|,
name|Iclass_xt_iclass_wsr_ccompare2_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_ccompare2_args
block|,
literal|4
block|,
name|Iclass_xt_iclass_xsr_ccompare2_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|2
block|,
name|Iclass_xt_iclass_icache_args
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|2
block|,
name|Iclass_xt_iclass_icache_inv_args
block|,
literal|2
block|,
name|Iclass_xt_iclass_icache_inv_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|2
block|,
name|Iclass_xt_iclass_licx_args
block|,
literal|2
block|,
name|Iclass_xt_iclass_licx_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|2
block|,
name|Iclass_xt_iclass_sicx_args
block|,
literal|2
block|,
name|Iclass_xt_iclass_sicx_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|2
block|,
name|Iclass_xt_iclass_dcache_args
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|2
block|,
name|Iclass_xt_iclass_dcache_ind_args
block|,
literal|2
block|,
name|Iclass_xt_iclass_dcache_ind_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|2
block|,
name|Iclass_xt_iclass_dcache_inv_args
block|,
literal|2
block|,
name|Iclass_xt_iclass_dcache_inv_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|2
block|,
name|Iclass_xt_iclass_dpf_args
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|2
block|,
name|Iclass_xt_iclass_sdct_args
block|,
literal|2
block|,
name|Iclass_xt_iclass_sdct_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|2
block|,
name|Iclass_xt_iclass_ldct_args
block|,
literal|2
block|,
name|Iclass_xt_iclass_ldct_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_ptevaddr_args
block|,
literal|4
block|,
name|Iclass_xt_iclass_wsr_ptevaddr_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_ptevaddr_args
block|,
literal|4
block|,
name|Iclass_xt_iclass_rsr_ptevaddr_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_ptevaddr_args
block|,
literal|5
block|,
name|Iclass_xt_iclass_xsr_ptevaddr_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_rasid_args
block|,
literal|5
block|,
name|Iclass_xt_iclass_rsr_rasid_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_rasid_args
block|,
literal|6
block|,
name|Iclass_xt_iclass_wsr_rasid_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_rasid_args
block|,
literal|6
block|,
name|Iclass_xt_iclass_xsr_rasid_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_itlbcfg_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_rsr_itlbcfg_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_itlbcfg_args
block|,
literal|4
block|,
name|Iclass_xt_iclass_wsr_itlbcfg_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_itlbcfg_args
block|,
literal|4
block|,
name|Iclass_xt_iclass_xsr_itlbcfg_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_rsr_dtlbcfg_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_rsr_dtlbcfg_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_wsr_dtlbcfg_args
block|,
literal|4
block|,
name|Iclass_xt_iclass_wsr_dtlbcfg_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_xsr_dtlbcfg_args
block|,
literal|4
block|,
name|Iclass_xt_iclass_xsr_dtlbcfg_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_idtlb_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_idtlb_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|2
block|,
name|Iclass_xt_iclass_rdtlb_args
block|,
literal|2
block|,
name|Iclass_xt_iclass_rdtlb_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|2
block|,
name|Iclass_xt_iclass_wdtlb_args
block|,
literal|3
block|,
name|Iclass_xt_iclass_wdtlb_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1
block|,
name|Iclass_xt_iclass_iitlb_args
block|,
literal|2
block|,
name|Iclass_xt_iclass_iitlb_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|2
block|,
name|Iclass_xt_iclass_ritlb_args
block|,
literal|2
block|,
name|Iclass_xt_iclass_ritlb_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|2
block|,
name|Iclass_xt_iclass_witlb_args
block|,
literal|2
block|,
name|Iclass_xt_iclass_witlb_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
comment|/* xt_iclass_ldpte */
block|,
literal|2
block|,
name|Iclass_xt_iclass_ldpte_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
comment|/* xt_iclass_hwwitlba */
block|,
literal|1
block|,
name|Iclass_xt_iclass_hwwitlba_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
comment|/* xt_iclass_hwwdtlba */
block|,
literal|1
block|,
name|Iclass_xt_iclass_hwwdtlba_stateArgs
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|2
block|,
name|Iclass_xt_iclass_nsa_args
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_escape
end_escape

begin_comment
comment|/*  Opcode encodings.  */
end_comment

begin_function
specifier|static
name|void
name|Opcode_excw_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x80200
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rfe_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x300
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rfde_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x2300
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_syscall_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x500
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_simcall_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x1500
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_call12_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x5c0000
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_call8_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x580000
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_call4_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x540000
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_callx12_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xf0000
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_callx8_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xb0000
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_callx4_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x70000
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_entry_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x6c0000
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_movsp_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x100
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rotw_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x804
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_retw_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x60000
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_retw_n_Slot_inst16b_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xd10f
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rfwo_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x4300
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rfwu_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x5300
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_l32e_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x90
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_s32e_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x94
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_windowbase_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x4830
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_windowbase_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x4831
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_windowbase_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x4816
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_windowstart_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x4930
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_windowstart_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x4931
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_windowstart_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x4916
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_add_n_Slot_inst16a_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xa000
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_addi_n_Slot_inst16a_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xb000
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_beqz_n_Slot_inst16b_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xc800
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_bnez_n_Slot_inst16b_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xcc00
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_ill_n_Slot_inst16b_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xd60f
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_l32i_n_Slot_inst16a_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x8000
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_mov_n_Slot_inst16b_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xd000
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_movi_n_Slot_inst16b_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xc000
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_nop_n_Slot_inst16b_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xd30f
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_ret_n_Slot_inst16b_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xd00f
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_s32i_n_Slot_inst16a_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x9000
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_addi_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x200c00
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_addmi_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x200d00
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_add_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x8
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_sub_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xc
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_addx2_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x9
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_addx4_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xa
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_addx8_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xb
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_subx2_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xd
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_subx4_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xe
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_subx8_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xf
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_and_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x1
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_or_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x2
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xor_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x3
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_beqi_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x680000
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_bnei_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x690000
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_bgei_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x6b0000
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_blti_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x6a0000
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_bbci_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x700600
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_bbsi_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x700e00
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_bgeui_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x6f0000
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_bltui_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x6e0000
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_beq_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x700100
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_bne_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x700900
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_bge_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x700a00
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_blt_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x700200
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_bgeu_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x700b00
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_bltu_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x700300
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_bany_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x700800
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_bnone_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x700000
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_ball_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x700400
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_bnall_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x700c00
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_bbc_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x700500
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_bbs_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x700d00
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_beqz_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x640000
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_bnez_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x650000
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_bgez_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x670000
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_bltz_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x660000
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_call0_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x500000
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_callx0_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x30000
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_extui_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x40
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_ill_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_j_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x600000
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_jx_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xa0000
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_l16ui_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x200100
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_l16si_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x200900
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_l32i_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x200200
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_l32r_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x100000
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_l8ui_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x200000
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_loop_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x6d0800
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_loopnez_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x6d0900
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_loopgtz_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x6d0a00
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_movi_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x200a00
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_moveqz_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x38
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_movnez_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x39
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_movltz_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x3a
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_movgez_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x3b
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_neg_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x6
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_abs_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x1006
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_nop_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xf0200
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_ret_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x20000
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_s16i_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x200500
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_s32i_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x200600
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_s8i_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x200400
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_ssr_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x4
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_ssl_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x104
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_ssa8l_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x204
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_ssa8b_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x304
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_ssai_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x404
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_sll_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x1a
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_src_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x18
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_srl_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x19
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_sra_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x1b
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_slli_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x10
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_srai_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x12
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_srli_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x14
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_memw_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xc0200
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_extw_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xd0200
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_isync_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x200
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsync_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x10200
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_esync_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x20200
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_dsync_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x30200
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsil_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x600
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_lend_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x130
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_lend_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x131
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_lend_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x116
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_lcount_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x230
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_lcount_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x231
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_lcount_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x216
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_lbeg_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x30
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_lbeg_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x31
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_lbeg_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x16
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_sar_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x330
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_sar_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x331
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_sar_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x316
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_litbase_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x530
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_litbase_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x531
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_litbase_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x516
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_176_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xb030
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_208_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xd030
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_ps_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xe630
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_ps_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xe631
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_ps_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xe616
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_epc1_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xb130
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_epc1_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xb131
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_epc1_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xb116
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_excsave1_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xd130
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_excsave1_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xd131
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_excsave1_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xd116
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_epc2_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xb230
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_epc2_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xb231
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_epc2_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xb216
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_excsave2_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xd230
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_excsave2_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xd231
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_excsave2_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xd216
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_epc3_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xb330
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_epc3_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xb331
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_epc3_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xb316
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_excsave3_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xd330
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_excsave3_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xd331
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_excsave3_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xd316
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_epc4_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xb430
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_epc4_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xb431
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_epc4_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xb416
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_excsave4_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xd430
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_excsave4_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xd431
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_excsave4_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xd416
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_eps2_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xc230
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_eps2_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xc231
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_eps2_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xc216
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_eps3_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xc330
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_eps3_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xc331
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_eps3_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xc316
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_eps4_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xc430
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_eps4_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xc431
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_eps4_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xc416
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_excvaddr_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xee30
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_excvaddr_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xee31
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_excvaddr_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xee16
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_depc_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xc030
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_depc_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xc031
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_depc_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xc016
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_exccause_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xe830
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_exccause_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xe831
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_exccause_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xe816
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_misc0_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xf430
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_misc0_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xf431
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_misc0_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xf416
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_misc1_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xf530
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_misc1_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xf531
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_misc1_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xf516
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_prid_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xeb30
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rfi_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x10300
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_waiti_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x700
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_interrupt_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xe230
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_intset_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xe231
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_intclear_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xe331
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_intenable_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xe430
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_intenable_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xe431
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_intenable_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xe416
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_break_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x400
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_break_n_Slot_inst16b_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xd20f
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_dbreaka0_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x9030
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_dbreaka0_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x9031
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_dbreaka0_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x9016
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_dbreakc0_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xa030
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_dbreakc0_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xa031
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_dbreakc0_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xa016
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_dbreaka1_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x9130
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_dbreaka1_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x9131
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_dbreaka1_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x9116
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_dbreakc1_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xa130
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_dbreakc1_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xa131
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_dbreakc1_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xa116
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_ibreaka0_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x8030
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_ibreaka0_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x8031
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_ibreaka0_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x8016
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_ibreaka1_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x8130
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_ibreaka1_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x8131
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_ibreaka1_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x8116
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_ibreakenable_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x6030
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_ibreakenable_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x6031
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_ibreakenable_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x6016
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_debugcause_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xe930
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_debugcause_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xe931
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_debugcause_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xe916
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_icount_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xec30
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_icount_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xec31
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_icount_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xec16
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_icountlevel_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xed30
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_icountlevel_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xed31
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_icountlevel_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xed16
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_ddr_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x6830
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_ddr_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x6831
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_ddr_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x6816
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rfdo_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xe1f
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rfdd_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x10e1f
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_ccount_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xea30
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_ccount_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xea31
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_ccount_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xea16
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_ccompare0_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xf030
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_ccompare0_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xf031
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_ccompare0_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xf016
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_ccompare1_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xf130
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_ccompare1_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xf131
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_ccompare1_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xf116
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_ccompare2_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xf230
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_ccompare2_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xf231
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_ccompare2_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xf216
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_ipf_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x2c0700
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_ihi_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x2e0700
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_iii_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x2f0700
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_lict_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x1f
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_licw_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x21f
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_sict_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x11f
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_sicw_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x31f
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_dhwb_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x240700
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_dhwbi_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x250700
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_diwb_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x280740
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_diwbi_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x280750
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_dhi_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x260700
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_dii_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x270700
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_dpfr_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x200700
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_dpfw_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x210700
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_dpfro_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x220700
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_dpfwo_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x230700
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_sdct_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x91f
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_ldct_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x81f
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_ptevaddr_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x5331
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_ptevaddr_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x5330
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_ptevaddr_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x5316
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_rasid_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x5a30
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_rasid_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x5a31
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_rasid_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x5a16
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_itlbcfg_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x5b30
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_itlbcfg_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x5b31
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_itlbcfg_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x5b16
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rsr_dtlbcfg_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x5c30
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wsr_dtlbcfg_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x5c31
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_xsr_dtlbcfg_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x5c16
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_idtlb_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xc05
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_pdtlb_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xd05
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rdtlb0_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xb05
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_rdtlb1_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xf05
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_wdtlb_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xe05
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_iitlb_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x405
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_pitlb_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x505
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_ritlb0_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x305
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_ritlb1_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x705
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_witlb_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x605
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_ldpte_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xf1f
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_hwwitlba_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x105
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_hwwdtlba_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0x905
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_nsa_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xe04
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Opcode_nsau_Slot_inst_encode
parameter_list|(
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
literal|0xf04
expr_stmt|;
block|}
end_function

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_excw_encode_fns
index|[]
init|=
block|{
name|Opcode_excw_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rfe_encode_fns
index|[]
init|=
block|{
name|Opcode_rfe_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rfde_encode_fns
index|[]
init|=
block|{
name|Opcode_rfde_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_syscall_encode_fns
index|[]
init|=
block|{
name|Opcode_syscall_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_simcall_encode_fns
index|[]
init|=
block|{
name|Opcode_simcall_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_call12_encode_fns
index|[]
init|=
block|{
name|Opcode_call12_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_call8_encode_fns
index|[]
init|=
block|{
name|Opcode_call8_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_call4_encode_fns
index|[]
init|=
block|{
name|Opcode_call4_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_callx12_encode_fns
index|[]
init|=
block|{
name|Opcode_callx12_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_callx8_encode_fns
index|[]
init|=
block|{
name|Opcode_callx8_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_callx4_encode_fns
index|[]
init|=
block|{
name|Opcode_callx4_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_entry_encode_fns
index|[]
init|=
block|{
name|Opcode_entry_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_movsp_encode_fns
index|[]
init|=
block|{
name|Opcode_movsp_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rotw_encode_fns
index|[]
init|=
block|{
name|Opcode_rotw_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_retw_encode_fns
index|[]
init|=
block|{
name|Opcode_retw_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_retw_n_encode_fns
index|[]
init|=
block|{
literal|0
block|,
literal|0
block|,
name|Opcode_retw_n_Slot_inst16b_encode
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rfwo_encode_fns
index|[]
init|=
block|{
name|Opcode_rfwo_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rfwu_encode_fns
index|[]
init|=
block|{
name|Opcode_rfwu_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_l32e_encode_fns
index|[]
init|=
block|{
name|Opcode_l32e_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_s32e_encode_fns
index|[]
init|=
block|{
name|Opcode_s32e_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_windowbase_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_windowbase_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_windowbase_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_windowbase_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_windowbase_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_windowbase_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_windowstart_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_windowstart_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_windowstart_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_windowstart_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_windowstart_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_windowstart_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_add_n_encode_fns
index|[]
init|=
block|{
literal|0
block|,
name|Opcode_add_n_Slot_inst16a_encode
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_addi_n_encode_fns
index|[]
init|=
block|{
literal|0
block|,
name|Opcode_addi_n_Slot_inst16a_encode
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_beqz_n_encode_fns
index|[]
init|=
block|{
literal|0
block|,
literal|0
block|,
name|Opcode_beqz_n_Slot_inst16b_encode
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_bnez_n_encode_fns
index|[]
init|=
block|{
literal|0
block|,
literal|0
block|,
name|Opcode_bnez_n_Slot_inst16b_encode
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_ill_n_encode_fns
index|[]
init|=
block|{
literal|0
block|,
literal|0
block|,
name|Opcode_ill_n_Slot_inst16b_encode
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_l32i_n_encode_fns
index|[]
init|=
block|{
literal|0
block|,
name|Opcode_l32i_n_Slot_inst16a_encode
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_mov_n_encode_fns
index|[]
init|=
block|{
literal|0
block|,
literal|0
block|,
name|Opcode_mov_n_Slot_inst16b_encode
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_movi_n_encode_fns
index|[]
init|=
block|{
literal|0
block|,
literal|0
block|,
name|Opcode_movi_n_Slot_inst16b_encode
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_nop_n_encode_fns
index|[]
init|=
block|{
literal|0
block|,
literal|0
block|,
name|Opcode_nop_n_Slot_inst16b_encode
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_ret_n_encode_fns
index|[]
init|=
block|{
literal|0
block|,
literal|0
block|,
name|Opcode_ret_n_Slot_inst16b_encode
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_s32i_n_encode_fns
index|[]
init|=
block|{
literal|0
block|,
name|Opcode_s32i_n_Slot_inst16a_encode
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_addi_encode_fns
index|[]
init|=
block|{
name|Opcode_addi_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_addmi_encode_fns
index|[]
init|=
block|{
name|Opcode_addmi_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_add_encode_fns
index|[]
init|=
block|{
name|Opcode_add_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_sub_encode_fns
index|[]
init|=
block|{
name|Opcode_sub_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_addx2_encode_fns
index|[]
init|=
block|{
name|Opcode_addx2_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_addx4_encode_fns
index|[]
init|=
block|{
name|Opcode_addx4_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_addx8_encode_fns
index|[]
init|=
block|{
name|Opcode_addx8_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_subx2_encode_fns
index|[]
init|=
block|{
name|Opcode_subx2_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_subx4_encode_fns
index|[]
init|=
block|{
name|Opcode_subx4_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_subx8_encode_fns
index|[]
init|=
block|{
name|Opcode_subx8_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_and_encode_fns
index|[]
init|=
block|{
name|Opcode_and_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_or_encode_fns
index|[]
init|=
block|{
name|Opcode_or_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xor_encode_fns
index|[]
init|=
block|{
name|Opcode_xor_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_beqi_encode_fns
index|[]
init|=
block|{
name|Opcode_beqi_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_bnei_encode_fns
index|[]
init|=
block|{
name|Opcode_bnei_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_bgei_encode_fns
index|[]
init|=
block|{
name|Opcode_bgei_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_blti_encode_fns
index|[]
init|=
block|{
name|Opcode_blti_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_bbci_encode_fns
index|[]
init|=
block|{
name|Opcode_bbci_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_bbsi_encode_fns
index|[]
init|=
block|{
name|Opcode_bbsi_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_bgeui_encode_fns
index|[]
init|=
block|{
name|Opcode_bgeui_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_bltui_encode_fns
index|[]
init|=
block|{
name|Opcode_bltui_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_beq_encode_fns
index|[]
init|=
block|{
name|Opcode_beq_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_bne_encode_fns
index|[]
init|=
block|{
name|Opcode_bne_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_bge_encode_fns
index|[]
init|=
block|{
name|Opcode_bge_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_blt_encode_fns
index|[]
init|=
block|{
name|Opcode_blt_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_bgeu_encode_fns
index|[]
init|=
block|{
name|Opcode_bgeu_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_bltu_encode_fns
index|[]
init|=
block|{
name|Opcode_bltu_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_bany_encode_fns
index|[]
init|=
block|{
name|Opcode_bany_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_bnone_encode_fns
index|[]
init|=
block|{
name|Opcode_bnone_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_ball_encode_fns
index|[]
init|=
block|{
name|Opcode_ball_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_bnall_encode_fns
index|[]
init|=
block|{
name|Opcode_bnall_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_bbc_encode_fns
index|[]
init|=
block|{
name|Opcode_bbc_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_bbs_encode_fns
index|[]
init|=
block|{
name|Opcode_bbs_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_beqz_encode_fns
index|[]
init|=
block|{
name|Opcode_beqz_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_bnez_encode_fns
index|[]
init|=
block|{
name|Opcode_bnez_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_bgez_encode_fns
index|[]
init|=
block|{
name|Opcode_bgez_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_bltz_encode_fns
index|[]
init|=
block|{
name|Opcode_bltz_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_call0_encode_fns
index|[]
init|=
block|{
name|Opcode_call0_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_callx0_encode_fns
index|[]
init|=
block|{
name|Opcode_callx0_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_extui_encode_fns
index|[]
init|=
block|{
name|Opcode_extui_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_ill_encode_fns
index|[]
init|=
block|{
name|Opcode_ill_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_j_encode_fns
index|[]
init|=
block|{
name|Opcode_j_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_jx_encode_fns
index|[]
init|=
block|{
name|Opcode_jx_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_l16ui_encode_fns
index|[]
init|=
block|{
name|Opcode_l16ui_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_l16si_encode_fns
index|[]
init|=
block|{
name|Opcode_l16si_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_l32i_encode_fns
index|[]
init|=
block|{
name|Opcode_l32i_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_l32r_encode_fns
index|[]
init|=
block|{
name|Opcode_l32r_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_l8ui_encode_fns
index|[]
init|=
block|{
name|Opcode_l8ui_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_loop_encode_fns
index|[]
init|=
block|{
name|Opcode_loop_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_loopnez_encode_fns
index|[]
init|=
block|{
name|Opcode_loopnez_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_loopgtz_encode_fns
index|[]
init|=
block|{
name|Opcode_loopgtz_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_movi_encode_fns
index|[]
init|=
block|{
name|Opcode_movi_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_moveqz_encode_fns
index|[]
init|=
block|{
name|Opcode_moveqz_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_movnez_encode_fns
index|[]
init|=
block|{
name|Opcode_movnez_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_movltz_encode_fns
index|[]
init|=
block|{
name|Opcode_movltz_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_movgez_encode_fns
index|[]
init|=
block|{
name|Opcode_movgez_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_neg_encode_fns
index|[]
init|=
block|{
name|Opcode_neg_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_abs_encode_fns
index|[]
init|=
block|{
name|Opcode_abs_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_nop_encode_fns
index|[]
init|=
block|{
name|Opcode_nop_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_ret_encode_fns
index|[]
init|=
block|{
name|Opcode_ret_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_s16i_encode_fns
index|[]
init|=
block|{
name|Opcode_s16i_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_s32i_encode_fns
index|[]
init|=
block|{
name|Opcode_s32i_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_s8i_encode_fns
index|[]
init|=
block|{
name|Opcode_s8i_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_ssr_encode_fns
index|[]
init|=
block|{
name|Opcode_ssr_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_ssl_encode_fns
index|[]
init|=
block|{
name|Opcode_ssl_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_ssa8l_encode_fns
index|[]
init|=
block|{
name|Opcode_ssa8l_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_ssa8b_encode_fns
index|[]
init|=
block|{
name|Opcode_ssa8b_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_ssai_encode_fns
index|[]
init|=
block|{
name|Opcode_ssai_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_sll_encode_fns
index|[]
init|=
block|{
name|Opcode_sll_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_src_encode_fns
index|[]
init|=
block|{
name|Opcode_src_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_srl_encode_fns
index|[]
init|=
block|{
name|Opcode_srl_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_sra_encode_fns
index|[]
init|=
block|{
name|Opcode_sra_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_slli_encode_fns
index|[]
init|=
block|{
name|Opcode_slli_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_srai_encode_fns
index|[]
init|=
block|{
name|Opcode_srai_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_srli_encode_fns
index|[]
init|=
block|{
name|Opcode_srli_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_memw_encode_fns
index|[]
init|=
block|{
name|Opcode_memw_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_extw_encode_fns
index|[]
init|=
block|{
name|Opcode_extw_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_isync_encode_fns
index|[]
init|=
block|{
name|Opcode_isync_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsync_encode_fns
index|[]
init|=
block|{
name|Opcode_rsync_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_esync_encode_fns
index|[]
init|=
block|{
name|Opcode_esync_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_dsync_encode_fns
index|[]
init|=
block|{
name|Opcode_dsync_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsil_encode_fns
index|[]
init|=
block|{
name|Opcode_rsil_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_lend_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_lend_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_lend_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_lend_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_lend_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_lend_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_lcount_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_lcount_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_lcount_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_lcount_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_lcount_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_lcount_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_lbeg_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_lbeg_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_lbeg_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_lbeg_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_lbeg_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_lbeg_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_sar_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_sar_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_sar_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_sar_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_sar_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_sar_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_litbase_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_litbase_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_litbase_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_litbase_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_litbase_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_litbase_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_176_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_176_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_208_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_208_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_ps_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_ps_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_ps_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_ps_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_ps_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_ps_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_epc1_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_epc1_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_epc1_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_epc1_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_epc1_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_epc1_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_excsave1_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_excsave1_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_excsave1_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_excsave1_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_excsave1_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_excsave1_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_epc2_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_epc2_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_epc2_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_epc2_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_epc2_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_epc2_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_excsave2_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_excsave2_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_excsave2_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_excsave2_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_excsave2_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_excsave2_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_epc3_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_epc3_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_epc3_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_epc3_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_epc3_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_epc3_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_excsave3_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_excsave3_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_excsave3_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_excsave3_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_excsave3_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_excsave3_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_epc4_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_epc4_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_epc4_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_epc4_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_epc4_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_epc4_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_excsave4_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_excsave4_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_excsave4_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_excsave4_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_excsave4_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_excsave4_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_eps2_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_eps2_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_eps2_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_eps2_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_eps2_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_eps2_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_eps3_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_eps3_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_eps3_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_eps3_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_eps3_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_eps3_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_eps4_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_eps4_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_eps4_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_eps4_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_eps4_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_eps4_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_excvaddr_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_excvaddr_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_excvaddr_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_excvaddr_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_excvaddr_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_excvaddr_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_depc_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_depc_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_depc_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_depc_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_depc_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_depc_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_exccause_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_exccause_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_exccause_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_exccause_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_exccause_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_exccause_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_misc0_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_misc0_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_misc0_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_misc0_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_misc0_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_misc0_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_misc1_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_misc1_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_misc1_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_misc1_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_misc1_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_misc1_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_prid_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_prid_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rfi_encode_fns
index|[]
init|=
block|{
name|Opcode_rfi_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_waiti_encode_fns
index|[]
init|=
block|{
name|Opcode_waiti_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_interrupt_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_interrupt_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_intset_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_intset_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_intclear_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_intclear_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_intenable_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_intenable_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_intenable_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_intenable_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_intenable_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_intenable_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_break_encode_fns
index|[]
init|=
block|{
name|Opcode_break_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_break_n_encode_fns
index|[]
init|=
block|{
literal|0
block|,
literal|0
block|,
name|Opcode_break_n_Slot_inst16b_encode
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_dbreaka0_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_dbreaka0_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_dbreaka0_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_dbreaka0_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_dbreaka0_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_dbreaka0_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_dbreakc0_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_dbreakc0_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_dbreakc0_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_dbreakc0_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_dbreakc0_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_dbreakc0_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_dbreaka1_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_dbreaka1_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_dbreaka1_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_dbreaka1_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_dbreaka1_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_dbreaka1_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_dbreakc1_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_dbreakc1_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_dbreakc1_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_dbreakc1_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_dbreakc1_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_dbreakc1_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_ibreaka0_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_ibreaka0_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_ibreaka0_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_ibreaka0_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_ibreaka0_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_ibreaka0_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_ibreaka1_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_ibreaka1_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_ibreaka1_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_ibreaka1_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_ibreaka1_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_ibreaka1_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_ibreakenable_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_ibreakenable_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_ibreakenable_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_ibreakenable_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_ibreakenable_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_ibreakenable_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_debugcause_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_debugcause_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_debugcause_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_debugcause_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_debugcause_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_debugcause_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_icount_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_icount_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_icount_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_icount_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_icount_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_icount_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_icountlevel_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_icountlevel_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_icountlevel_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_icountlevel_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_icountlevel_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_icountlevel_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_ddr_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_ddr_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_ddr_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_ddr_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_ddr_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_ddr_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rfdo_encode_fns
index|[]
init|=
block|{
name|Opcode_rfdo_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rfdd_encode_fns
index|[]
init|=
block|{
name|Opcode_rfdd_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_ccount_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_ccount_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_ccount_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_ccount_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_ccount_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_ccount_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_ccompare0_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_ccompare0_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_ccompare0_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_ccompare0_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_ccompare0_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_ccompare0_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_ccompare1_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_ccompare1_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_ccompare1_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_ccompare1_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_ccompare1_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_ccompare1_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_ccompare2_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_ccompare2_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_ccompare2_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_ccompare2_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_ccompare2_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_ccompare2_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_ipf_encode_fns
index|[]
init|=
block|{
name|Opcode_ipf_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_ihi_encode_fns
index|[]
init|=
block|{
name|Opcode_ihi_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_iii_encode_fns
index|[]
init|=
block|{
name|Opcode_iii_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_lict_encode_fns
index|[]
init|=
block|{
name|Opcode_lict_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_licw_encode_fns
index|[]
init|=
block|{
name|Opcode_licw_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_sict_encode_fns
index|[]
init|=
block|{
name|Opcode_sict_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_sicw_encode_fns
index|[]
init|=
block|{
name|Opcode_sicw_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_dhwb_encode_fns
index|[]
init|=
block|{
name|Opcode_dhwb_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_dhwbi_encode_fns
index|[]
init|=
block|{
name|Opcode_dhwbi_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_diwb_encode_fns
index|[]
init|=
block|{
name|Opcode_diwb_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_diwbi_encode_fns
index|[]
init|=
block|{
name|Opcode_diwbi_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_dhi_encode_fns
index|[]
init|=
block|{
name|Opcode_dhi_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_dii_encode_fns
index|[]
init|=
block|{
name|Opcode_dii_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_dpfr_encode_fns
index|[]
init|=
block|{
name|Opcode_dpfr_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_dpfw_encode_fns
index|[]
init|=
block|{
name|Opcode_dpfw_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_dpfro_encode_fns
index|[]
init|=
block|{
name|Opcode_dpfro_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_dpfwo_encode_fns
index|[]
init|=
block|{
name|Opcode_dpfwo_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_sdct_encode_fns
index|[]
init|=
block|{
name|Opcode_sdct_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_ldct_encode_fns
index|[]
init|=
block|{
name|Opcode_ldct_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_ptevaddr_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_ptevaddr_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_ptevaddr_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_ptevaddr_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_ptevaddr_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_ptevaddr_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_rasid_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_rasid_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_rasid_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_rasid_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_rasid_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_rasid_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_itlbcfg_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_itlbcfg_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_itlbcfg_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_itlbcfg_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_itlbcfg_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_itlbcfg_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rsr_dtlbcfg_encode_fns
index|[]
init|=
block|{
name|Opcode_rsr_dtlbcfg_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wsr_dtlbcfg_encode_fns
index|[]
init|=
block|{
name|Opcode_wsr_dtlbcfg_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_xsr_dtlbcfg_encode_fns
index|[]
init|=
block|{
name|Opcode_xsr_dtlbcfg_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_idtlb_encode_fns
index|[]
init|=
block|{
name|Opcode_idtlb_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_pdtlb_encode_fns
index|[]
init|=
block|{
name|Opcode_pdtlb_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rdtlb0_encode_fns
index|[]
init|=
block|{
name|Opcode_rdtlb0_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_rdtlb1_encode_fns
index|[]
init|=
block|{
name|Opcode_rdtlb1_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_wdtlb_encode_fns
index|[]
init|=
block|{
name|Opcode_wdtlb_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_iitlb_encode_fns
index|[]
init|=
block|{
name|Opcode_iitlb_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_pitlb_encode_fns
index|[]
init|=
block|{
name|Opcode_pitlb_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_ritlb0_encode_fns
index|[]
init|=
block|{
name|Opcode_ritlb0_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_ritlb1_encode_fns
index|[]
init|=
block|{
name|Opcode_ritlb1_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_witlb_encode_fns
index|[]
init|=
block|{
name|Opcode_witlb_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_ldpte_encode_fns
index|[]
init|=
block|{
name|Opcode_ldpte_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_hwwitlba_encode_fns
index|[]
init|=
block|{
name|Opcode_hwwitlba_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_hwwdtlba_encode_fns
index|[]
init|=
block|{
name|Opcode_hwwdtlba_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_nsa_encode_fns
index|[]
init|=
block|{
name|Opcode_nsa_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|xtensa_opcode_encode_fn
name|Opcode_nsau_encode_fns
index|[]
init|=
block|{
name|Opcode_nsau_Slot_inst_encode
block|,
literal|0
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_escape
end_escape

begin_comment
comment|/* Opcode table.  */
end_comment

begin_decl_stmt
specifier|static
name|xtensa_opcode_internal
name|opcodes
index|[]
init|=
block|{
block|{
literal|"excw"
block|,
literal|0
comment|/* xt_iclass_excw */
block|,
literal|0
block|,
name|Opcode_excw_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rfe"
block|,
literal|1
comment|/* xt_iclass_rfe */
block|,
name|XTENSA_OPCODE_IS_JUMP
block|,
name|Opcode_rfe_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rfde"
block|,
literal|2
comment|/* xt_iclass_rfde */
block|,
name|XTENSA_OPCODE_IS_JUMP
block|,
name|Opcode_rfde_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"syscall"
block|,
literal|3
comment|/* xt_iclass_syscall */
block|,
literal|0
block|,
name|Opcode_syscall_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"simcall"
block|,
literal|4
comment|/* xt_iclass_simcall */
block|,
literal|0
block|,
name|Opcode_simcall_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"call12"
block|,
literal|5
comment|/* xt_iclass_call12 */
block|,
name|XTENSA_OPCODE_IS_CALL
block|,
name|Opcode_call12_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"call8"
block|,
literal|6
comment|/* xt_iclass_call8 */
block|,
name|XTENSA_OPCODE_IS_CALL
block|,
name|Opcode_call8_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"call4"
block|,
literal|7
comment|/* xt_iclass_call4 */
block|,
name|XTENSA_OPCODE_IS_CALL
block|,
name|Opcode_call4_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"callx12"
block|,
literal|8
comment|/* xt_iclass_callx12 */
block|,
name|XTENSA_OPCODE_IS_CALL
block|,
name|Opcode_callx12_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"callx8"
block|,
literal|9
comment|/* xt_iclass_callx8 */
block|,
name|XTENSA_OPCODE_IS_CALL
block|,
name|Opcode_callx8_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"callx4"
block|,
literal|10
comment|/* xt_iclass_callx4 */
block|,
name|XTENSA_OPCODE_IS_CALL
block|,
name|Opcode_callx4_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"entry"
block|,
literal|11
comment|/* xt_iclass_entry */
block|,
literal|0
block|,
name|Opcode_entry_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"movsp"
block|,
literal|12
comment|/* xt_iclass_movsp */
block|,
literal|0
block|,
name|Opcode_movsp_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rotw"
block|,
literal|13
comment|/* xt_iclass_rotw */
block|,
literal|0
block|,
name|Opcode_rotw_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"retw"
block|,
literal|14
comment|/* xt_iclass_retw */
block|,
name|XTENSA_OPCODE_IS_JUMP
block|,
name|Opcode_retw_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"retw.n"
block|,
literal|14
comment|/* xt_iclass_retw */
block|,
name|XTENSA_OPCODE_IS_JUMP
block|,
name|Opcode_retw_n_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rfwo"
block|,
literal|15
comment|/* xt_iclass_rfwou */
block|,
name|XTENSA_OPCODE_IS_JUMP
block|,
name|Opcode_rfwo_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rfwu"
block|,
literal|15
comment|/* xt_iclass_rfwou */
block|,
name|XTENSA_OPCODE_IS_JUMP
block|,
name|Opcode_rfwu_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"l32e"
block|,
literal|16
comment|/* xt_iclass_l32e */
block|,
literal|0
block|,
name|Opcode_l32e_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"s32e"
block|,
literal|17
comment|/* xt_iclass_s32e */
block|,
literal|0
block|,
name|Opcode_s32e_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.windowbase"
block|,
literal|18
comment|/* xt_iclass_rsr.windowbase */
block|,
literal|0
block|,
name|Opcode_rsr_windowbase_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.windowbase"
block|,
literal|19
comment|/* xt_iclass_wsr.windowbase */
block|,
literal|0
block|,
name|Opcode_wsr_windowbase_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.windowbase"
block|,
literal|20
comment|/* xt_iclass_xsr.windowbase */
block|,
literal|0
block|,
name|Opcode_xsr_windowbase_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.windowstart"
block|,
literal|21
comment|/* xt_iclass_rsr.windowstart */
block|,
literal|0
block|,
name|Opcode_rsr_windowstart_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.windowstart"
block|,
literal|22
comment|/* xt_iclass_wsr.windowstart */
block|,
literal|0
block|,
name|Opcode_wsr_windowstart_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.windowstart"
block|,
literal|23
comment|/* xt_iclass_xsr.windowstart */
block|,
literal|0
block|,
name|Opcode_xsr_windowstart_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"add.n"
block|,
literal|24
comment|/* xt_iclass_add.n */
block|,
literal|0
block|,
name|Opcode_add_n_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"addi.n"
block|,
literal|25
comment|/* xt_iclass_addi.n */
block|,
literal|0
block|,
name|Opcode_addi_n_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"beqz.n"
block|,
literal|26
comment|/* xt_iclass_bz6 */
block|,
name|XTENSA_OPCODE_IS_BRANCH
block|,
name|Opcode_beqz_n_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"bnez.n"
block|,
literal|26
comment|/* xt_iclass_bz6 */
block|,
name|XTENSA_OPCODE_IS_BRANCH
block|,
name|Opcode_bnez_n_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ill.n"
block|,
literal|27
comment|/* xt_iclass_ill.n */
block|,
literal|0
block|,
name|Opcode_ill_n_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"l32i.n"
block|,
literal|28
comment|/* xt_iclass_loadi4 */
block|,
literal|0
block|,
name|Opcode_l32i_n_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mov.n"
block|,
literal|29
comment|/* xt_iclass_mov.n */
block|,
literal|0
block|,
name|Opcode_mov_n_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"movi.n"
block|,
literal|30
comment|/* xt_iclass_movi.n */
block|,
literal|0
block|,
name|Opcode_movi_n_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"nop.n"
block|,
literal|31
comment|/* xt_iclass_nopn */
block|,
literal|0
block|,
name|Opcode_nop_n_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ret.n"
block|,
literal|32
comment|/* xt_iclass_retn */
block|,
name|XTENSA_OPCODE_IS_JUMP
block|,
name|Opcode_ret_n_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"s32i.n"
block|,
literal|33
comment|/* xt_iclass_storei4 */
block|,
literal|0
block|,
name|Opcode_s32i_n_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"addi"
block|,
literal|34
comment|/* xt_iclass_addi */
block|,
literal|0
block|,
name|Opcode_addi_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"addmi"
block|,
literal|35
comment|/* xt_iclass_addmi */
block|,
literal|0
block|,
name|Opcode_addmi_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"add"
block|,
literal|36
comment|/* xt_iclass_addsub */
block|,
literal|0
block|,
name|Opcode_add_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"sub"
block|,
literal|36
comment|/* xt_iclass_addsub */
block|,
literal|0
block|,
name|Opcode_sub_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"addx2"
block|,
literal|36
comment|/* xt_iclass_addsub */
block|,
literal|0
block|,
name|Opcode_addx2_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"addx4"
block|,
literal|36
comment|/* xt_iclass_addsub */
block|,
literal|0
block|,
name|Opcode_addx4_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"addx8"
block|,
literal|36
comment|/* xt_iclass_addsub */
block|,
literal|0
block|,
name|Opcode_addx8_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"subx2"
block|,
literal|36
comment|/* xt_iclass_addsub */
block|,
literal|0
block|,
name|Opcode_subx2_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"subx4"
block|,
literal|36
comment|/* xt_iclass_addsub */
block|,
literal|0
block|,
name|Opcode_subx4_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"subx8"
block|,
literal|36
comment|/* xt_iclass_addsub */
block|,
literal|0
block|,
name|Opcode_subx8_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"and"
block|,
literal|37
comment|/* xt_iclass_bit */
block|,
literal|0
block|,
name|Opcode_and_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"or"
block|,
literal|37
comment|/* xt_iclass_bit */
block|,
literal|0
block|,
name|Opcode_or_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xor"
block|,
literal|37
comment|/* xt_iclass_bit */
block|,
literal|0
block|,
name|Opcode_xor_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"beqi"
block|,
literal|38
comment|/* xt_iclass_bsi8 */
block|,
name|XTENSA_OPCODE_IS_BRANCH
block|,
name|Opcode_beqi_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"bnei"
block|,
literal|38
comment|/* xt_iclass_bsi8 */
block|,
name|XTENSA_OPCODE_IS_BRANCH
block|,
name|Opcode_bnei_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"bgei"
block|,
literal|38
comment|/* xt_iclass_bsi8 */
block|,
name|XTENSA_OPCODE_IS_BRANCH
block|,
name|Opcode_bgei_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"blti"
block|,
literal|38
comment|/* xt_iclass_bsi8 */
block|,
name|XTENSA_OPCODE_IS_BRANCH
block|,
name|Opcode_blti_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"bbci"
block|,
literal|39
comment|/* xt_iclass_bsi8b */
block|,
name|XTENSA_OPCODE_IS_BRANCH
block|,
name|Opcode_bbci_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"bbsi"
block|,
literal|39
comment|/* xt_iclass_bsi8b */
block|,
name|XTENSA_OPCODE_IS_BRANCH
block|,
name|Opcode_bbsi_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"bgeui"
block|,
literal|40
comment|/* xt_iclass_bsi8u */
block|,
name|XTENSA_OPCODE_IS_BRANCH
block|,
name|Opcode_bgeui_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"bltui"
block|,
literal|40
comment|/* xt_iclass_bsi8u */
block|,
name|XTENSA_OPCODE_IS_BRANCH
block|,
name|Opcode_bltui_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"beq"
block|,
literal|41
comment|/* xt_iclass_bst8 */
block|,
name|XTENSA_OPCODE_IS_BRANCH
block|,
name|Opcode_beq_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"bne"
block|,
literal|41
comment|/* xt_iclass_bst8 */
block|,
name|XTENSA_OPCODE_IS_BRANCH
block|,
name|Opcode_bne_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"bge"
block|,
literal|41
comment|/* xt_iclass_bst8 */
block|,
name|XTENSA_OPCODE_IS_BRANCH
block|,
name|Opcode_bge_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"blt"
block|,
literal|41
comment|/* xt_iclass_bst8 */
block|,
name|XTENSA_OPCODE_IS_BRANCH
block|,
name|Opcode_blt_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"bgeu"
block|,
literal|41
comment|/* xt_iclass_bst8 */
block|,
name|XTENSA_OPCODE_IS_BRANCH
block|,
name|Opcode_bgeu_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"bltu"
block|,
literal|41
comment|/* xt_iclass_bst8 */
block|,
name|XTENSA_OPCODE_IS_BRANCH
block|,
name|Opcode_bltu_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"bany"
block|,
literal|41
comment|/* xt_iclass_bst8 */
block|,
name|XTENSA_OPCODE_IS_BRANCH
block|,
name|Opcode_bany_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"bnone"
block|,
literal|41
comment|/* xt_iclass_bst8 */
block|,
name|XTENSA_OPCODE_IS_BRANCH
block|,
name|Opcode_bnone_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ball"
block|,
literal|41
comment|/* xt_iclass_bst8 */
block|,
name|XTENSA_OPCODE_IS_BRANCH
block|,
name|Opcode_ball_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"bnall"
block|,
literal|41
comment|/* xt_iclass_bst8 */
block|,
name|XTENSA_OPCODE_IS_BRANCH
block|,
name|Opcode_bnall_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"bbc"
block|,
literal|41
comment|/* xt_iclass_bst8 */
block|,
name|XTENSA_OPCODE_IS_BRANCH
block|,
name|Opcode_bbc_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"bbs"
block|,
literal|41
comment|/* xt_iclass_bst8 */
block|,
name|XTENSA_OPCODE_IS_BRANCH
block|,
name|Opcode_bbs_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"beqz"
block|,
literal|42
comment|/* xt_iclass_bsz12 */
block|,
name|XTENSA_OPCODE_IS_BRANCH
block|,
name|Opcode_beqz_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"bnez"
block|,
literal|42
comment|/* xt_iclass_bsz12 */
block|,
name|XTENSA_OPCODE_IS_BRANCH
block|,
name|Opcode_bnez_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"bgez"
block|,
literal|42
comment|/* xt_iclass_bsz12 */
block|,
name|XTENSA_OPCODE_IS_BRANCH
block|,
name|Opcode_bgez_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"bltz"
block|,
literal|42
comment|/* xt_iclass_bsz12 */
block|,
name|XTENSA_OPCODE_IS_BRANCH
block|,
name|Opcode_bltz_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"call0"
block|,
literal|43
comment|/* xt_iclass_call0 */
block|,
name|XTENSA_OPCODE_IS_CALL
block|,
name|Opcode_call0_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"callx0"
block|,
literal|44
comment|/* xt_iclass_callx0 */
block|,
name|XTENSA_OPCODE_IS_CALL
block|,
name|Opcode_callx0_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"extui"
block|,
literal|45
comment|/* xt_iclass_exti */
block|,
literal|0
block|,
name|Opcode_extui_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ill"
block|,
literal|46
comment|/* xt_iclass_ill */
block|,
literal|0
block|,
name|Opcode_ill_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"j"
block|,
literal|47
comment|/* xt_iclass_jump */
block|,
name|XTENSA_OPCODE_IS_JUMP
block|,
name|Opcode_j_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"jx"
block|,
literal|48
comment|/* xt_iclass_jumpx */
block|,
name|XTENSA_OPCODE_IS_JUMP
block|,
name|Opcode_jx_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"l16ui"
block|,
literal|49
comment|/* xt_iclass_l16ui */
block|,
literal|0
block|,
name|Opcode_l16ui_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"l16si"
block|,
literal|50
comment|/* xt_iclass_l16si */
block|,
literal|0
block|,
name|Opcode_l16si_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"l32i"
block|,
literal|51
comment|/* xt_iclass_l32i */
block|,
literal|0
block|,
name|Opcode_l32i_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"l32r"
block|,
literal|52
comment|/* xt_iclass_l32r */
block|,
literal|0
block|,
name|Opcode_l32r_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"l8ui"
block|,
literal|53
comment|/* xt_iclass_l8i */
block|,
literal|0
block|,
name|Opcode_l8ui_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"loop"
block|,
literal|54
comment|/* xt_iclass_loop */
block|,
name|XTENSA_OPCODE_IS_LOOP
block|,
name|Opcode_loop_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"loopnez"
block|,
literal|55
comment|/* xt_iclass_loopz */
block|,
name|XTENSA_OPCODE_IS_LOOP
block|,
name|Opcode_loopnez_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"loopgtz"
block|,
literal|55
comment|/* xt_iclass_loopz */
block|,
name|XTENSA_OPCODE_IS_LOOP
block|,
name|Opcode_loopgtz_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"movi"
block|,
literal|56
comment|/* xt_iclass_movi */
block|,
literal|0
block|,
name|Opcode_movi_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"moveqz"
block|,
literal|57
comment|/* xt_iclass_movz */
block|,
literal|0
block|,
name|Opcode_moveqz_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"movnez"
block|,
literal|57
comment|/* xt_iclass_movz */
block|,
literal|0
block|,
name|Opcode_movnez_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"movltz"
block|,
literal|57
comment|/* xt_iclass_movz */
block|,
literal|0
block|,
name|Opcode_movltz_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"movgez"
block|,
literal|57
comment|/* xt_iclass_movz */
block|,
literal|0
block|,
name|Opcode_movgez_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"neg"
block|,
literal|58
comment|/* xt_iclass_neg */
block|,
literal|0
block|,
name|Opcode_neg_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"abs"
block|,
literal|58
comment|/* xt_iclass_neg */
block|,
literal|0
block|,
name|Opcode_abs_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"nop"
block|,
literal|59
comment|/* xt_iclass_nop */
block|,
literal|0
block|,
name|Opcode_nop_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ret"
block|,
literal|60
comment|/* xt_iclass_return */
block|,
name|XTENSA_OPCODE_IS_JUMP
block|,
name|Opcode_ret_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"s16i"
block|,
literal|61
comment|/* xt_iclass_s16i */
block|,
literal|0
block|,
name|Opcode_s16i_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"s32i"
block|,
literal|62
comment|/* xt_iclass_s32i */
block|,
literal|0
block|,
name|Opcode_s32i_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"s8i"
block|,
literal|63
comment|/* xt_iclass_s8i */
block|,
literal|0
block|,
name|Opcode_s8i_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ssr"
block|,
literal|64
comment|/* xt_iclass_sar */
block|,
literal|0
block|,
name|Opcode_ssr_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ssl"
block|,
literal|64
comment|/* xt_iclass_sar */
block|,
literal|0
block|,
name|Opcode_ssl_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ssa8l"
block|,
literal|64
comment|/* xt_iclass_sar */
block|,
literal|0
block|,
name|Opcode_ssa8l_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ssa8b"
block|,
literal|64
comment|/* xt_iclass_sar */
block|,
literal|0
block|,
name|Opcode_ssa8b_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ssai"
block|,
literal|65
comment|/* xt_iclass_sari */
block|,
literal|0
block|,
name|Opcode_ssai_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"sll"
block|,
literal|66
comment|/* xt_iclass_shifts */
block|,
literal|0
block|,
name|Opcode_sll_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"src"
block|,
literal|67
comment|/* xt_iclass_shiftst */
block|,
literal|0
block|,
name|Opcode_src_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"srl"
block|,
literal|68
comment|/* xt_iclass_shiftt */
block|,
literal|0
block|,
name|Opcode_srl_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"sra"
block|,
literal|68
comment|/* xt_iclass_shiftt */
block|,
literal|0
block|,
name|Opcode_sra_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"slli"
block|,
literal|69
comment|/* xt_iclass_slli */
block|,
literal|0
block|,
name|Opcode_slli_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"srai"
block|,
literal|70
comment|/* xt_iclass_srai */
block|,
literal|0
block|,
name|Opcode_srai_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"srli"
block|,
literal|71
comment|/* xt_iclass_srli */
block|,
literal|0
block|,
name|Opcode_srli_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"memw"
block|,
literal|72
comment|/* xt_iclass_memw */
block|,
literal|0
block|,
name|Opcode_memw_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"extw"
block|,
literal|73
comment|/* xt_iclass_extw */
block|,
literal|0
block|,
name|Opcode_extw_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"isync"
block|,
literal|74
comment|/* xt_iclass_isync */
block|,
literal|0
block|,
name|Opcode_isync_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsync"
block|,
literal|75
comment|/* xt_iclass_sync */
block|,
literal|0
block|,
name|Opcode_rsync_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"esync"
block|,
literal|75
comment|/* xt_iclass_sync */
block|,
literal|0
block|,
name|Opcode_esync_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dsync"
block|,
literal|75
comment|/* xt_iclass_sync */
block|,
literal|0
block|,
name|Opcode_dsync_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsil"
block|,
literal|76
comment|/* xt_iclass_rsil */
block|,
literal|0
block|,
name|Opcode_rsil_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.lend"
block|,
literal|77
comment|/* xt_iclass_rsr.lend */
block|,
literal|0
block|,
name|Opcode_rsr_lend_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.lend"
block|,
literal|78
comment|/* xt_iclass_wsr.lend */
block|,
literal|0
block|,
name|Opcode_wsr_lend_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.lend"
block|,
literal|79
comment|/* xt_iclass_xsr.lend */
block|,
literal|0
block|,
name|Opcode_xsr_lend_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.lcount"
block|,
literal|80
comment|/* xt_iclass_rsr.lcount */
block|,
literal|0
block|,
name|Opcode_rsr_lcount_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.lcount"
block|,
literal|81
comment|/* xt_iclass_wsr.lcount */
block|,
literal|0
block|,
name|Opcode_wsr_lcount_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.lcount"
block|,
literal|82
comment|/* xt_iclass_xsr.lcount */
block|,
literal|0
block|,
name|Opcode_xsr_lcount_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.lbeg"
block|,
literal|83
comment|/* xt_iclass_rsr.lbeg */
block|,
literal|0
block|,
name|Opcode_rsr_lbeg_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.lbeg"
block|,
literal|84
comment|/* xt_iclass_wsr.lbeg */
block|,
literal|0
block|,
name|Opcode_wsr_lbeg_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.lbeg"
block|,
literal|85
comment|/* xt_iclass_xsr.lbeg */
block|,
literal|0
block|,
name|Opcode_xsr_lbeg_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.sar"
block|,
literal|86
comment|/* xt_iclass_rsr.sar */
block|,
literal|0
block|,
name|Opcode_rsr_sar_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.sar"
block|,
literal|87
comment|/* xt_iclass_wsr.sar */
block|,
literal|0
block|,
name|Opcode_wsr_sar_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.sar"
block|,
literal|88
comment|/* xt_iclass_xsr.sar */
block|,
literal|0
block|,
name|Opcode_xsr_sar_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.litbase"
block|,
literal|89
comment|/* xt_iclass_rsr.litbase */
block|,
literal|0
block|,
name|Opcode_rsr_litbase_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.litbase"
block|,
literal|90
comment|/* xt_iclass_wsr.litbase */
block|,
literal|0
block|,
name|Opcode_wsr_litbase_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.litbase"
block|,
literal|91
comment|/* xt_iclass_xsr.litbase */
block|,
literal|0
block|,
name|Opcode_xsr_litbase_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.176"
block|,
literal|92
comment|/* xt_iclass_rsr.176 */
block|,
literal|0
block|,
name|Opcode_rsr_176_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.208"
block|,
literal|93
comment|/* xt_iclass_rsr.208 */
block|,
literal|0
block|,
name|Opcode_rsr_208_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.ps"
block|,
literal|94
comment|/* xt_iclass_rsr.ps */
block|,
literal|0
block|,
name|Opcode_rsr_ps_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.ps"
block|,
literal|95
comment|/* xt_iclass_wsr.ps */
block|,
literal|0
block|,
name|Opcode_wsr_ps_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.ps"
block|,
literal|96
comment|/* xt_iclass_xsr.ps */
block|,
literal|0
block|,
name|Opcode_xsr_ps_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.epc1"
block|,
literal|97
comment|/* xt_iclass_rsr.epc1 */
block|,
literal|0
block|,
name|Opcode_rsr_epc1_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.epc1"
block|,
literal|98
comment|/* xt_iclass_wsr.epc1 */
block|,
literal|0
block|,
name|Opcode_wsr_epc1_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.epc1"
block|,
literal|99
comment|/* xt_iclass_xsr.epc1 */
block|,
literal|0
block|,
name|Opcode_xsr_epc1_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.excsave1"
block|,
literal|100
comment|/* xt_iclass_rsr.excsave1 */
block|,
literal|0
block|,
name|Opcode_rsr_excsave1_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.excsave1"
block|,
literal|101
comment|/* xt_iclass_wsr.excsave1 */
block|,
literal|0
block|,
name|Opcode_wsr_excsave1_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.excsave1"
block|,
literal|102
comment|/* xt_iclass_xsr.excsave1 */
block|,
literal|0
block|,
name|Opcode_xsr_excsave1_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.epc2"
block|,
literal|103
comment|/* xt_iclass_rsr.epc2 */
block|,
literal|0
block|,
name|Opcode_rsr_epc2_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.epc2"
block|,
literal|104
comment|/* xt_iclass_wsr.epc2 */
block|,
literal|0
block|,
name|Opcode_wsr_epc2_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.epc2"
block|,
literal|105
comment|/* xt_iclass_xsr.epc2 */
block|,
literal|0
block|,
name|Opcode_xsr_epc2_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.excsave2"
block|,
literal|106
comment|/* xt_iclass_rsr.excsave2 */
block|,
literal|0
block|,
name|Opcode_rsr_excsave2_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.excsave2"
block|,
literal|107
comment|/* xt_iclass_wsr.excsave2 */
block|,
literal|0
block|,
name|Opcode_wsr_excsave2_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.excsave2"
block|,
literal|108
comment|/* xt_iclass_xsr.excsave2 */
block|,
literal|0
block|,
name|Opcode_xsr_excsave2_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.epc3"
block|,
literal|109
comment|/* xt_iclass_rsr.epc3 */
block|,
literal|0
block|,
name|Opcode_rsr_epc3_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.epc3"
block|,
literal|110
comment|/* xt_iclass_wsr.epc3 */
block|,
literal|0
block|,
name|Opcode_wsr_epc3_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.epc3"
block|,
literal|111
comment|/* xt_iclass_xsr.epc3 */
block|,
literal|0
block|,
name|Opcode_xsr_epc3_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.excsave3"
block|,
literal|112
comment|/* xt_iclass_rsr.excsave3 */
block|,
literal|0
block|,
name|Opcode_rsr_excsave3_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.excsave3"
block|,
literal|113
comment|/* xt_iclass_wsr.excsave3 */
block|,
literal|0
block|,
name|Opcode_wsr_excsave3_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.excsave3"
block|,
literal|114
comment|/* xt_iclass_xsr.excsave3 */
block|,
literal|0
block|,
name|Opcode_xsr_excsave3_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.epc4"
block|,
literal|115
comment|/* xt_iclass_rsr.epc4 */
block|,
literal|0
block|,
name|Opcode_rsr_epc4_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.epc4"
block|,
literal|116
comment|/* xt_iclass_wsr.epc4 */
block|,
literal|0
block|,
name|Opcode_wsr_epc4_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.epc4"
block|,
literal|117
comment|/* xt_iclass_xsr.epc4 */
block|,
literal|0
block|,
name|Opcode_xsr_epc4_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.excsave4"
block|,
literal|118
comment|/* xt_iclass_rsr.excsave4 */
block|,
literal|0
block|,
name|Opcode_rsr_excsave4_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.excsave4"
block|,
literal|119
comment|/* xt_iclass_wsr.excsave4 */
block|,
literal|0
block|,
name|Opcode_wsr_excsave4_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.excsave4"
block|,
literal|120
comment|/* xt_iclass_xsr.excsave4 */
block|,
literal|0
block|,
name|Opcode_xsr_excsave4_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.eps2"
block|,
literal|121
comment|/* xt_iclass_rsr.eps2 */
block|,
literal|0
block|,
name|Opcode_rsr_eps2_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.eps2"
block|,
literal|122
comment|/* xt_iclass_wsr.eps2 */
block|,
literal|0
block|,
name|Opcode_wsr_eps2_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.eps2"
block|,
literal|123
comment|/* xt_iclass_xsr.eps2 */
block|,
literal|0
block|,
name|Opcode_xsr_eps2_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.eps3"
block|,
literal|124
comment|/* xt_iclass_rsr.eps3 */
block|,
literal|0
block|,
name|Opcode_rsr_eps3_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.eps3"
block|,
literal|125
comment|/* xt_iclass_wsr.eps3 */
block|,
literal|0
block|,
name|Opcode_wsr_eps3_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.eps3"
block|,
literal|126
comment|/* xt_iclass_xsr.eps3 */
block|,
literal|0
block|,
name|Opcode_xsr_eps3_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.eps4"
block|,
literal|127
comment|/* xt_iclass_rsr.eps4 */
block|,
literal|0
block|,
name|Opcode_rsr_eps4_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.eps4"
block|,
literal|128
comment|/* xt_iclass_wsr.eps4 */
block|,
literal|0
block|,
name|Opcode_wsr_eps4_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.eps4"
block|,
literal|129
comment|/* xt_iclass_xsr.eps4 */
block|,
literal|0
block|,
name|Opcode_xsr_eps4_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.excvaddr"
block|,
literal|130
comment|/* xt_iclass_rsr.excvaddr */
block|,
literal|0
block|,
name|Opcode_rsr_excvaddr_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.excvaddr"
block|,
literal|131
comment|/* xt_iclass_wsr.excvaddr */
block|,
literal|0
block|,
name|Opcode_wsr_excvaddr_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.excvaddr"
block|,
literal|132
comment|/* xt_iclass_xsr.excvaddr */
block|,
literal|0
block|,
name|Opcode_xsr_excvaddr_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.depc"
block|,
literal|133
comment|/* xt_iclass_rsr.depc */
block|,
literal|0
block|,
name|Opcode_rsr_depc_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.depc"
block|,
literal|134
comment|/* xt_iclass_wsr.depc */
block|,
literal|0
block|,
name|Opcode_wsr_depc_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.depc"
block|,
literal|135
comment|/* xt_iclass_xsr.depc */
block|,
literal|0
block|,
name|Opcode_xsr_depc_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.exccause"
block|,
literal|136
comment|/* xt_iclass_rsr.exccause */
block|,
literal|0
block|,
name|Opcode_rsr_exccause_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.exccause"
block|,
literal|137
comment|/* xt_iclass_wsr.exccause */
block|,
literal|0
block|,
name|Opcode_wsr_exccause_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.exccause"
block|,
literal|138
comment|/* xt_iclass_xsr.exccause */
block|,
literal|0
block|,
name|Opcode_xsr_exccause_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.misc0"
block|,
literal|139
comment|/* xt_iclass_rsr.misc0 */
block|,
literal|0
block|,
name|Opcode_rsr_misc0_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.misc0"
block|,
literal|140
comment|/* xt_iclass_wsr.misc0 */
block|,
literal|0
block|,
name|Opcode_wsr_misc0_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.misc0"
block|,
literal|141
comment|/* xt_iclass_xsr.misc0 */
block|,
literal|0
block|,
name|Opcode_xsr_misc0_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.misc1"
block|,
literal|142
comment|/* xt_iclass_rsr.misc1 */
block|,
literal|0
block|,
name|Opcode_rsr_misc1_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.misc1"
block|,
literal|143
comment|/* xt_iclass_wsr.misc1 */
block|,
literal|0
block|,
name|Opcode_wsr_misc1_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.misc1"
block|,
literal|144
comment|/* xt_iclass_xsr.misc1 */
block|,
literal|0
block|,
name|Opcode_xsr_misc1_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.prid"
block|,
literal|145
comment|/* xt_iclass_rsr.prid */
block|,
literal|0
block|,
name|Opcode_rsr_prid_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rfi"
block|,
literal|146
comment|/* xt_iclass_rfi */
block|,
name|XTENSA_OPCODE_IS_JUMP
block|,
name|Opcode_rfi_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"waiti"
block|,
literal|147
comment|/* xt_iclass_wait */
block|,
literal|0
block|,
name|Opcode_waiti_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.interrupt"
block|,
literal|148
comment|/* xt_iclass_rsr.interrupt */
block|,
literal|0
block|,
name|Opcode_rsr_interrupt_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.intset"
block|,
literal|149
comment|/* xt_iclass_wsr.intset */
block|,
literal|0
block|,
name|Opcode_wsr_intset_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.intclear"
block|,
literal|150
comment|/* xt_iclass_wsr.intclear */
block|,
literal|0
block|,
name|Opcode_wsr_intclear_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.intenable"
block|,
literal|151
comment|/* xt_iclass_rsr.intenable */
block|,
literal|0
block|,
name|Opcode_rsr_intenable_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.intenable"
block|,
literal|152
comment|/* xt_iclass_wsr.intenable */
block|,
literal|0
block|,
name|Opcode_wsr_intenable_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.intenable"
block|,
literal|153
comment|/* xt_iclass_xsr.intenable */
block|,
literal|0
block|,
name|Opcode_xsr_intenable_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"break"
block|,
literal|154
comment|/* xt_iclass_break */
block|,
literal|0
block|,
name|Opcode_break_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"break.n"
block|,
literal|155
comment|/* xt_iclass_break.n */
block|,
literal|0
block|,
name|Opcode_break_n_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.dbreaka0"
block|,
literal|156
comment|/* xt_iclass_rsr.dbreaka0 */
block|,
literal|0
block|,
name|Opcode_rsr_dbreaka0_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.dbreaka0"
block|,
literal|157
comment|/* xt_iclass_wsr.dbreaka0 */
block|,
literal|0
block|,
name|Opcode_wsr_dbreaka0_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.dbreaka0"
block|,
literal|158
comment|/* xt_iclass_xsr.dbreaka0 */
block|,
literal|0
block|,
name|Opcode_xsr_dbreaka0_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.dbreakc0"
block|,
literal|159
comment|/* xt_iclass_rsr.dbreakc0 */
block|,
literal|0
block|,
name|Opcode_rsr_dbreakc0_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.dbreakc0"
block|,
literal|160
comment|/* xt_iclass_wsr.dbreakc0 */
block|,
literal|0
block|,
name|Opcode_wsr_dbreakc0_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.dbreakc0"
block|,
literal|161
comment|/* xt_iclass_xsr.dbreakc0 */
block|,
literal|0
block|,
name|Opcode_xsr_dbreakc0_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.dbreaka1"
block|,
literal|162
comment|/* xt_iclass_rsr.dbreaka1 */
block|,
literal|0
block|,
name|Opcode_rsr_dbreaka1_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.dbreaka1"
block|,
literal|163
comment|/* xt_iclass_wsr.dbreaka1 */
block|,
literal|0
block|,
name|Opcode_wsr_dbreaka1_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.dbreaka1"
block|,
literal|164
comment|/* xt_iclass_xsr.dbreaka1 */
block|,
literal|0
block|,
name|Opcode_xsr_dbreaka1_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.dbreakc1"
block|,
literal|165
comment|/* xt_iclass_rsr.dbreakc1 */
block|,
literal|0
block|,
name|Opcode_rsr_dbreakc1_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.dbreakc1"
block|,
literal|166
comment|/* xt_iclass_wsr.dbreakc1 */
block|,
literal|0
block|,
name|Opcode_wsr_dbreakc1_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.dbreakc1"
block|,
literal|167
comment|/* xt_iclass_xsr.dbreakc1 */
block|,
literal|0
block|,
name|Opcode_xsr_dbreakc1_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.ibreaka0"
block|,
literal|168
comment|/* xt_iclass_rsr.ibreaka0 */
block|,
literal|0
block|,
name|Opcode_rsr_ibreaka0_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.ibreaka0"
block|,
literal|169
comment|/* xt_iclass_wsr.ibreaka0 */
block|,
literal|0
block|,
name|Opcode_wsr_ibreaka0_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.ibreaka0"
block|,
literal|170
comment|/* xt_iclass_xsr.ibreaka0 */
block|,
literal|0
block|,
name|Opcode_xsr_ibreaka0_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.ibreaka1"
block|,
literal|171
comment|/* xt_iclass_rsr.ibreaka1 */
block|,
literal|0
block|,
name|Opcode_rsr_ibreaka1_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.ibreaka1"
block|,
literal|172
comment|/* xt_iclass_wsr.ibreaka1 */
block|,
literal|0
block|,
name|Opcode_wsr_ibreaka1_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.ibreaka1"
block|,
literal|173
comment|/* xt_iclass_xsr.ibreaka1 */
block|,
literal|0
block|,
name|Opcode_xsr_ibreaka1_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.ibreakenable"
block|,
literal|174
comment|/* xt_iclass_rsr.ibreakenable */
block|,
literal|0
block|,
name|Opcode_rsr_ibreakenable_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.ibreakenable"
block|,
literal|175
comment|/* xt_iclass_wsr.ibreakenable */
block|,
literal|0
block|,
name|Opcode_wsr_ibreakenable_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.ibreakenable"
block|,
literal|176
comment|/* xt_iclass_xsr.ibreakenable */
block|,
literal|0
block|,
name|Opcode_xsr_ibreakenable_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.debugcause"
block|,
literal|177
comment|/* xt_iclass_rsr.debugcause */
block|,
literal|0
block|,
name|Opcode_rsr_debugcause_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.debugcause"
block|,
literal|178
comment|/* xt_iclass_wsr.debugcause */
block|,
literal|0
block|,
name|Opcode_wsr_debugcause_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.debugcause"
block|,
literal|179
comment|/* xt_iclass_xsr.debugcause */
block|,
literal|0
block|,
name|Opcode_xsr_debugcause_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.icount"
block|,
literal|180
comment|/* xt_iclass_rsr.icount */
block|,
literal|0
block|,
name|Opcode_rsr_icount_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.icount"
block|,
literal|181
comment|/* xt_iclass_wsr.icount */
block|,
literal|0
block|,
name|Opcode_wsr_icount_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.icount"
block|,
literal|182
comment|/* xt_iclass_xsr.icount */
block|,
literal|0
block|,
name|Opcode_xsr_icount_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.icountlevel"
block|,
literal|183
comment|/* xt_iclass_rsr.icountlevel */
block|,
literal|0
block|,
name|Opcode_rsr_icountlevel_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.icountlevel"
block|,
literal|184
comment|/* xt_iclass_wsr.icountlevel */
block|,
literal|0
block|,
name|Opcode_wsr_icountlevel_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.icountlevel"
block|,
literal|185
comment|/* xt_iclass_xsr.icountlevel */
block|,
literal|0
block|,
name|Opcode_xsr_icountlevel_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.ddr"
block|,
literal|186
comment|/* xt_iclass_rsr.ddr */
block|,
literal|0
block|,
name|Opcode_rsr_ddr_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.ddr"
block|,
literal|187
comment|/* xt_iclass_wsr.ddr */
block|,
literal|0
block|,
name|Opcode_wsr_ddr_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.ddr"
block|,
literal|188
comment|/* xt_iclass_xsr.ddr */
block|,
literal|0
block|,
name|Opcode_xsr_ddr_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rfdo"
block|,
literal|189
comment|/* xt_iclass_rfdo */
block|,
name|XTENSA_OPCODE_IS_JUMP
block|,
name|Opcode_rfdo_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rfdd"
block|,
literal|190
comment|/* xt_iclass_rfdd */
block|,
name|XTENSA_OPCODE_IS_JUMP
block|,
name|Opcode_rfdd_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.ccount"
block|,
literal|191
comment|/* xt_iclass_rsr.ccount */
block|,
literal|0
block|,
name|Opcode_rsr_ccount_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.ccount"
block|,
literal|192
comment|/* xt_iclass_wsr.ccount */
block|,
literal|0
block|,
name|Opcode_wsr_ccount_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.ccount"
block|,
literal|193
comment|/* xt_iclass_xsr.ccount */
block|,
literal|0
block|,
name|Opcode_xsr_ccount_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.ccompare0"
block|,
literal|194
comment|/* xt_iclass_rsr.ccompare0 */
block|,
literal|0
block|,
name|Opcode_rsr_ccompare0_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.ccompare0"
block|,
literal|195
comment|/* xt_iclass_wsr.ccompare0 */
block|,
literal|0
block|,
name|Opcode_wsr_ccompare0_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.ccompare0"
block|,
literal|196
comment|/* xt_iclass_xsr.ccompare0 */
block|,
literal|0
block|,
name|Opcode_xsr_ccompare0_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.ccompare1"
block|,
literal|197
comment|/* xt_iclass_rsr.ccompare1 */
block|,
literal|0
block|,
name|Opcode_rsr_ccompare1_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.ccompare1"
block|,
literal|198
comment|/* xt_iclass_wsr.ccompare1 */
block|,
literal|0
block|,
name|Opcode_wsr_ccompare1_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.ccompare1"
block|,
literal|199
comment|/* xt_iclass_xsr.ccompare1 */
block|,
literal|0
block|,
name|Opcode_xsr_ccompare1_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.ccompare2"
block|,
literal|200
comment|/* xt_iclass_rsr.ccompare2 */
block|,
literal|0
block|,
name|Opcode_rsr_ccompare2_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.ccompare2"
block|,
literal|201
comment|/* xt_iclass_wsr.ccompare2 */
block|,
literal|0
block|,
name|Opcode_wsr_ccompare2_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.ccompare2"
block|,
literal|202
comment|/* xt_iclass_xsr.ccompare2 */
block|,
literal|0
block|,
name|Opcode_xsr_ccompare2_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ipf"
block|,
literal|203
comment|/* xt_iclass_icache */
block|,
literal|0
block|,
name|Opcode_ipf_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ihi"
block|,
literal|203
comment|/* xt_iclass_icache */
block|,
literal|0
block|,
name|Opcode_ihi_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iii"
block|,
literal|204
comment|/* xt_iclass_icache_inv */
block|,
literal|0
block|,
name|Opcode_iii_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"lict"
block|,
literal|205
comment|/* xt_iclass_licx */
block|,
literal|0
block|,
name|Opcode_lict_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"licw"
block|,
literal|205
comment|/* xt_iclass_licx */
block|,
literal|0
block|,
name|Opcode_licw_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"sict"
block|,
literal|206
comment|/* xt_iclass_sicx */
block|,
literal|0
block|,
name|Opcode_sict_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"sicw"
block|,
literal|206
comment|/* xt_iclass_sicx */
block|,
literal|0
block|,
name|Opcode_sicw_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dhwb"
block|,
literal|207
comment|/* xt_iclass_dcache */
block|,
literal|0
block|,
name|Opcode_dhwb_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dhwbi"
block|,
literal|207
comment|/* xt_iclass_dcache */
block|,
literal|0
block|,
name|Opcode_dhwbi_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"diwb"
block|,
literal|208
comment|/* xt_iclass_dcache_ind */
block|,
literal|0
block|,
name|Opcode_diwb_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"diwbi"
block|,
literal|208
comment|/* xt_iclass_dcache_ind */
block|,
literal|0
block|,
name|Opcode_diwbi_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dhi"
block|,
literal|209
comment|/* xt_iclass_dcache_inv */
block|,
literal|0
block|,
name|Opcode_dhi_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dii"
block|,
literal|209
comment|/* xt_iclass_dcache_inv */
block|,
literal|0
block|,
name|Opcode_dii_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dpfr"
block|,
literal|210
comment|/* xt_iclass_dpf */
block|,
literal|0
block|,
name|Opcode_dpfr_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dpfw"
block|,
literal|210
comment|/* xt_iclass_dpf */
block|,
literal|0
block|,
name|Opcode_dpfw_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dpfro"
block|,
literal|210
comment|/* xt_iclass_dpf */
block|,
literal|0
block|,
name|Opcode_dpfro_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dpfwo"
block|,
literal|210
comment|/* xt_iclass_dpf */
block|,
literal|0
block|,
name|Opcode_dpfwo_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"sdct"
block|,
literal|211
comment|/* xt_iclass_sdct */
block|,
literal|0
block|,
name|Opcode_sdct_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ldct"
block|,
literal|212
comment|/* xt_iclass_ldct */
block|,
literal|0
block|,
name|Opcode_ldct_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.ptevaddr"
block|,
literal|213
comment|/* xt_iclass_wsr.ptevaddr */
block|,
literal|0
block|,
name|Opcode_wsr_ptevaddr_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.ptevaddr"
block|,
literal|214
comment|/* xt_iclass_rsr.ptevaddr */
block|,
literal|0
block|,
name|Opcode_rsr_ptevaddr_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.ptevaddr"
block|,
literal|215
comment|/* xt_iclass_xsr.ptevaddr */
block|,
literal|0
block|,
name|Opcode_xsr_ptevaddr_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.rasid"
block|,
literal|216
comment|/* xt_iclass_rsr.rasid */
block|,
literal|0
block|,
name|Opcode_rsr_rasid_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.rasid"
block|,
literal|217
comment|/* xt_iclass_wsr.rasid */
block|,
literal|0
block|,
name|Opcode_wsr_rasid_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.rasid"
block|,
literal|218
comment|/* xt_iclass_xsr.rasid */
block|,
literal|0
block|,
name|Opcode_xsr_rasid_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.itlbcfg"
block|,
literal|219
comment|/* xt_iclass_rsr.itlbcfg */
block|,
literal|0
block|,
name|Opcode_rsr_itlbcfg_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.itlbcfg"
block|,
literal|220
comment|/* xt_iclass_wsr.itlbcfg */
block|,
literal|0
block|,
name|Opcode_wsr_itlbcfg_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.itlbcfg"
block|,
literal|221
comment|/* xt_iclass_xsr.itlbcfg */
block|,
literal|0
block|,
name|Opcode_xsr_itlbcfg_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rsr.dtlbcfg"
block|,
literal|222
comment|/* xt_iclass_rsr.dtlbcfg */
block|,
literal|0
block|,
name|Opcode_rsr_dtlbcfg_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wsr.dtlbcfg"
block|,
literal|223
comment|/* xt_iclass_wsr.dtlbcfg */
block|,
literal|0
block|,
name|Opcode_wsr_dtlbcfg_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xsr.dtlbcfg"
block|,
literal|224
comment|/* xt_iclass_xsr.dtlbcfg */
block|,
literal|0
block|,
name|Opcode_xsr_dtlbcfg_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"idtlb"
block|,
literal|225
comment|/* xt_iclass_idtlb */
block|,
literal|0
block|,
name|Opcode_idtlb_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"pdtlb"
block|,
literal|226
comment|/* xt_iclass_rdtlb */
block|,
literal|0
block|,
name|Opcode_pdtlb_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rdtlb0"
block|,
literal|226
comment|/* xt_iclass_rdtlb */
block|,
literal|0
block|,
name|Opcode_rdtlb0_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rdtlb1"
block|,
literal|226
comment|/* xt_iclass_rdtlb */
block|,
literal|0
block|,
name|Opcode_rdtlb1_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"wdtlb"
block|,
literal|227
comment|/* xt_iclass_wdtlb */
block|,
literal|0
block|,
name|Opcode_wdtlb_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"iitlb"
block|,
literal|228
comment|/* xt_iclass_iitlb */
block|,
literal|0
block|,
name|Opcode_iitlb_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"pitlb"
block|,
literal|229
comment|/* xt_iclass_ritlb */
block|,
literal|0
block|,
name|Opcode_pitlb_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ritlb0"
block|,
literal|229
comment|/* xt_iclass_ritlb */
block|,
literal|0
block|,
name|Opcode_ritlb0_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ritlb1"
block|,
literal|229
comment|/* xt_iclass_ritlb */
block|,
literal|0
block|,
name|Opcode_ritlb1_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"witlb"
block|,
literal|230
comment|/* xt_iclass_witlb */
block|,
literal|0
block|,
name|Opcode_witlb_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ldpte"
block|,
literal|231
comment|/* xt_iclass_ldpte */
block|,
literal|0
block|,
name|Opcode_ldpte_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hwwitlba"
block|,
literal|232
comment|/* xt_iclass_hwwitlba */
block|,
name|XTENSA_OPCODE_IS_BRANCH
block|,
name|Opcode_hwwitlba_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hwwdtlba"
block|,
literal|233
comment|/* xt_iclass_hwwdtlba */
block|,
literal|0
block|,
name|Opcode_hwwdtlba_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"nsa"
block|,
literal|234
comment|/* xt_iclass_nsa */
block|,
literal|0
block|,
name|Opcode_nsa_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"nsau"
block|,
literal|234
comment|/* xt_iclass_nsa */
block|,
literal|0
block|,
name|Opcode_nsau_encode_fns
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_escape
end_escape

begin_comment
comment|/* Slot-specific opcode decode functions.  */
end_comment

begin_function
specifier|static
name|int
name|Slot_inst_decode
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
switch|switch
condition|(
name|Field_op0_Slot_inst_get
argument_list|(
name|insn
argument_list|)
condition|)
block|{
case|case
literal|0
case|:
switch|switch
condition|(
name|Field_op1_Slot_inst_get
argument_list|(
name|insn
argument_list|)
condition|)
block|{
case|case
literal|0
case|:
switch|switch
condition|(
name|Field_op2_Slot_inst_get
argument_list|(
name|insn
argument_list|)
condition|)
block|{
case|case
literal|0
case|:
switch|switch
condition|(
name|Field_r_Slot_inst_get
argument_list|(
name|insn
argument_list|)
condition|)
block|{
case|case
literal|0
case|:
switch|switch
condition|(
name|Field_m_Slot_inst_get
argument_list|(
name|insn
argument_list|)
condition|)
block|{
case|case
literal|0
case|:
if|if
condition|(
name|Field_s_Slot_inst_get
argument_list|(
name|insn
argument_list|)
operator|==
literal|0
operator|&&
name|Field_n_Slot_inst_get
argument_list|(
name|insn
argument_list|)
operator|==
literal|0
condition|)
return|return
literal|77
return|;
comment|/* ill */
break|break;
case|case
literal|2
case|:
switch|switch
condition|(
name|Field_n_Slot_inst_get
argument_list|(
name|insn
argument_list|)
condition|)
block|{
case|case
literal|0
case|:
return|return
literal|96
return|;
comment|/* ret */
case|case
literal|1
case|:
return|return
literal|14
return|;
comment|/* retw */
case|case
literal|2
case|:
return|return
literal|79
return|;
comment|/* jx */
block|}
break|break;
case|case
literal|3
case|:
switch|switch
condition|(
name|Field_n_Slot_inst_get
argument_list|(
name|insn
argument_list|)
condition|)
block|{
case|case
literal|0
case|:
return|return
literal|75
return|;
comment|/* callx0 */
case|case
literal|1
case|:
return|return
literal|10
return|;
comment|/* callx4 */
case|case
literal|2
case|:
return|return
literal|9
return|;
comment|/* callx8 */
case|case
literal|3
case|:
return|return
literal|8
return|;
comment|/* callx12 */
block|}
break|break;
block|}
break|break;
case|case
literal|1
case|:
return|return
literal|12
return|;
comment|/* movsp */
case|case
literal|2
case|:
if|if
condition|(
name|Field_s_Slot_inst_get
argument_list|(
name|insn
argument_list|)
operator|==
literal|0
condition|)
block|{
switch|switch
condition|(
name|Field_t_Slot_inst_get
argument_list|(
name|insn
argument_list|)
condition|)
block|{
case|case
literal|0
case|:
return|return
literal|114
return|;
comment|/* isync */
case|case
literal|1
case|:
return|return
literal|115
return|;
comment|/* rsync */
case|case
literal|2
case|:
return|return
literal|116
return|;
comment|/* esync */
case|case
literal|3
case|:
return|return
literal|117
return|;
comment|/* dsync */
case|case
literal|8
case|:
return|return
literal|0
return|;
comment|/* excw */
case|case
literal|12
case|:
return|return
literal|112
return|;
comment|/* memw */
case|case
literal|13
case|:
return|return
literal|113
return|;
comment|/* extw */
case|case
literal|15
case|:
return|return
literal|95
return|;
comment|/* nop */
block|}
block|}
break|break;
case|case
literal|3
case|:
switch|switch
condition|(
name|Field_t_Slot_inst_get
argument_list|(
name|insn
argument_list|)
condition|)
block|{
case|case
literal|0
case|:
switch|switch
condition|(
name|Field_s_Slot_inst_get
argument_list|(
name|insn
argument_list|)
condition|)
block|{
case|case
literal|0
case|:
return|return
literal|1
return|;
comment|/* rfe */
case|case
literal|2
case|:
return|return
literal|2
return|;
comment|/* rfde */
case|case
literal|4
case|:
return|return
literal|16
return|;
comment|/* rfwo */
case|case
literal|5
case|:
return|return
literal|17
return|;
comment|/* rfwu */
block|}
break|break;
case|case
literal|1
case|:
return|return
literal|188
return|;
comment|/* rfi */
block|}
break|break;
case|case
literal|4
case|:
return|return
literal|196
return|;
comment|/* break */
case|case
literal|5
case|:
switch|switch
condition|(
name|Field_s_Slot_inst_get
argument_list|(
name|insn
argument_list|)
condition|)
block|{
case|case
literal|0
case|:
if|if
condition|(
name|Field_t_Slot_inst_get
argument_list|(
name|insn
argument_list|)
operator|==
literal|0
condition|)
return|return
literal|3
return|;
comment|/* syscall */
break|break;
case|case
literal|1
case|:
if|if
condition|(
name|Field_t_Slot_inst_get
argument_list|(
name|insn
argument_list|)
operator|==
literal|0
condition|)
return|return
literal|4
return|;
comment|/* simcall */
break|break;
block|}
break|break;
case|case
literal|6
case|:
return|return
literal|118
return|;
comment|/* rsil */
case|case
literal|7
case|:
if|if
condition|(
name|Field_t_Slot_inst_get
argument_list|(
name|insn
argument_list|)
operator|==
literal|0
condition|)
return|return
literal|189
return|;
comment|/* waiti */
break|break;
block|}
break|break;
case|case
literal|1
case|:
return|return
literal|47
return|;
comment|/* and */
case|case
literal|2
case|:
return|return
literal|48
return|;
comment|/* or */
case|case
literal|3
case|:
return|return
literal|49
return|;
comment|/* xor */
case|case
literal|4
case|:
switch|switch
condition|(
name|Field_r_Slot_inst_get
argument_list|(
name|insn
argument_list|)
condition|)
block|{
case|case
literal|0
case|:
if|if
condition|(
name|Field_t_Slot_inst_get
argument_list|(
name|insn
argument_list|)
operator|==
literal|0
condition|)
return|return
literal|100
return|;
comment|/* ssr */
break|break;
case|case
literal|1
case|:
if|if
condition|(
name|Field_t_Slot_inst_get
argument_list|(
name|insn
argument_list|)
operator|==
literal|0
condition|)
return|return
literal|101
return|;
comment|/* ssl */
break|break;
case|case
literal|2
case|:
if|if
condition|(
name|Field_t_Slot_inst_get
argument_list|(
name|insn
argument_list|)
operator|==
literal|0
condition|)
return|return
literal|102
return|;
comment|/* ssa8l */
break|break;
case|case
literal|3
case|:
if|if
condition|(
name|Field_t_Slot_inst_get
argument_list|(
name|insn
argument_list|)
operator|==
literal|0
condition|)
return|return
literal|103
return|;
comment|/* ssa8b */
break|break;
case|case
literal|4
case|:
if|if
condition|(
name|Field_thi3_Slot_inst_get
argument_list|(
name|insn
argument_list|)
operator|==
literal|0
condition|)
return|return
literal|104
return|;
comment|/* ssai */
break|break;
case|case
literal|8
case|:
if|if
condition|(
name|Field_s_Slot_inst_get
argument_list|(
name|insn
argument_list|)
operator|==
literal|0
condition|)
return|return
literal|13
return|;
comment|/* rotw */
break|break;
case|case
literal|14
case|:
return|return
literal|289
return|;
comment|/* nsa */
case|case
literal|15
case|:
return|return
literal|290
return|;
comment|/* nsau */
block|}
break|break;
case|case
literal|5
case|:
switch|switch
condition|(
name|Field_r_Slot_inst_get
argument_list|(
name|insn
argument_list|)
condition|)
block|{
case|case
literal|1
case|:
return|return
literal|287
return|;
comment|/* hwwitlba */
case|case
literal|3
case|:
return|return
literal|283
return|;
comment|/* ritlb0 */
case|case
literal|4
case|:
if|if
condition|(
name|Field_t_Slot_inst_get
argument_list|(
name|insn
argument_list|)
operator|==
literal|0
condition|)
return|return
literal|281
return|;
comment|/* iitlb */
break|break;
case|case
literal|5
case|:
return|return
literal|282
return|;
comment|/* pitlb */
case|case
literal|6
case|:
return|return
literal|285
return|;
comment|/* witlb */
case|case
literal|7
case|:
return|return
literal|284
return|;
comment|/* ritlb1 */
case|case
literal|9
case|:
return|return
literal|288
return|;
comment|/* hwwdtlba */
case|case
literal|11
case|:
return|return
literal|278
return|;
comment|/* rdtlb0 */
case|case
literal|12
case|:
if|if
condition|(
name|Field_t_Slot_inst_get
argument_list|(
name|insn
argument_list|)
operator|==
literal|0
condition|)
return|return
literal|276
return|;
comment|/* idtlb */
break|break;
case|case
literal|13
case|:
return|return
literal|277
return|;
comment|/* pdtlb */
case|case
literal|14
case|:
return|return
literal|280
return|;
comment|/* wdtlb */
case|case
literal|15
case|:
return|return
literal|279
return|;
comment|/* rdtlb1 */
block|}
break|break;
case|case
literal|6
case|:
switch|switch
condition|(
name|Field_s_Slot_inst_get
argument_list|(
name|insn
argument_list|)
condition|)
block|{
case|case
literal|0
case|:
return|return
literal|93
return|;
comment|/* neg */
case|case
literal|1
case|:
return|return
literal|94
return|;
comment|/* abs */
block|}
break|break;
case|case
literal|8
case|:
return|return
literal|39
return|;
comment|/* add */
case|case
literal|9
case|:
return|return
literal|41
return|;
comment|/* addx2 */
case|case
literal|10
case|:
return|return
literal|42
return|;
comment|/* addx4 */
case|case
literal|11
case|:
return|return
literal|43
return|;
comment|/* addx8 */
case|case
literal|12
case|:
return|return
literal|40
return|;
comment|/* sub */
case|case
literal|13
case|:
return|return
literal|44
return|;
comment|/* subx2 */
case|case
literal|14
case|:
return|return
literal|45
return|;
comment|/* subx4 */
case|case
literal|15
case|:
return|return
literal|46
return|;
comment|/* subx8 */
block|}
break|break;
case|case
literal|1
case|:
switch|switch
condition|(
name|Field_op2_Slot_inst_get
argument_list|(
name|insn
argument_list|)
condition|)
block|{
case|case
literal|0
case|:
case|case
literal|1
case|:
return|return
literal|109
return|;
comment|/* slli */
case|case
literal|2
case|:
case|case
literal|3
case|:
return|return
literal|110
return|;
comment|/* srai */
case|case
literal|4
case|:
return|return
literal|111
return|;
comment|/* srli */
case|case
literal|6
case|:
switch|switch
condition|(
name|Field_sr_Slot_inst_get
argument_list|(
name|insn
argument_list|)
condition|)
block|{
case|case
literal|0
case|:
return|return
literal|127
return|;
comment|/* xsr.lbeg */
case|case
literal|1
case|:
return|return
literal|121
return|;
comment|/* xsr.lend */
case|case
literal|2
case|:
return|return
literal|124
return|;
comment|/* xsr.lcount */
case|case
literal|3
case|:
return|return
literal|130
return|;
comment|/* xsr.sar */
case|case
literal|5
case|:
return|return
literal|133
return|;
comment|/* xsr.litbase */
case|case
literal|72
case|:
return|return
literal|22
return|;
comment|/* xsr.windowbase */
case|case
literal|73
case|:
return|return
literal|25
return|;
comment|/* xsr.windowstart */
case|case
literal|83
case|:
return|return
literal|266
return|;
comment|/* xsr.ptevaddr */
case|case
literal|90
case|:
return|return
literal|269
return|;
comment|/* xsr.rasid */
case|case
literal|91
case|:
return|return
literal|272
return|;
comment|/* xsr.itlbcfg */
case|case
literal|92
case|:
return|return
literal|275
return|;
comment|/* xsr.dtlbcfg */
case|case
literal|96
case|:
return|return
literal|218
return|;
comment|/* xsr.ibreakenable */
case|case
literal|104
case|:
return|return
literal|230
return|;
comment|/* xsr.ddr */
case|case
literal|128
case|:
return|return
literal|212
return|;
comment|/* xsr.ibreaka0 */
case|case
literal|129
case|:
return|return
literal|215
return|;
comment|/* xsr.ibreaka1 */
case|case
literal|144
case|:
return|return
literal|200
return|;
comment|/* xsr.dbreaka0 */
case|case
literal|145
case|:
return|return
literal|206
return|;
comment|/* xsr.dbreaka1 */
case|case
literal|160
case|:
return|return
literal|203
return|;
comment|/* xsr.dbreakc0 */
case|case
literal|161
case|:
return|return
literal|209
return|;
comment|/* xsr.dbreakc1 */
case|case
literal|177
case|:
return|return
literal|141
return|;
comment|/* xsr.epc1 */
case|case
literal|178
case|:
return|return
literal|147
return|;
comment|/* xsr.epc2 */
case|case
literal|179
case|:
return|return
literal|153
return|;
comment|/* xsr.epc3 */
case|case
literal|180
case|:
return|return
literal|159
return|;
comment|/* xsr.epc4 */
case|case
literal|192
case|:
return|return
literal|177
return|;
comment|/* xsr.depc */
case|case
literal|194
case|:
return|return
literal|165
return|;
comment|/* xsr.eps2 */
case|case
literal|195
case|:
return|return
literal|168
return|;
comment|/* xsr.eps3 */
case|case
literal|196
case|:
return|return
literal|171
return|;
comment|/* xsr.eps4 */
case|case
literal|209
case|:
return|return
literal|144
return|;
comment|/* xsr.excsave1 */
case|case
literal|210
case|:
return|return
literal|150
return|;
comment|/* xsr.excsave2 */
case|case
literal|211
case|:
return|return
literal|156
return|;
comment|/* xsr.excsave3 */
case|case
literal|212
case|:
return|return
literal|162
return|;
comment|/* xsr.excsave4 */
case|case
literal|228
case|:
return|return
literal|195
return|;
comment|/* xsr.intenable */
case|case
literal|230
case|:
return|return
literal|138
return|;
comment|/* xsr.ps */
case|case
literal|232
case|:
return|return
literal|180
return|;
comment|/* xsr.exccause */
case|case
literal|233
case|:
return|return
literal|221
return|;
comment|/* xsr.debugcause */
case|case
literal|234
case|:
return|return
literal|235
return|;
comment|/* xsr.ccount */
case|case
literal|236
case|:
return|return
literal|224
return|;
comment|/* xsr.icount */
case|case
literal|237
case|:
return|return
literal|227
return|;
comment|/* xsr.icountlevel */
case|case
literal|238
case|:
return|return
literal|174
return|;
comment|/* xsr.excvaddr */
case|case
literal|240
case|:
return|return
literal|238
return|;
comment|/* xsr.ccompare0 */
case|case
literal|241
case|:
return|return
literal|241
return|;
comment|/* xsr.ccompare1 */
case|case
literal|242
case|:
return|return
literal|244
return|;
comment|/* xsr.ccompare2 */
case|case
literal|244
case|:
return|return
literal|183
return|;
comment|/* xsr.misc0 */
case|case
literal|245
case|:
return|return
literal|186
return|;
comment|/* xsr.misc1 */
block|}
break|break;
case|case
literal|8
case|:
return|return
literal|106
return|;
comment|/* src */
case|case
literal|9
case|:
if|if
condition|(
name|Field_s_Slot_inst_get
argument_list|(
name|insn
argument_list|)
operator|==
literal|0
condition|)
return|return
literal|107
return|;
comment|/* srl */
break|break;
case|case
literal|10
case|:
if|if
condition|(
name|Field_t_Slot_inst_get
argument_list|(
name|insn
argument_list|)
operator|==
literal|0
condition|)
return|return
literal|105
return|;
comment|/* sll */
break|break;
case|case
literal|11
case|:
if|if
condition|(
name|Field_s_Slot_inst_get
argument_list|(
name|insn
argument_list|)
operator|==
literal|0
condition|)
return|return
literal|108
return|;
comment|/* sra */
break|break;
case|case
literal|15
case|:
switch|switch
condition|(
name|Field_r_Slot_inst_get
argument_list|(
name|insn
argument_list|)
condition|)
block|{
case|case
literal|0
case|:
return|return
literal|248
return|;
comment|/* lict */
case|case
literal|1
case|:
return|return
literal|250
return|;
comment|/* sict */
case|case
literal|2
case|:
return|return
literal|249
return|;
comment|/* licw */
case|case
literal|3
case|:
return|return
literal|251
return|;
comment|/* sicw */
case|case
literal|8
case|:
return|return
literal|263
return|;
comment|/* ldct */
case|case
literal|9
case|:
return|return
literal|262
return|;
comment|/* sdct */
case|case
literal|14
case|:
if|if
condition|(
name|Field_t_Slot_inst_get
argument_list|(
name|insn
argument_list|)
operator|==
literal|0
operator|&&
name|Field_s_Slot_inst_get
argument_list|(
name|insn
argument_list|)
operator|==
literal|0
condition|)
return|return
literal|231
return|;
comment|/* rfdo */
if|if
condition|(
name|Field_t_Slot_inst_get
argument_list|(
name|insn
argument_list|)
operator|==
literal|1
operator|&&
name|Field_s_Slot_inst_get
argument_list|(
name|insn
argument_list|)
operator|==
literal|0
condition|)
return|return
literal|232
return|;
comment|/* rfdd */
break|break;
case|case
literal|15
case|:
return|return
literal|286
return|;
comment|/* ldpte */
block|}
break|break;
block|}
break|break;
case|case
literal|3
case|:
switch|switch
condition|(
name|Field_op2_Slot_inst_get
argument_list|(
name|insn
argument_list|)
condition|)
block|{
case|case
literal|0
case|:
switch|switch
condition|(
name|Field_sr_Slot_inst_get
argument_list|(
name|insn
argument_list|)
condition|)
block|{
case|case
literal|0
case|:
return|return
literal|125
return|;
comment|/* rsr.lbeg */
case|case
literal|1
case|:
return|return
literal|119
return|;
comment|/* rsr.lend */
case|case
literal|2
case|:
return|return
literal|122
return|;
comment|/* rsr.lcount */
case|case
literal|3
case|:
return|return
literal|128
return|;
comment|/* rsr.sar */
case|case
literal|5
case|:
return|return
literal|131
return|;
comment|/* rsr.litbase */
case|case
literal|72
case|:
return|return
literal|20
return|;
comment|/* rsr.windowbase */
case|case
literal|73
case|:
return|return
literal|23
return|;
comment|/* rsr.windowstart */
case|case
literal|83
case|:
return|return
literal|265
return|;
comment|/* rsr.ptevaddr */
case|case
literal|90
case|:
return|return
literal|267
return|;
comment|/* rsr.rasid */
case|case
literal|91
case|:
return|return
literal|270
return|;
comment|/* rsr.itlbcfg */
case|case
literal|92
case|:
return|return
literal|273
return|;
comment|/* rsr.dtlbcfg */
case|case
literal|96
case|:
return|return
literal|216
return|;
comment|/* rsr.ibreakenable */
case|case
literal|104
case|:
return|return
literal|228
return|;
comment|/* rsr.ddr */
case|case
literal|128
case|:
return|return
literal|210
return|;
comment|/* rsr.ibreaka0 */
case|case
literal|129
case|:
return|return
literal|213
return|;
comment|/* rsr.ibreaka1 */
case|case
literal|144
case|:
return|return
literal|198
return|;
comment|/* rsr.dbreaka0 */
case|case
literal|145
case|:
return|return
literal|204
return|;
comment|/* rsr.dbreaka1 */
case|case
literal|160
case|:
return|return
literal|201
return|;
comment|/* rsr.dbreakc0 */
case|case
literal|161
case|:
return|return
literal|207
return|;
comment|/* rsr.dbreakc1 */
case|case
literal|176
case|:
return|return
literal|134
return|;
comment|/* rsr.176 */
case|case
literal|177
case|:
return|return
literal|139
return|;
comment|/* rsr.epc1 */
case|case
literal|178
case|:
return|return
literal|145
return|;
comment|/* rsr.epc2 */
case|case
literal|179
case|:
return|return
literal|151
return|;
comment|/* rsr.epc3 */
case|case
literal|180
case|:
return|return
literal|157
return|;
comment|/* rsr.epc4 */
case|case
literal|192
case|:
return|return
literal|175
return|;
comment|/* rsr.depc */
case|case
literal|194
case|:
return|return
literal|163
return|;
comment|/* rsr.eps2 */
case|case
literal|195
case|:
return|return
literal|166
return|;
comment|/* rsr.eps3 */
case|case
literal|196
case|:
return|return
literal|169
return|;
comment|/* rsr.eps4 */
case|case
literal|208
case|:
return|return
literal|135
return|;
comment|/* rsr.208 */
case|case
literal|209
case|:
return|return
literal|142
return|;
comment|/* rsr.excsave1 */
case|case
literal|210
case|:
return|return
literal|148
return|;
comment|/* rsr.excsave2 */
case|case
literal|211
case|:
return|return
literal|154
return|;
comment|/* rsr.excsave3 */
case|case
literal|212
case|:
return|return
literal|160
return|;
comment|/* rsr.excsave4 */
case|case
literal|226
case|:
return|return
literal|190
return|;
comment|/* rsr.interrupt */
case|case
literal|228
case|:
return|return
literal|193
return|;
comment|/* rsr.intenable */
case|case
literal|230
case|:
return|return
literal|136
return|;
comment|/* rsr.ps */
case|case
literal|232
case|:
return|return
literal|178
return|;
comment|/* rsr.exccause */
case|case
literal|233
case|:
return|return
literal|219
return|;
comment|/* rsr.debugcause */
case|case
literal|234
case|:
return|return
literal|233
return|;
comment|/* rsr.ccount */
case|case
literal|235
case|:
return|return
literal|187
return|;
comment|/* rsr.prid */
case|case
literal|236
case|:
return|return
literal|222
return|;
comment|/* rsr.icount */
case|case
literal|237
case|:
return|return
literal|225
return|;
comment|/* rsr.icountlevel */
case|case
literal|238
case|:
return|return
literal|172
return|;
comment|/* rsr.excvaddr */
case|case
literal|240
case|:
return|return
literal|236
return|;
comment|/* rsr.ccompare0 */
case|case
literal|241
case|:
return|return
literal|239
return|;
comment|/* rsr.ccompare1 */
case|case
literal|242
case|:
return|return
literal|242
return|;
comment|/* rsr.ccompare2 */
case|case
literal|244
case|:
return|return
literal|181
return|;
comment|/* rsr.misc0 */
case|case
literal|245
case|:
return|return
literal|184
return|;
comment|/* rsr.misc1 */
block|}
break|break;
case|case
literal|1
case|:
switch|switch
condition|(
name|Field_sr_Slot_inst_get
argument_list|(
name|insn
argument_list|)
condition|)
block|{
case|case
literal|0
case|:
return|return
literal|126
return|;
comment|/* wsr.lbeg */
case|case
literal|1
case|:
return|return
literal|120
return|;
comment|/* wsr.lend */
case|case
literal|2
case|:
return|return
literal|123
return|;
comment|/* wsr.lcount */
case|case
literal|3
case|:
return|return
literal|129
return|;
comment|/* wsr.sar */
case|case
literal|5
case|:
return|return
literal|132
return|;
comment|/* wsr.litbase */
case|case
literal|72
case|:
return|return
literal|21
return|;
comment|/* wsr.windowbase */
case|case
literal|73
case|:
return|return
literal|24
return|;
comment|/* wsr.windowstart */
case|case
literal|83
case|:
return|return
literal|264
return|;
comment|/* wsr.ptevaddr */
case|case
literal|90
case|:
return|return
literal|268
return|;
comment|/* wsr.rasid */
case|case
literal|91
case|:
return|return
literal|271
return|;
comment|/* wsr.itlbcfg */
case|case
literal|92
case|:
return|return
literal|274
return|;
comment|/* wsr.dtlbcfg */
case|case
literal|96
case|:
return|return
literal|217
return|;
comment|/* wsr.ibreakenable */
case|case
literal|104
case|:
return|return
literal|229
return|;
comment|/* wsr.ddr */
case|case
literal|128
case|:
return|return
literal|211
return|;
comment|/* wsr.ibreaka0 */
case|case
literal|129
case|:
return|return
literal|214
return|;
comment|/* wsr.ibreaka1 */
case|case
literal|144
case|:
return|return
literal|199
return|;
comment|/* wsr.dbreaka0 */
case|case
literal|145
case|:
return|return
literal|205
return|;
comment|/* wsr.dbreaka1 */
case|case
literal|160
case|:
return|return
literal|202
return|;
comment|/* wsr.dbreakc0 */
case|case
literal|161
case|:
return|return
literal|208
return|;
comment|/* wsr.dbreakc1 */
case|case
literal|177
case|:
return|return
literal|140
return|;
comment|/* wsr.epc1 */
case|case
literal|178
case|:
return|return
literal|146
return|;
comment|/* wsr.epc2 */
case|case
literal|179
case|:
return|return
literal|152
return|;
comment|/* wsr.epc3 */
case|case
literal|180
case|:
return|return
literal|158
return|;
comment|/* wsr.epc4 */
case|case
literal|192
case|:
return|return
literal|176
return|;
comment|/* wsr.depc */
case|case
literal|194
case|:
return|return
literal|164
return|;
comment|/* wsr.eps2 */
case|case
literal|195
case|:
return|return
literal|167
return|;
comment|/* wsr.eps3 */
case|case
literal|196
case|:
return|return
literal|170
return|;
comment|/* wsr.eps4 */
case|case
literal|209
case|:
return|return
literal|143
return|;
comment|/* wsr.excsave1 */
case|case
literal|210
case|:
return|return
literal|149
return|;
comment|/* wsr.excsave2 */
case|case
literal|211
case|:
return|return
literal|155
return|;
comment|/* wsr.excsave3 */
case|case
literal|212
case|:
return|return
literal|161
return|;
comment|/* wsr.excsave4 */
case|case
literal|226
case|:
return|return
literal|191
return|;
comment|/* wsr.intset */
case|case
literal|227
case|:
return|return
literal|192
return|;
comment|/* wsr.intclear */
case|case
literal|228
case|:
return|return
literal|194
return|;
comment|/* wsr.intenable */
case|case
literal|230
case|:
return|return
literal|137
return|;
comment|/* wsr.ps */
case|case
literal|232
case|:
return|return
literal|179
return|;
comment|/* wsr.exccause */
case|case
literal|233
case|:
return|return
literal|220
return|;
comment|/* wsr.debugcause */
case|case
literal|234
case|:
return|return
literal|234
return|;
comment|/* wsr.ccount */
case|case
literal|236
case|:
return|return
literal|223
return|;
comment|/* wsr.icount */
case|case
literal|237
case|:
return|return
literal|226
return|;
comment|/* wsr.icountlevel */
case|case
literal|238
case|:
return|return
literal|173
return|;
comment|/* wsr.excvaddr */
case|case
literal|240
case|:
return|return
literal|237
return|;
comment|/* wsr.ccompare0 */
case|case
literal|241
case|:
return|return
literal|240
return|;
comment|/* wsr.ccompare1 */
case|case
literal|242
case|:
return|return
literal|243
return|;
comment|/* wsr.ccompare2 */
case|case
literal|244
case|:
return|return
literal|182
return|;
comment|/* wsr.misc0 */
case|case
literal|245
case|:
return|return
literal|185
return|;
comment|/* wsr.misc1 */
block|}
break|break;
case|case
literal|8
case|:
return|return
literal|89
return|;
comment|/* moveqz */
case|case
literal|9
case|:
return|return
literal|90
return|;
comment|/* movnez */
case|case
literal|10
case|:
return|return
literal|91
return|;
comment|/* movltz */
case|case
literal|11
case|:
return|return
literal|92
return|;
comment|/* movgez */
block|}
break|break;
case|case
literal|4
case|:
case|case
literal|5
case|:
return|return
literal|76
return|;
comment|/* extui */
case|case
literal|9
case|:
switch|switch
condition|(
name|Field_op2_Slot_inst_get
argument_list|(
name|insn
argument_list|)
condition|)
block|{
case|case
literal|0
case|:
return|return
literal|18
return|;
comment|/* l32e */
case|case
literal|4
case|:
return|return
literal|19
return|;
comment|/* s32e */
block|}
break|break;
block|}
break|break;
case|case
literal|1
case|:
return|return
literal|83
return|;
comment|/* l32r */
case|case
literal|2
case|:
switch|switch
condition|(
name|Field_r_Slot_inst_get
argument_list|(
name|insn
argument_list|)
condition|)
block|{
case|case
literal|0
case|:
return|return
literal|84
return|;
comment|/* l8ui */
case|case
literal|1
case|:
return|return
literal|80
return|;
comment|/* l16ui */
case|case
literal|2
case|:
return|return
literal|82
return|;
comment|/* l32i */
case|case
literal|4
case|:
return|return
literal|99
return|;
comment|/* s8i */
case|case
literal|5
case|:
return|return
literal|97
return|;
comment|/* s16i */
case|case
literal|6
case|:
return|return
literal|98
return|;
comment|/* s32i */
case|case
literal|7
case|:
switch|switch
condition|(
name|Field_t_Slot_inst_get
argument_list|(
name|insn
argument_list|)
condition|)
block|{
case|case
literal|0
case|:
return|return
literal|258
return|;
comment|/* dpfr */
case|case
literal|1
case|:
return|return
literal|259
return|;
comment|/* dpfw */
case|case
literal|2
case|:
return|return
literal|260
return|;
comment|/* dpfro */
case|case
literal|3
case|:
return|return
literal|261
return|;
comment|/* dpfwo */
case|case
literal|4
case|:
return|return
literal|252
return|;
comment|/* dhwb */
case|case
literal|5
case|:
return|return
literal|253
return|;
comment|/* dhwbi */
case|case
literal|6
case|:
return|return
literal|256
return|;
comment|/* dhi */
case|case
literal|7
case|:
return|return
literal|257
return|;
comment|/* dii */
case|case
literal|8
case|:
switch|switch
condition|(
name|Field_op1_Slot_inst_get
argument_list|(
name|insn
argument_list|)
condition|)
block|{
case|case
literal|4
case|:
return|return
literal|254
return|;
comment|/* diwb */
case|case
literal|5
case|:
return|return
literal|255
return|;
comment|/* diwbi */
block|}
break|break;
case|case
literal|12
case|:
return|return
literal|245
return|;
comment|/* ipf */
case|case
literal|14
case|:
return|return
literal|246
return|;
comment|/* ihi */
case|case
literal|15
case|:
return|return
literal|247
return|;
comment|/* iii */
block|}
break|break;
case|case
literal|9
case|:
return|return
literal|81
return|;
comment|/* l16si */
case|case
literal|10
case|:
return|return
literal|88
return|;
comment|/* movi */
case|case
literal|12
case|:
return|return
literal|37
return|;
comment|/* addi */
case|case
literal|13
case|:
return|return
literal|38
return|;
comment|/* addmi */
block|}
break|break;
case|case
literal|5
case|:
switch|switch
condition|(
name|Field_n_Slot_inst_get
argument_list|(
name|insn
argument_list|)
condition|)
block|{
case|case
literal|0
case|:
return|return
literal|74
return|;
comment|/* call0 */
case|case
literal|1
case|:
return|return
literal|7
return|;
comment|/* call4 */
case|case
literal|2
case|:
return|return
literal|6
return|;
comment|/* call8 */
case|case
literal|3
case|:
return|return
literal|5
return|;
comment|/* call12 */
block|}
break|break;
case|case
literal|6
case|:
switch|switch
condition|(
name|Field_n_Slot_inst_get
argument_list|(
name|insn
argument_list|)
condition|)
block|{
case|case
literal|0
case|:
return|return
literal|78
return|;
comment|/* j */
case|case
literal|1
case|:
switch|switch
condition|(
name|Field_m_Slot_inst_get
argument_list|(
name|insn
argument_list|)
condition|)
block|{
case|case
literal|0
case|:
return|return
literal|70
return|;
comment|/* beqz */
case|case
literal|1
case|:
return|return
literal|71
return|;
comment|/* bnez */
case|case
literal|2
case|:
return|return
literal|73
return|;
comment|/* bltz */
case|case
literal|3
case|:
return|return
literal|72
return|;
comment|/* bgez */
block|}
break|break;
case|case
literal|2
case|:
switch|switch
condition|(
name|Field_m_Slot_inst_get
argument_list|(
name|insn
argument_list|)
condition|)
block|{
case|case
literal|0
case|:
return|return
literal|50
return|;
comment|/* beqi */
case|case
literal|1
case|:
return|return
literal|51
return|;
comment|/* bnei */
case|case
literal|2
case|:
return|return
literal|53
return|;
comment|/* blti */
case|case
literal|3
case|:
return|return
literal|52
return|;
comment|/* bgei */
block|}
break|break;
case|case
literal|3
case|:
switch|switch
condition|(
name|Field_m_Slot_inst_get
argument_list|(
name|insn
argument_list|)
condition|)
block|{
case|case
literal|0
case|:
return|return
literal|11
return|;
comment|/* entry */
case|case
literal|1
case|:
switch|switch
condition|(
name|Field_r_Slot_inst_get
argument_list|(
name|insn
argument_list|)
condition|)
block|{
case|case
literal|8
case|:
return|return
literal|85
return|;
comment|/* loop */
case|case
literal|9
case|:
return|return
literal|86
return|;
comment|/* loopnez */
case|case
literal|10
case|:
return|return
literal|87
return|;
comment|/* loopgtz */
block|}
break|break;
case|case
literal|2
case|:
return|return
literal|57
return|;
comment|/* bltui */
case|case
literal|3
case|:
return|return
literal|56
return|;
comment|/* bgeui */
block|}
break|break;
block|}
break|break;
case|case
literal|7
case|:
switch|switch
condition|(
name|Field_r_Slot_inst_get
argument_list|(
name|insn
argument_list|)
condition|)
block|{
case|case
literal|0
case|:
return|return
literal|65
return|;
comment|/* bnone */
case|case
literal|1
case|:
return|return
literal|58
return|;
comment|/* beq */
case|case
literal|2
case|:
return|return
literal|61
return|;
comment|/* blt */
case|case
literal|3
case|:
return|return
literal|63
return|;
comment|/* bltu */
case|case
literal|4
case|:
return|return
literal|66
return|;
comment|/* ball */
case|case
literal|5
case|:
return|return
literal|68
return|;
comment|/* bbc */
case|case
literal|6
case|:
case|case
literal|7
case|:
return|return
literal|54
return|;
comment|/* bbci */
case|case
literal|8
case|:
return|return
literal|64
return|;
comment|/* bany */
case|case
literal|9
case|:
return|return
literal|59
return|;
comment|/* bne */
case|case
literal|10
case|:
return|return
literal|60
return|;
comment|/* bge */
case|case
literal|11
case|:
return|return
literal|62
return|;
comment|/* bgeu */
case|case
literal|12
case|:
return|return
literal|67
return|;
comment|/* bnall */
case|case
literal|13
case|:
return|return
literal|69
return|;
comment|/* bbs */
case|case
literal|14
case|:
case|case
literal|15
case|:
return|return
literal|55
return|;
comment|/* bbsi */
block|}
break|break;
block|}
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Slot_inst16b_decode
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
switch|switch
condition|(
name|Field_op0_Slot_inst16b_get
argument_list|(
name|insn
argument_list|)
condition|)
block|{
case|case
literal|12
case|:
switch|switch
condition|(
name|Field_i_Slot_inst16b_get
argument_list|(
name|insn
argument_list|)
condition|)
block|{
case|case
literal|0
case|:
return|return
literal|33
return|;
comment|/* movi.n */
case|case
literal|1
case|:
switch|switch
condition|(
name|Field_z_Slot_inst16b_get
argument_list|(
name|insn
argument_list|)
condition|)
block|{
case|case
literal|0
case|:
return|return
literal|28
return|;
comment|/* beqz.n */
case|case
literal|1
case|:
return|return
literal|29
return|;
comment|/* bnez.n */
block|}
break|break;
block|}
break|break;
case|case
literal|13
case|:
switch|switch
condition|(
name|Field_r_Slot_inst16b_get
argument_list|(
name|insn
argument_list|)
condition|)
block|{
case|case
literal|0
case|:
return|return
literal|32
return|;
comment|/* mov.n */
case|case
literal|15
case|:
switch|switch
condition|(
name|Field_t_Slot_inst16b_get
argument_list|(
name|insn
argument_list|)
condition|)
block|{
case|case
literal|0
case|:
return|return
literal|35
return|;
comment|/* ret.n */
case|case
literal|1
case|:
return|return
literal|15
return|;
comment|/* retw.n */
case|case
literal|2
case|:
return|return
literal|197
return|;
comment|/* break.n */
case|case
literal|3
case|:
if|if
condition|(
name|Field_s_Slot_inst16b_get
argument_list|(
name|insn
argument_list|)
operator|==
literal|0
condition|)
return|return
literal|34
return|;
comment|/* nop.n */
break|break;
case|case
literal|6
case|:
if|if
condition|(
name|Field_s_Slot_inst16b_get
argument_list|(
name|insn
argument_list|)
operator|==
literal|0
condition|)
return|return
literal|30
return|;
comment|/* ill.n */
break|break;
block|}
break|break;
block|}
break|break;
block|}
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|Slot_inst16a_decode
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
switch|switch
condition|(
name|Field_op0_Slot_inst16a_get
argument_list|(
name|insn
argument_list|)
condition|)
block|{
case|case
literal|8
case|:
return|return
literal|31
return|;
comment|/* l32i.n */
case|case
literal|9
case|:
return|return
literal|36
return|;
comment|/* s32i.n */
case|case
literal|10
case|:
return|return
literal|26
return|;
comment|/* add.n */
case|case
literal|11
case|:
return|return
literal|27
return|;
comment|/* addi.n */
block|}
return|return
literal|0
return|;
block|}
end_function

begin_escape
end_escape

begin_comment
comment|/* Instruction slots.  */
end_comment

begin_function
specifier|static
name|void
name|Slot_x24_Format_inst_0_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|,
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
literal|0xffffff
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Slot_x24_Format_inst_0_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
specifier|const
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xffffff
operator|)
operator||
operator|(
name|slotbuf
index|[
literal|0
index|]
operator|&
literal|0xffffff
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Slot_x16a_Format_inst16a_0_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|,
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|&
literal|0xffff00
operator|)
operator|>>
literal|8
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Slot_x16a_Format_inst16a_0_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
specifier|const
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xffff00
operator|)
operator||
operator|(
operator|(
name|slotbuf
index|[
literal|0
index|]
operator|&
literal|0xffff
operator|)
operator|<<
literal|8
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Slot_x16b_Format_inst16b_0_get
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|,
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|slotbuf
index|[
literal|0
index|]
operator|=
operator|(
operator|(
name|insn
index|[
literal|0
index|]
operator|&
literal|0xffff00
operator|)
operator|>>
literal|8
operator|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Slot_x16b_Format_inst16b_0_set
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|,
specifier|const
name|xtensa_insnbuf
name|slotbuf
parameter_list|)
block|{
name|insn
index|[
literal|0
index|]
operator|=
operator|(
name|insn
index|[
literal|0
index|]
operator|&
operator|~
literal|0xffff00
operator|)
operator||
operator|(
operator|(
name|slotbuf
index|[
literal|0
index|]
operator|&
literal|0xffff
operator|)
operator|<<
literal|8
operator|)
expr_stmt|;
block|}
end_function

begin_decl_stmt
specifier|static
name|xtensa_get_field_fn
name|Slot_inst_get_field_fns
index|[]
init|=
block|{
name|Field_t_Slot_inst_get
block|,
name|Field_bbi4_Slot_inst_get
block|,
name|Field_bbi_Slot_inst_get
block|,
name|Field_imm12_Slot_inst_get
block|,
name|Field_imm8_Slot_inst_get
block|,
name|Field_s_Slot_inst_get
block|,
name|Field_imm12b_Slot_inst_get
block|,
name|Field_imm16_Slot_inst_get
block|,
name|Field_m_Slot_inst_get
block|,
name|Field_n_Slot_inst_get
block|,
name|Field_offset_Slot_inst_get
block|,
name|Field_op0_Slot_inst_get
block|,
name|Field_op1_Slot_inst_get
block|,
name|Field_op2_Slot_inst_get
block|,
name|Field_r_Slot_inst_get
block|,
name|Field_sa4_Slot_inst_get
block|,
name|Field_sae4_Slot_inst_get
block|,
name|Field_sae_Slot_inst_get
block|,
name|Field_sal_Slot_inst_get
block|,
name|Field_sargt_Slot_inst_get
block|,
name|Field_sas4_Slot_inst_get
block|,
name|Field_sas_Slot_inst_get
block|,
name|Field_sr_Slot_inst_get
block|,
name|Field_st_Slot_inst_get
block|,
name|Field_thi3_Slot_inst_get
block|,
name|Field_imm4_Slot_inst_get
block|,
name|Field_mn_Slot_inst_get
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|Implicit_Field_ar0_get
block|,
name|Implicit_Field_ar4_get
block|,
name|Implicit_Field_ar8_get
block|,
name|Implicit_Field_ar12_get
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_set_field_fn
name|Slot_inst_set_field_fns
index|[]
init|=
block|{
name|Field_t_Slot_inst_set
block|,
name|Field_bbi4_Slot_inst_set
block|,
name|Field_bbi_Slot_inst_set
block|,
name|Field_imm12_Slot_inst_set
block|,
name|Field_imm8_Slot_inst_set
block|,
name|Field_s_Slot_inst_set
block|,
name|Field_imm12b_Slot_inst_set
block|,
name|Field_imm16_Slot_inst_set
block|,
name|Field_m_Slot_inst_set
block|,
name|Field_n_Slot_inst_set
block|,
name|Field_offset_Slot_inst_set
block|,
name|Field_op0_Slot_inst_set
block|,
name|Field_op1_Slot_inst_set
block|,
name|Field_op2_Slot_inst_set
block|,
name|Field_r_Slot_inst_set
block|,
name|Field_sa4_Slot_inst_set
block|,
name|Field_sae4_Slot_inst_set
block|,
name|Field_sae_Slot_inst_set
block|,
name|Field_sal_Slot_inst_set
block|,
name|Field_sargt_Slot_inst_set
block|,
name|Field_sas4_Slot_inst_set
block|,
name|Field_sas_Slot_inst_set
block|,
name|Field_sr_Slot_inst_set
block|,
name|Field_st_Slot_inst_set
block|,
name|Field_thi3_Slot_inst_set
block|,
name|Field_imm4_Slot_inst_set
block|,
name|Field_mn_Slot_inst_set
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|Implicit_Field_set
block|,
name|Implicit_Field_set
block|,
name|Implicit_Field_set
block|,
name|Implicit_Field_set
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_get_field_fn
name|Slot_inst16a_get_field_fns
index|[]
init|=
block|{
name|Field_t_Slot_inst16a_get
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|Field_s_Slot_inst16a_get
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|Field_op0_Slot_inst16a_get
block|,
literal|0
block|,
literal|0
block|,
name|Field_r_Slot_inst16a_get
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|Field_sr_Slot_inst16a_get
block|,
name|Field_st_Slot_inst16a_get
block|,
literal|0
block|,
name|Field_imm4_Slot_inst16a_get
block|,
literal|0
block|,
name|Field_i_Slot_inst16a_get
block|,
name|Field_imm6lo_Slot_inst16a_get
block|,
name|Field_imm6hi_Slot_inst16a_get
block|,
name|Field_imm7lo_Slot_inst16a_get
block|,
name|Field_imm7hi_Slot_inst16a_get
block|,
name|Field_z_Slot_inst16a_get
block|,
name|Field_imm6_Slot_inst16a_get
block|,
name|Field_imm7_Slot_inst16a_get
block|,
name|Implicit_Field_ar0_get
block|,
name|Implicit_Field_ar4_get
block|,
name|Implicit_Field_ar8_get
block|,
name|Implicit_Field_ar12_get
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_set_field_fn
name|Slot_inst16a_set_field_fns
index|[]
init|=
block|{
name|Field_t_Slot_inst16a_set
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|Field_s_Slot_inst16a_set
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|Field_op0_Slot_inst16a_set
block|,
literal|0
block|,
literal|0
block|,
name|Field_r_Slot_inst16a_set
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|Field_sr_Slot_inst16a_set
block|,
name|Field_st_Slot_inst16a_set
block|,
literal|0
block|,
name|Field_imm4_Slot_inst16a_set
block|,
literal|0
block|,
name|Field_i_Slot_inst16a_set
block|,
name|Field_imm6lo_Slot_inst16a_set
block|,
name|Field_imm6hi_Slot_inst16a_set
block|,
name|Field_imm7lo_Slot_inst16a_set
block|,
name|Field_imm7hi_Slot_inst16a_set
block|,
name|Field_z_Slot_inst16a_set
block|,
name|Field_imm6_Slot_inst16a_set
block|,
name|Field_imm7_Slot_inst16a_set
block|,
name|Implicit_Field_set
block|,
name|Implicit_Field_set
block|,
name|Implicit_Field_set
block|,
name|Implicit_Field_set
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_get_field_fn
name|Slot_inst16b_get_field_fns
index|[]
init|=
block|{
name|Field_t_Slot_inst16b_get
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|Field_s_Slot_inst16b_get
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|Field_op0_Slot_inst16b_get
block|,
literal|0
block|,
literal|0
block|,
name|Field_r_Slot_inst16b_get
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|Field_sr_Slot_inst16b_get
block|,
name|Field_st_Slot_inst16b_get
block|,
literal|0
block|,
name|Field_imm4_Slot_inst16b_get
block|,
literal|0
block|,
name|Field_i_Slot_inst16b_get
block|,
name|Field_imm6lo_Slot_inst16b_get
block|,
name|Field_imm6hi_Slot_inst16b_get
block|,
name|Field_imm7lo_Slot_inst16b_get
block|,
name|Field_imm7hi_Slot_inst16b_get
block|,
name|Field_z_Slot_inst16b_get
block|,
name|Field_imm6_Slot_inst16b_get
block|,
name|Field_imm7_Slot_inst16b_get
block|,
name|Implicit_Field_ar0_get
block|,
name|Implicit_Field_ar4_get
block|,
name|Implicit_Field_ar8_get
block|,
name|Implicit_Field_ar12_get
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_set_field_fn
name|Slot_inst16b_set_field_fns
index|[]
init|=
block|{
name|Field_t_Slot_inst16b_set
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|Field_s_Slot_inst16b_set
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|Field_op0_Slot_inst16b_set
block|,
literal|0
block|,
literal|0
block|,
name|Field_r_Slot_inst16b_set
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|Field_sr_Slot_inst16b_set
block|,
name|Field_st_Slot_inst16b_set
block|,
literal|0
block|,
name|Field_imm4_Slot_inst16b_set
block|,
literal|0
block|,
name|Field_i_Slot_inst16b_set
block|,
name|Field_imm6lo_Slot_inst16b_set
block|,
name|Field_imm6hi_Slot_inst16b_set
block|,
name|Field_imm7lo_Slot_inst16b_set
block|,
name|Field_imm7hi_Slot_inst16b_set
block|,
name|Field_z_Slot_inst16b_set
block|,
name|Field_imm6_Slot_inst16b_set
block|,
name|Field_imm7_Slot_inst16b_set
block|,
name|Implicit_Field_set
block|,
name|Implicit_Field_set
block|,
name|Implicit_Field_set
block|,
name|Implicit_Field_set
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_slot_internal
name|slots
index|[]
init|=
block|{
block|{
literal|"Inst"
block|,
literal|"x24"
block|,
literal|0
block|,
name|Slot_x24_Format_inst_0_get
block|,
name|Slot_x24_Format_inst_0_set
block|,
name|Slot_inst_get_field_fns
block|,
name|Slot_inst_set_field_fns
block|,
name|Slot_inst_decode
block|,
literal|"nop"
block|}
block|,
block|{
literal|"Inst16a"
block|,
literal|"x16a"
block|,
literal|0
block|,
name|Slot_x16a_Format_inst16a_0_get
block|,
name|Slot_x16a_Format_inst16a_0_set
block|,
name|Slot_inst16a_get_field_fns
block|,
name|Slot_inst16a_set_field_fns
block|,
name|Slot_inst16a_decode
block|,
literal|""
block|}
block|,
block|{
literal|"Inst16b"
block|,
literal|"x16b"
block|,
literal|0
block|,
name|Slot_x16b_Format_inst16b_0_get
block|,
name|Slot_x16b_Format_inst16b_0_set
block|,
name|Slot_inst16b_get_field_fns
block|,
name|Slot_inst16b_set_field_fns
block|,
name|Slot_inst16b_decode
block|,
literal|"nop.n"
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_escape
end_escape

begin_comment
comment|/* Instruction formats.  */
end_comment

begin_function
specifier|static
name|void
name|Format_x24_encode
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|insn
index|[
literal|0
index|]
operator|=
literal|0
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Format_x16a_encode
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|insn
index|[
literal|0
index|]
operator|=
literal|0x800000
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|Format_x16b_encode
parameter_list|(
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
name|insn
index|[
literal|0
index|]
operator|=
literal|0xc00000
expr_stmt|;
block|}
end_function

begin_decl_stmt
specifier|static
name|int
name|Format_x24_slots
index|[]
init|=
block|{
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|int
name|Format_x16a_slots
index|[]
init|=
block|{
literal|1
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|int
name|Format_x16b_slots
index|[]
init|=
block|{
literal|2
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|xtensa_format_internal
name|formats
index|[]
init|=
block|{
block|{
literal|"x24"
block|,
literal|3
block|,
name|Format_x24_encode
block|,
literal|1
block|,
name|Format_x24_slots
block|}
block|,
block|{
literal|"x16a"
block|,
literal|2
block|,
name|Format_x16a_encode
block|,
literal|1
block|,
name|Format_x16a_slots
block|}
block|,
block|{
literal|"x16b"
block|,
literal|2
block|,
name|Format_x16b_encode
block|,
literal|1
block|,
name|Format_x16b_slots
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_function
specifier|static
name|int
name|format_decoder
parameter_list|(
specifier|const
name|xtensa_insnbuf
name|insn
parameter_list|)
block|{
if|if
condition|(
operator|(
name|insn
index|[
literal|0
index|]
operator|&
literal|0x800000
operator|)
operator|==
literal|0
condition|)
return|return
literal|0
return|;
comment|/* x24 */
if|if
condition|(
operator|(
name|insn
index|[
literal|0
index|]
operator|&
literal|0xc00000
operator|)
operator|==
literal|0x800000
condition|)
return|return
literal|1
return|;
comment|/* x16a */
if|if
condition|(
operator|(
name|insn
index|[
literal|0
index|]
operator|&
literal|0xe00000
operator|)
operator|==
literal|0xc00000
condition|)
return|return
literal|2
return|;
comment|/* x16b */
return|return
operator|-
literal|1
return|;
block|}
end_function

begin_decl_stmt
specifier|static
name|int
name|length_table
index|[
literal|16
index|]
init|=
block|{
literal|3
block|,
literal|3
block|,
literal|3
block|,
literal|3
block|,
literal|3
block|,
literal|3
block|,
literal|3
block|,
literal|3
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
operator|-
literal|1
block|,
operator|-
literal|1
block|}
decl_stmt|;
end_decl_stmt

begin_function
specifier|static
name|int
name|length_decoder
parameter_list|(
specifier|const
name|unsigned
name|char
modifier|*
name|insn
parameter_list|)
block|{
name|int
name|op0
init|=
operator|(
name|insn
index|[
literal|0
index|]
operator|>>
literal|4
operator|)
operator|&
literal|0xf
decl_stmt|;
return|return
name|length_table
index|[
name|op0
index|]
return|;
block|}
end_function

begin_escape
end_escape

begin_comment
comment|/* Top-level ISA structure.  */
end_comment

begin_decl_stmt
name|xtensa_isa_internal
name|xtensa_modules
init|=
block|{
literal|1
comment|/* big-endian */
block|,
literal|3
comment|/* insn_size */
block|,
literal|0
block|,
literal|3
block|,
name|formats
block|,
name|format_decoder
block|,
name|length_decoder
block|,
literal|3
block|,
name|slots
block|,
literal|39
comment|/* num_fields */
block|,
literal|70
block|,
name|operands
block|,
literal|235
block|,
name|iclasses
block|,
literal|291
block|,
name|opcodes
block|,
literal|0
block|,
literal|1
block|,
name|regfiles
block|,
name|NUM_STATES
block|,
name|states
block|,
literal|0
block|,
name|NUM_SYSREGS
block|,
name|sysregs
block|,
literal|0
block|,
block|{
name|MAX_SPECIAL_REG
block|,
name|MAX_USER_REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|}
block|,
literal|0
block|,
name|interfaces
block|,
literal|0
block|,
literal|0
block|,
name|funcUnits
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

end_unit

