$date
	Fri May 15 16:48:08 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module prga_fifo_tb_wrapper $end
$var wire 1 ! A_rd $end
$var wire 8 " A_rd_cnt [0:7] $end
$var wire 1 # A_valid $end
$var wire 8 $ A_wr_cnt [0:7] $end
$var wire 1 % B_rd $end
$var wire 8 & B_rd_cnt [0:7] $end
$var wire 1 ' B_valid $end
$var wire 8 ( B_wr_cnt [0:7] $end
$var wire 1 ) C_rd $end
$var wire 8 * C_rd_cnt [0:7] $end
$var wire 8 + C_wr_cnt [0:7] $end
$var wire 1 , D_rd $end
$var wire 8 - D_rd_cnt [0:7] $end
$var wire 8 . D_wr_cnt [0:7] $end
$var wire 1 / clk $end
$var wire 1 0 rst $end
$var wire 1 1 _D_rd $end
$var wire 1 2 _D_empty $end
$var wire 8 3 _D_dout [7:0] $end
$var wire 1 4 _B_rd $end
$var wire 1 5 _B_empty $end
$var wire 8 6 _B_dout [7:0] $end
$var wire 1 7 D_full $end
$var wire 1 8 D_empty $end
$var wire 8 9 D_dout [7:0] $end
$var wire 1 : C_full $end
$var wire 1 ; C_empty $end
$var wire 8 < C_dout [7:0] $end
$var wire 1 = B_full $end
$var wire 1 > B_empty $end
$var wire 8 ? B_dout [7:0] $end
$var wire 1 @ A_full $end
$var wire 1 A A_empty $end
$var wire 8 B A_dout [7:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx B
1A
1@
bx ?
1>
1=
bx <
1;
1:
bx 9
18
17
bx 6
15
z4
bx 3
12
11
10
1/
bz .
bz -
z,
bz +
bz *
z)
bz (
z'
bz &
z%
bz $
z#
bz "
z!
$end
#5
0/
#10
04
b0 $
b0 (
b0 +
b0 .
b0 "
b0 &
b0 *
b0 -
0#
0!
0'
0%
0)
0,
1/
#15
0/
#20
1/
#25
0/
#30
1/
#35
0/
#40
1/
#45
0/
#50
1/
#55
0/
#60
1/
#65
0/
#70
1/
#75
0/
#80
1/
#85
0/
#90
1/
#95
0/
#100
0@
0=
0:
07
00
1/
#105
0/
#110
02
0A
1/
#115
0/
#120
1@
1=
1:
0>
b1011010 6
b1011010 <
b1011010 9
01
b1011010 B
05
0;
b1011010 3
08
1/
#121
