// Seed: 1292216767
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  always $display(id_4, 1, id_4, 1, id_3);
  assign id_1 = id_4;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    input tri id_0,
    input tri1 id_1,
    input uwire id_2,
    output supply0 id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_3 (
    input wire id_0,
    inout tri0 id_1
);
  supply0 id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_3 = 0;
  wire id_4;
  id_5(
      .id_0(1'b0), .id_1(id_1)
  );
  assign id_3 = 1 * id_4;
endmodule
