# Copyright (C) 1994-2020, Concept Engineering GmbH.
# All Rights Reserved.  Cmd=logfile.
# Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
# License cookie [G|T|S|B|*] for HR="Xilinx Inc."
# -----------------------------------------------------------------------------
# -----------------------------------------------------------------------------
property attrfontsize 8
property fillcolor1
#R #441133
property fillcolor5
#R #651b4d
property -colorscheme lightblue
property shadowstyle 1
property showpinname 5
property showcellname 1
property showattribute 1
property showinstname 1
property boxminwidth 40
property boxminheight 40
#CMD bind stroke-1 -action {}
#CMD bind stroke-nw-1 -action callback -echo_type line -echo_text {Zoom fit}
#CMD bind stroke-nw-1 -action zoom_fit -echo_type line -echo_text {Zoom fit}
#CMD bind stroke-ne-1 -action zoom_out -echo_type line -echo_text {Zoom -%z}
#CMD bind stroke-se-1 -action zoom_in -echo_type rectangle -autoscroll -echo_text {Zoom area}
#CMD bind stroke-sw-1 -action zoom_in2 -echo_type line -echo_text {Zoom +%z}
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC30 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC12 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC3 DAC34 syn -hier Tile_229 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3} -attr @name {}
attribute {pin DAC.Tile_229.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC1 DAC16 syn -hier Tile_229 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1} -attr @name {}
attribute {pin DAC.Tile_229.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  140.92
# NoSplit 26 Comps, 0 Nets 0 NetBundles                                 140.92
# End of Split Pages                                                    140.92
# Generating Regions for Page 1:   26 Comps,    0 Nets                  140.92
# Analyze                                                               140.92
# Levelize                                                              140.92
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            140.92
# Nets                                                                  140.92
# Place                                                                 140.92
# PlaceNets                                                             140.92
# SpaceY                                                                140.92
# Track                                                                 140.92
# SpaceX                                                                140.92
# Wire                                                                  140.92
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 140.92
# End of doGenerate                                                     140.92
# Analyze                                                               140.92
# Levelize                                                              140.92
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            140.92
# Nets                                                                  140.92
# Place                                                                 140.92
# PlaceNets                                                             140.92
# SpaceY                                                                140.92
# Track                                                                 140.92
# SpaceX                                                                140.92
# Wire                                                                  140.92
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 140.92
# End of doGenerate                                                     140.92
# Analyze                                                               140.92
# Levelize                                                              140.92
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             140.92
# Nets                                                                  140.92
# Place                                                                 140.92
# PlaceNets                                                             140.92
# SpaceY                                                                140.92
# Track                                                                 140.92
# SpaceX                                                                140.92
# Wire                                                                  140.92
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 140.92
# End of doGenerate                                                     140.92
# End of Generating Regions for Page 1                                  140.92
scrollpos 108 344
zoom -x 0 -y 0 0.5
scrollpos 68 215
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC30 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC12 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC3 DAC34 syn -hier Tile_229 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3} -attr @name {}
attribute {pin DAC.Tile_229.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC1 DAC16 syn -hier Tile_229 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1} -attr @name {}
attribute {pin DAC.Tile_229.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  140.95
# NoSplit 26 Comps, 0 Nets 0 NetBundles                                 140.95
# End of Split Pages                                                    140.95
# Generating Regions for Page 1:   26 Comps,    0 Nets                  140.95
# Analyze                                                               140.95
# Levelize                                                              140.95
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            140.95
# Nets                                                                  140.95
# Place                                                                 140.95
# PlaceNets                                                             140.95
# SpaceY                                                                140.95
# Track                                                                 140.95
# SpaceX                                                                140.95
# Wire                                                                  140.95
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 140.95
# End of doGenerate                                                     140.95
# Analyze                                                               140.95
# Levelize                                                              140.95
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            140.95
# Nets                                                                  140.95
# Place                                                                 140.95
# PlaceNets                                                             140.95
# SpaceY                                                                140.95
# Track                                                                 140.95
# SpaceX                                                                140.95
# Wire                                                                  140.95
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 140.95
# End of doGenerate                                                     140.95
# Analyze                                                               140.95
# Levelize                                                              140.95
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             140.95
# Nets                                                                  140.95
# Place                                                                 140.95
# PlaceNets                                                             140.95
# SpaceY                                                                140.95
# Track                                                                 140.95
# SpaceX                                                                140.95
# Wire                                                                  140.95
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 140.95
# End of doGenerate                                                     140.95
# End of Generating Regions for Page 1                                  140.95
scrollpos 108 344
zoom -x 0 -y 0 0.5
scrollpos 68 215
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1 -pin DAC.Tile_228.DAC1.mixer RIGHT_I -pin DAC.Tile_228.DAC1 TX
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01 -pin DAC.Tile_228.DAC1.s01 TX -pin DAC.Tile_228.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2 -pin DAC.Tile_228.DAC2.mixer RIGHT_I -pin DAC.Tile_228.DAC2 TX
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02 -pin DAC.Tile_228.DAC2.s02 TX -pin DAC.Tile_228.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3 -pin DAC.Tile_228.DAC3.mixer RIGHT_I -pin DAC.Tile_228.DAC3 TX
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03 -pin DAC.Tile_228.DAC3.s03 TX -pin DAC.Tile_228.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1 -pin DAC.Tile_229.DAC1.mixer RIGHT_I -pin DAC.Tile_229.DAC1 TX
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01 -pin DAC.Tile_229.DAC1.s01 TX -pin DAC.Tile_229.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2 -pin DAC.Tile_229.DAC2.mixer RIGHT_I -pin DAC.Tile_229.DAC2 TX
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02 -pin DAC.Tile_229.DAC2.s02 TX -pin DAC.Tile_229.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3 -pin DAC.Tile_229.DAC3.mixer RIGHT_I -pin DAC.Tile_229.DAC3 TX
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03 -pin DAC.Tile_229.DAC3.s03 TX -pin DAC.Tile_229.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
show
# Starting Split Pages                                                  140.95
# NoSplit 26 Comps, 16 Nets 0 NetBundles                                140.95
# End of Split Pages                                                    140.95
# Generating Regions for Page 1:   26 Comps,   16 Nets                  140.95
# Analyze                                                               140.95
# Levelize                                                              140.95
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            140.95
# Nets                                                                  140.95
# Place                                                                 140.95
# PlaceNets                                                             140.95
# SpaceY                                                                140.95
# Track                                                                 140.95
# SpaceX                                                                140.95
# Wire                                                                  140.95
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               140.95
# End of doGenerate                                                     140.95
# Analyze                                                               140.95
# Levelize                                                              140.95
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            140.95
# Nets                                                                  140.95
# Place                                                                 140.95
# PlaceNets                                                             140.95
# SpaceY                                                                140.95
# Track                                                                 140.95
# SpaceX                                                                140.95
# Wire                                                                  140.95
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               140.95
# End of doGenerate                                                     140.95
# Analyze                                                               140.95
# Levelize                                                              140.95
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             140.95
# Nets                                                                  140.95
# Place                                                                 140.95
# PlaceNets                                                             140.95
# SpaceY                                                                140.95
# Track                                                                 140.95
# SpaceX                                                                140.95
# Wire                                                                  140.95
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 140.95
# End of doGenerate                                                     140.95
# End of Generating Regions for Page 1                                  140.95
#CMD scrollpos -100 -30
scrollpos -100 -30
fullfit
scrollpos -250 -328
fullfit
scrollpos -139 -43
scrollpos -139 -43
scrollpos -144 -44
#CMD scrollpos
#R -144 -44
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC30 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC12 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC3 DAC34 syn -hier Tile_229 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3} -attr @name {}
attribute {pin DAC.Tile_229.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC1 DAC16 syn -hier Tile_229 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1} -attr @name {}
attribute {pin DAC.Tile_229.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  146.66
# NoSplit 26 Comps, 0 Nets 0 NetBundles                                 146.66
# End of Split Pages                                                    146.66
# Generating Regions for Page 1:   26 Comps,    0 Nets                  146.66
# Analyze                                                               146.66
# Levelize                                                              146.66
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            146.66
# Nets                                                                  146.66
# Place                                                                 146.66
# PlaceNets                                                             146.66
# SpaceY                                                                146.66
# Track                                                                 146.66
# SpaceX                                                                146.66
# Wire                                                                  146.66
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 146.66
# End of doGenerate                                                     146.66
# Analyze                                                               146.66
# Levelize                                                              146.66
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            146.66
# Nets                                                                  146.66
# Place                                                                 146.66
# PlaceNets                                                             146.66
# SpaceY                                                                146.66
# Track                                                                 146.66
# SpaceX                                                                146.66
# Wire                                                                  146.66
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 146.66
# End of doGenerate                                                     146.66
# Analyze                                                               146.66
# Levelize                                                              146.66
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             146.66
# Nets                                                                  146.66
# Place                                                                 146.66
# PlaceNets                                                             146.66
# SpaceY                                                                146.66
# Track                                                                 146.66
# SpaceX                                                                146.66
# Wire                                                                  146.66
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 146.66
# End of doGenerate                                                     146.66
# End of Generating Regions for Page 1                                  146.66
scrollpos -150 5
zoom -x 0 -y 0 0.5
scrollpos -93 3
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1 -pin DAC.Tile_228.DAC1.mixer RIGHT_I -pin DAC.Tile_228.DAC1 TX
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01 -pin DAC.Tile_228.DAC1.s01 TX -pin DAC.Tile_228.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2 -pin DAC.Tile_228.DAC2.mixer RIGHT_I -pin DAC.Tile_228.DAC2 TX
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02 -pin DAC.Tile_228.DAC2.s02 TX -pin DAC.Tile_228.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3 -pin DAC.Tile_228.DAC3.mixer RIGHT_I -pin DAC.Tile_228.DAC3 TX
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03 -pin DAC.Tile_228.DAC3.s03 TX -pin DAC.Tile_228.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1 -pin DAC.Tile_229.DAC1.mixer RIGHT_I -pin DAC.Tile_229.DAC1 TX
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01 -pin DAC.Tile_229.DAC1.s01 TX -pin DAC.Tile_229.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2 -pin DAC.Tile_229.DAC2.mixer RIGHT_I -pin DAC.Tile_229.DAC2 TX
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02 -pin DAC.Tile_229.DAC2.s02 TX -pin DAC.Tile_229.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3 -pin DAC.Tile_229.DAC3.mixer RIGHT_I -pin DAC.Tile_229.DAC3 TX
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03 -pin DAC.Tile_229.DAC3.s03 TX -pin DAC.Tile_229.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
show
# Starting Split Pages                                                  146.66
# NoSplit 26 Comps, 16 Nets 0 NetBundles                                146.66
# End of Split Pages                                                    146.66
# Generating Regions for Page 1:   26 Comps,   16 Nets                  146.66
# Analyze                                                               146.66
# Levelize                                                              146.66
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            146.66
# Nets                                                                  146.66
# Place                                                                 146.66
# PlaceNets                                                             146.66
# SpaceY                                                                146.66
# Track                                                                 146.66
# SpaceX                                                                146.66
# Wire                                                                  146.66
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               146.66
# End of doGenerate                                                     146.66
# Analyze                                                               146.66
# Levelize                                                              146.66
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            146.66
# Nets                                                                  146.66
# Place                                                                 146.66
# PlaceNets                                                             146.66
# SpaceY                                                                146.66
# Track                                                                 146.66
# SpaceX                                                                146.66
# Wire                                                                  146.66
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               146.66
# End of doGenerate                                                     146.66
# Analyze                                                               146.66
# Levelize                                                              146.66
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             146.66
# Nets                                                                  146.66
# Place                                                                 146.66
# PlaceNets                                                             146.66
# SpaceY                                                                146.66
# Track                                                                 146.66
# SpaceX                                                                146.66
# Wire                                                                  146.66
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 146.66
# End of doGenerate                                                     146.66
# End of Generating Regions for Page 1                                  146.66
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -144 -30
scrollpos -144 -30
fullfit
scrollpos -144 -44
#CMD scrollpos
#R -144 -44
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC30 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC12 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC3 DAC34 syn -hier Tile_229 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3} -attr @name {}
attribute {pin DAC.Tile_229.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC1 DAC16 syn -hier Tile_229 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1} -attr @name {}
attribute {pin DAC.Tile_229.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  148.48
# NoSplit 26 Comps, 0 Nets 0 NetBundles                                 148.48
# End of Split Pages                                                    148.48
# Generating Regions for Page 1:   26 Comps,    0 Nets                  148.48
# Analyze                                                               148.48
# Levelize                                                              148.48
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            148.48
# Nets                                                                  148.48
# Place                                                                 148.48
# PlaceNets                                                             148.48
# SpaceY                                                                148.48
# Track                                                                 148.48
# SpaceX                                                                148.48
# Wire                                                                  148.48
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 148.48
# End of doGenerate                                                     148.48
# Analyze                                                               148.48
# Levelize                                                              148.48
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            148.48
# Nets                                                                  148.48
# Place                                                                 148.48
# PlaceNets                                                             148.48
# SpaceY                                                                148.48
# Track                                                                 148.48
# SpaceX                                                                148.48
# Wire                                                                  148.48
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 148.48
# End of doGenerate                                                     148.48
# Analyze                                                               148.48
# Levelize                                                              148.48
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             148.48
# Nets                                                                  148.48
# Place                                                                 148.48
# PlaceNets                                                             148.48
# SpaceY                                                                148.48
# Track                                                                 148.48
# SpaceX                                                                148.48
# Wire                                                                  148.48
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 148.48
# End of doGenerate                                                     148.48
# End of Generating Regions for Page 1                                  148.48
scrollpos -150 5
zoom -x 0 -y 0 0.5
scrollpos -93 3
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1 -pin DAC.Tile_228.DAC1.mixer RIGHT_I -pin DAC.Tile_228.DAC1 TX
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01 -pin DAC.Tile_228.DAC1.s01 TX -pin DAC.Tile_228.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2 -pin DAC.Tile_228.DAC2.mixer RIGHT_I -pin DAC.Tile_228.DAC2 TX
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02 -pin DAC.Tile_228.DAC2.s02 TX -pin DAC.Tile_228.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3 -pin DAC.Tile_228.DAC3.mixer RIGHT_I -pin DAC.Tile_228.DAC3 TX
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03 -pin DAC.Tile_228.DAC3.s03 TX -pin DAC.Tile_228.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1 -pin DAC.Tile_229.DAC1.mixer RIGHT_I -pin DAC.Tile_229.DAC1 TX
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01 -pin DAC.Tile_229.DAC1.s01 TX -pin DAC.Tile_229.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2 -pin DAC.Tile_229.DAC2.mixer RIGHT_I -pin DAC.Tile_229.DAC2 TX
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02 -pin DAC.Tile_229.DAC2.s02 TX -pin DAC.Tile_229.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3 -pin DAC.Tile_229.DAC3.mixer RIGHT_I -pin DAC.Tile_229.DAC3 TX
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03 -pin DAC.Tile_229.DAC3.s03 TX -pin DAC.Tile_229.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
show
# Starting Split Pages                                                  148.48
# NoSplit 26 Comps, 16 Nets 0 NetBundles                                148.48
# End of Split Pages                                                    148.48
# Generating Regions for Page 1:   26 Comps,   16 Nets                  148.48
# Analyze                                                               148.48
# Levelize                                                              148.48
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            148.48
# Nets                                                                  148.48
# Place                                                                 148.48
# PlaceNets                                                             148.48
# SpaceY                                                                148.48
# Track                                                                 148.48
# SpaceX                                                                148.48
# Wire                                                                  148.48
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               148.48
# End of doGenerate                                                     148.48
# Analyze                                                               148.48
# Levelize                                                              148.48
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            148.48
# Nets                                                                  148.48
# Place                                                                 148.48
# PlaceNets                                                             148.48
# SpaceY                                                                148.48
# Track                                                                 148.48
# SpaceX                                                                148.48
# Wire                                                                  148.48
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               148.48
# End of doGenerate                                                     148.48
# Analyze                                                               148.48
# Levelize                                                              148.48
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             148.48
# Nets                                                                  148.48
# Place                                                                 148.48
# PlaceNets                                                             148.48
# SpaceY                                                                148.48
# Track                                                                 148.48
# SpaceX                                                                148.48
# Wire                                                                  148.48
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 148.48
# End of doGenerate                                                     148.48
# End of Generating Regions for Page 1                                  148.48
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -144 -30
scrollpos -144 -30
fullfit
scrollpos -144 -44
#CMD scrollpos
#R -144 -44
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC30 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC12 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC3 DAC34 syn -hier Tile_229 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3} -attr @name {}
attribute {pin DAC.Tile_229.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC1 DAC16 syn -hier Tile_229 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1} -attr @name {}
attribute {pin DAC.Tile_229.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  149.31
# NoSplit 26 Comps, 0 Nets 0 NetBundles                                 149.31
# End of Split Pages                                                    149.31
# Generating Regions for Page 1:   26 Comps,    0 Nets                  149.31
# Analyze                                                               149.31
# Levelize                                                              149.31
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            149.31
# Nets                                                                  149.31
# Place                                                                 149.31
# PlaceNets                                                             149.31
# SpaceY                                                                149.31
# Track                                                                 149.31
# SpaceX                                                                149.31
# Wire                                                                  149.31
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 149.31
# End of doGenerate                                                     149.31
# Analyze                                                               149.31
# Levelize                                                              149.31
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            149.31
# Nets                                                                  149.31
# Place                                                                 149.31
# PlaceNets                                                             149.31
# SpaceY                                                                149.31
# Track                                                                 149.31
# SpaceX                                                                149.31
# Wire                                                                  149.31
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 149.31
# End of doGenerate                                                     149.31
# Analyze                                                               149.31
# Levelize                                                              149.31
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             149.31
# Nets                                                                  149.31
# Place                                                                 149.31
# PlaceNets                                                             149.31
# SpaceY                                                                149.31
# Track                                                                 149.31
# SpaceX                                                                149.31
# Wire                                                                  149.31
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 149.31
# End of doGenerate                                                     149.31
# End of Generating Regions for Page 1                                  149.31
scrollpos -150 5
zoom -x 0 -y 0 0.5
scrollpos -93 3
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1 -pin DAC.Tile_228.DAC1.mixer RIGHT_I -pin DAC.Tile_228.DAC1 TX
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01 -pin DAC.Tile_228.DAC1.s01 TX -pin DAC.Tile_228.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2 -pin DAC.Tile_228.DAC2.mixer RIGHT_I -pin DAC.Tile_228.DAC2 TX
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02 -pin DAC.Tile_228.DAC2.s02 TX -pin DAC.Tile_228.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3 -pin DAC.Tile_228.DAC3.mixer RIGHT_I -pin DAC.Tile_228.DAC3 TX
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03 -pin DAC.Tile_228.DAC3.s03 TX -pin DAC.Tile_228.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1 -pin DAC.Tile_229.DAC1.mixer RIGHT_I -pin DAC.Tile_229.DAC1 TX
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01 -pin DAC.Tile_229.DAC1.s01 TX -pin DAC.Tile_229.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2 -pin DAC.Tile_229.DAC2.mixer RIGHT_I -pin DAC.Tile_229.DAC2 TX
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02 -pin DAC.Tile_229.DAC2.s02 TX -pin DAC.Tile_229.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3 -pin DAC.Tile_229.DAC3.mixer RIGHT_I -pin DAC.Tile_229.DAC3 TX
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03 -pin DAC.Tile_229.DAC3.s03 TX -pin DAC.Tile_229.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
show
# Starting Split Pages                                                  149.31
# NoSplit 26 Comps, 16 Nets 0 NetBundles                                149.31
# End of Split Pages                                                    149.31
# Generating Regions for Page 1:   26 Comps,   16 Nets                  149.31
# Analyze                                                               149.31
# Levelize                                                              149.31
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            149.31
# Nets                                                                  149.31
# Place                                                                 149.31
# PlaceNets                                                             149.31
# SpaceY                                                                149.31
# Track                                                                 149.31
# SpaceX                                                                149.31
# Wire                                                                  149.31
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               149.31
# End of doGenerate                                                     149.31
# Analyze                                                               149.31
# Levelize                                                              149.31
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            149.31
# Nets                                                                  149.31
# Place                                                                 149.31
# PlaceNets                                                             149.31
# SpaceY                                                                149.31
# Track                                                                 149.31
# SpaceX                                                                149.31
# Wire                                                                  149.31
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               149.31
# End of doGenerate                                                     149.31
# Analyze                                                               149.31
# Levelize                                                              149.31
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             149.31
# Nets                                                                  149.31
# Place                                                                 149.31
# PlaceNets                                                             149.31
# SpaceY                                                                149.31
# Track                                                                 149.31
# SpaceX                                                                149.31
# Wire                                                                  149.31
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 149.31
# End of doGenerate                                                     149.31
# End of Generating Regions for Page 1                                  149.31
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -144 -30
scrollpos -144 -30
fullfit
scrollpos -144 -44
