{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615149417760 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615149417762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 07 21:36:56 2021 " "Processing started: Sun Mar 07 21:36:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615149417762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1615149417762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta bladerf_micro -c trobina_controller " "Command: quartus_sta bladerf_micro -c trobina_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1615149417762 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1615149418283 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1615149425423 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1615149425424 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615149425500 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615149425501 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1615149428727 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615149430520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615149430520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615149430520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615149430520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615149430520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615149430520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615149430520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615149430520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615149430520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615149430520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615149430520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615149430520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615149430520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615149430520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615149430520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615149430520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615149430520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615149430520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615149430520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615149430520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615149430520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615149430520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615149430520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615149430520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615149430520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615149430520 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1615149430520 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615149430520 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1615149430520 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615149430520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615149430520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615149430520 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1615149430520 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1615149430520 ""}
{ "Info" "ISTA_SDC_FOUND" "constrains/bladerf.sdc " "Reading SDC File: 'constrains/bladerf.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1615149431126 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 6 -multiply_by 50 -duty_cycle 50.00 -name \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 6 -multiply_by 50 -duty_cycle 50.00 -name \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615149431296 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615149431296 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 4 -duty_cycle 50.00 -name \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]\} \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 4 -duty_cycle 50.00 -name \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]\} \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615149431296 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -phase 315.00 -duty_cycle 50.00 -name \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\} \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -phase 315.00 -duty_cycle 50.00 -name \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\} \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615149431296 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -phase 180.00 -duty_cycle 25.00 -name \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk\} \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -phase 180.00 -duty_cycle 25.00 -name \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk\} \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615149431296 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -phase 180.00 -duty_cycle 50.00 -name \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk\} \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -phase 180.00 -duty_cycle 50.00 -name \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk\} \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615149431296 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd14\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd14\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615149431296 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd14\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd14\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615149431296 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd13\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd13\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615149431296 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd6\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd6\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615149431296 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd6\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd6\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615149431296 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd5\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd5\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615149431296 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd12\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd12\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615149431296 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd12\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd12\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615149431296 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd4\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd4\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615149431296 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd4\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd4\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615149431296 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd3\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd3\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615149431296 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd2\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd2\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615149431296 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd2\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd2\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615149431296 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd1\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd1\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615149431296 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd10\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd10\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615149431296 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd10\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd10\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615149431296 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd9\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd9\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615149431296 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd8\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd8\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615149431296 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd8\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd8\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615149431296 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd7\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd7\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615149431296 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd11\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd11\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615149431296 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615149431296 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1615149431299 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 55 *source_holding\[*\] register " "Ignored filter at bladerf.sdc(55): *source_holding\[*\] could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149431300 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at bladerf.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*source_holding\[*\]\}\] -to * " "set_false_path -from \[get_registers \{*source_holding\[*\]\}\] -to *" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615149431301 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149431301 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 66 exp_clock_req clock or keeper or register or port or pin or cell or partition " "Ignored filter at bladerf.sdc(66): exp_clock_req could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149431308 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 66 Argument <from> is not an object ID " "Ignored set_false_path at bladerf.sdc(66): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from exp_clock_req -to * " "set_false_path -from exp_clock_req -to *" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615149431308 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149431308 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 67 exp_present clock or keeper or register or port or pin or cell or partition " "Ignored filter at bladerf.sdc(67): exp_present could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149431312 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 67 Argument <from> is not an object ID " "Ignored set_false_path at bladerf.sdc(67): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from exp_present   -to * " "set_false_path -from exp_present   -to *" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615149431313 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149431313 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 85 *toggle_led* port " "Ignored filter at bladerf.sdc(85): *toggle_led* could not be matched with a port" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149431314 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 85 *toggle* port " "Ignored filter at bladerf.sdc(85): *toggle* could not be matched with a port" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149431314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at bladerf.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports *toggle_led*\] -to \[get_ports *toggle*\] " "set_false_path -from \[get_ports *toggle_led*\] -to \[get_ports *toggle*\]" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615149431315 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149431315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at bladerf.sdc(85): Argument <to> is an empty collection" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149431315 ""}
{ "Info" "ISTA_SDC_FOUND" "../fpga/platforms/common/bladerf/constraints/ad9361.sdc " "Reading SDC File: '../fpga/platforms/common/bladerf/constraints/ad9361.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1615149431321 ""}
{ "Info" "ISTA_SDC_FOUND" "../fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc " "Reading SDC File: '../fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1615149431332 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 5 *up_xfer_status:i_xfer_status\|up_xfer_toggle* register " "Ignored filter at ad_axi_ip_constr.sdc(5): *up_xfer_status:i_xfer_status\|up_xfer_toggle* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149431396 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 5 *up_xfer_status:i_xfer_status\|d_xfer_state_m1* register " "Ignored filter at ad_axi_ip_constr.sdc(5): *up_xfer_status:i_xfer_status\|d_xfer_state_m1* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149431409 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_xfer_status:i_xfer_status\|up_xfer_toggle*\]   -to \[get_registers *up_xfer_status:i_xfer_status\|d_xfer_state_m1*\] " "set_false_path  -from \[get_registers *up_xfer_status:i_xfer_status\|up_xfer_toggle*\]   -to \[get_registers *up_xfer_status:i_xfer_status\|d_xfer_state_m1*\]" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615149431409 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149431409 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(5): Argument <to> is an empty collection" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149431409 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 6 *up_xfer_status:i_xfer_status\|d_xfer_toggle* register " "Ignored filter at ad_axi_ip_constr.sdc(6): *up_xfer_status:i_xfer_status\|d_xfer_toggle* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149431415 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 6 *up_xfer_status:i_xfer_status\|up_xfer_toggle_m1* register " "Ignored filter at ad_axi_ip_constr.sdc(6): *up_xfer_status:i_xfer_status\|up_xfer_toggle_m1* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149431420 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_xfer_status:i_xfer_status\|d_xfer_toggle*\]    -to \[get_registers *up_xfer_status:i_xfer_status\|up_xfer_toggle_m1*\] " "set_false_path  -from \[get_registers *up_xfer_status:i_xfer_status\|d_xfer_toggle*\]    -to \[get_registers *up_xfer_status:i_xfer_status\|up_xfer_toggle_m1*\]" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615149431421 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149431421 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 6 Argument <to> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(6): Argument <to> is an empty collection" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149431421 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 7 *up_xfer_status:i_xfer_status\|d_xfer_data* register " "Ignored filter at ad_axi_ip_constr.sdc(7): *up_xfer_status:i_xfer_status\|d_xfer_data* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149431434 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 7 *up_xfer_status:i_xfer_status\|up_data_status* register " "Ignored filter at ad_axi_ip_constr.sdc(7): *up_xfer_status:i_xfer_status\|up_data_status* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149431447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_xfer_status:i_xfer_status\|d_xfer_data*\]      -to \[get_registers *up_xfer_status:i_xfer_status\|up_data_status*\]  " "set_false_path  -from \[get_registers *up_xfer_status:i_xfer_status\|d_xfer_data*\]      -to \[get_registers *up_xfer_status:i_xfer_status\|up_data_status*\] " {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615149431447 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149431447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 7 Argument <to> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(7): Argument <to> is an empty collection" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149431448 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 8 *up_clock_mon:i_clock_mon\|d_count_toggle* register " "Ignored filter at ad_axi_ip_constr.sdc(8): *up_clock_mon:i_clock_mon\|d_count_toggle* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149431454 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 8 *up_clock_mon:i_clock_mon\|up_count_toggle_m1* register " "Ignored filter at ad_axi_ip_constr.sdc(8): *up_clock_mon:i_clock_mon\|up_count_toggle_m1* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149431460 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_clock_mon:i_clock_mon\|d_count_toggle*\]       -to \[get_registers *up_clock_mon:i_clock_mon\|up_count_toggle_m1*\] " "set_false_path  -from \[get_registers *up_clock_mon:i_clock_mon\|d_count_toggle*\]       -to \[get_registers *up_clock_mon:i_clock_mon\|up_count_toggle_m1*\]" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615149431460 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149431460 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(8): Argument <to> is an empty collection" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149431460 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 9 *up_clock_mon:i_clock_mon\|d_count_hold* register " "Ignored filter at ad_axi_ip_constr.sdc(9): *up_clock_mon:i_clock_mon\|d_count_hold* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149431464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 9 *up_clock_mon:i_clock_mon\|up_d_count* register " "Ignored filter at ad_axi_ip_constr.sdc(9): *up_clock_mon:i_clock_mon\|up_d_count* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149431474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_clock_mon:i_clock_mon\|d_count_hold*\]         -to \[get_registers *up_clock_mon:i_clock_mon\|up_d_count*\] " "set_false_path  -from \[get_registers *up_clock_mon:i_clock_mon\|d_count_hold*\]         -to \[get_registers *up_clock_mon:i_clock_mon\|up_d_count*\]" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615149431474 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149431474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(9): Argument <to> is an empty collection" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149431474 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 10 *up_clock_mon:i_clock_mon\|up_count_toggle* register " "Ignored filter at ad_axi_ip_constr.sdc(10): *up_clock_mon:i_clock_mon\|up_count_toggle* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149431480 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 10 *up_clock_mon:i_clock_mon\|d_count_toggle_m1* register " "Ignored filter at ad_axi_ip_constr.sdc(10): *up_clock_mon:i_clock_mon\|d_count_toggle_m1* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149431486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_clock_mon:i_clock_mon\|up_count_toggle*\]      -to \[get_registers *up_clock_mon:i_clock_mon\|d_count_toggle_m1*\] " "set_false_path  -from \[get_registers *up_clock_mon:i_clock_mon\|up_count_toggle*\]      -to \[get_registers *up_clock_mon:i_clock_mon\|d_count_toggle_m1*\]" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615149431486 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149431486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 10 Argument <to> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(10): Argument <to> is an empty collection" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149431487 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 11 *ad_rst:i_core_rst_reg\|ad_rst_sync_m1* register " "Ignored filter at ad_axi_ip_constr.sdc(11): *ad_rst:i_core_rst_reg\|ad_rst_sync_m1* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149431518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_core_preset*\]                                -to \[get_registers *ad_rst:i_core_rst_reg\|ad_rst_sync_m1*\] " "set_false_path  -from \[get_registers *up_core_preset*\]                                -to \[get_registers *ad_rst:i_core_rst_reg\|ad_rst_sync_m1*\]" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615149431518 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149431518 ""}
{ "Info" "ISTA_SDC_FOUND" "../fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/max_index_frequency_constraints.sdc " "Reading SDC File: '../fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/max_index_frequency_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1615149431530 ""}
{ "Info" "ISTA_SDC_FOUND" "../fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc " "Reading SDC File: '../fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1615149432226 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "axi_ad9361_constr.sdc 2 *i_dev_if\|up_enable_int* register " "Ignored filter at axi_ad9361_constr.sdc(2): *i_dev_if\|up_enable_int* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149432233 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "axi_ad9361_constr.sdc 2 *i_dev_if\|enable_up_m1* register " "Ignored filter at axi_ad9361_constr.sdc(2): *i_dev_if\|enable_up_m1* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149432236 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path axi_ad9361_constr.sdc 2 Argument <from> is an empty collection " "Ignored set_false_path at axi_ad9361_constr.sdc(2): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers *i_dev_if\|up_enable_int*\] -to \[get_registers *i_dev_if\|enable_up_m1*\] " "set_false_path -from \[get_registers *i_dev_if\|up_enable_int*\] -to \[get_registers *i_dev_if\|enable_up_m1*\]" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615149432237 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149432237 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path axi_ad9361_constr.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at axi_ad9361_constr.sdc(2): Argument <to> is an empty collection" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149432237 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "axi_ad9361_constr.sdc 3 *i_dev_if\|up_txnrx_int* register " "Ignored filter at axi_ad9361_constr.sdc(3): *i_dev_if\|up_txnrx_int* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149432242 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "axi_ad9361_constr.sdc 3 *i_dev_if\|txnrx_up_m1* register " "Ignored filter at axi_ad9361_constr.sdc(3): *i_dev_if\|txnrx_up_m1* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149432248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path axi_ad9361_constr.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at axi_ad9361_constr.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers *i_dev_if\|up_txnrx_int*\]  -to \[get_registers *i_dev_if\|txnrx_up_m1*\] " "set_false_path -from \[get_registers *i_dev_if\|up_txnrx_int*\]  -to \[get_registers *i_dev_if\|txnrx_up_m1*\]" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615149432248 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149432248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path axi_ad9361_constr.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at axi_ad9361_constr.sdc(3): Argument <to> is an empty collection" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615149432248 ""}
{ "Info" "ISTA_SDC_FOUND" "../fpga/platforms/bladerf-micro/constraints/spi.sdc " "Reading SDC File: '../fpga/platforms/bladerf-micro/constraints/spi.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1615149432316 ""}
{ "Info" "ISTA_SDC_FOUND" "../fpga/platforms/bladerf-micro/constraints/i2c.sdc " "Reading SDC File: '../fpga/platforms/bladerf-micro/constraints/i2c.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1615149432329 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_cpu/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_cpu/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1615149432361 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.sdc " "Reading SDC File: 'nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1615149432622 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance10\|outSwitchMag_1\[0\] " "Node: nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance10\|outSwitchMag_1\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|index_max\[3\] nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance10\|outSwitchMag_1\[0\] " "Latch nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|index_max\[3\] is being clocked by nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance10\|outSwitchMag_1\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615149433120 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615149433120 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance10|outSwitchMag_1[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: U_nios_system\|nios2\|cpu\|the_nios_cpu_nios2_cpu_nios2_oci\|the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram_module:nios_cpu_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: U_nios_system\|nios2\|cpu\|the_nios_cpu_nios2_cpu_nios2_oci\|the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram_module:nios_cpu_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615149433480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615149433480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615149433480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615149433480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615149433480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615149433480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615149433480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615149433480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615149433480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615149433480 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1615149433480 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615149439207 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1615149439244 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1615149439476 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1615149444831 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1615149444831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.403 " "Worst-case setup slack is -3.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149444842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149444842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.403             -84.041 adi_rx_clock  " "   -3.403             -84.041 adi_rx_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149444842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.851               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    1.851               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149444842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.142               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.142               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149444842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.253               0.000 c5_clock2  " "    3.253               0.000 c5_clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149444842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.503               0.000 adi_sclk_pin  " "    3.503               0.000 adi_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149444842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.019               0.000 altera_reserved_tck  " "    7.019               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149444842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.964               0.000 adi_sclk_reg  " "   14.964               0.000 adi_sclk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149444842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.344               0.000 adf_sclk_pin  " "   36.344               0.000 adf_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149444842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.356               0.000 dac_sclk_pin  " "   47.356               0.000 dac_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149444842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1148.584               0.000 pwr_scl_pin  " " 1148.584               0.000 pwr_scl_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149444842 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615149444842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.189 " "Worst-case hold slack is 0.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149445775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149445775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 altera_reserved_tck  " "    0.189               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149445775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    0.264               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149445775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.301               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149445775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 adi_sclk_reg  " "    0.421               0.000 adi_sclk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149445775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 c5_clock2  " "    0.492               0.000 c5_clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149445775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.515               0.000 adi_rx_clock  " "    0.515               0.000 adi_rx_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149445775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.703               0.000 adi_sclk_pin  " "    1.703               0.000 adi_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149445775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   57.499               0.000 dac_sclk_pin  " "   57.499               0.000 dac_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149445775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   65.209               0.000 adf_sclk_pin  " "   65.209               0.000 adf_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149445775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2149.711               0.000 pwr_scl_pin  " " 2149.711               0.000 pwr_scl_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149445775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615149445775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.458 " "Worst-case recovery slack is -8.458" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149445943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149445943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.458             -49.123 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "   -8.458             -49.123 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149445943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.981               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.981               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149445943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.739               0.000 altera_reserved_tck  " "   12.739               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149445943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615149445943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.219 " "Worst-case removal slack is 1.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149446235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149446235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.219               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    1.219               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149446235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.535               0.000 altera_reserved_tck  " "    1.535               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149446235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.594               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.594               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149446235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615149446235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.980 " "Worst-case minimum pulse width slack is 0.980" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149446285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149446285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.980               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk  " "    0.980               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149446285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149446285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.279               0.000 adi_rx_clock  " "    1.279               0.000 adi_rx_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149446285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149446285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.397               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    2.397               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149446285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.651               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.651               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149446285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.531               0.000 adi_sclk_reg  " "   11.531               0.000 adi_sclk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149446285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.116               0.000 c5_clock2  " "   12.116               0.000 c5_clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149446285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.509               0.000 altera_reserved_tck  " "   15.509               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149446285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   62.131               0.000 peri_sclk_reg  " "   62.131               0.000 peri_sclk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149446285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.785               0.000 i2c_scl_reg  " " 1249.785               0.000 i2c_scl_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149446285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615149446285 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 417 synchronizer chains. " "Report Metastability: Found 417 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149447300 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149447300 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 417 " "Number of Synchronizer Chains Found: 417" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149447300 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149447300 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.988 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.988" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149447300 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.877 ns " "Worst Case Available Settling Time: 6.877 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149447300 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149447300 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149447300 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149447300 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149447300 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149447300 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615149447300 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1615149447316 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1615149447524 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1615149520660 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance10\|outSwitchMag_1\[0\] " "Node: nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance10\|outSwitchMag_1\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|index_max\[3\] nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance10\|outSwitchMag_1\[0\] " "Latch nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|index_max\[3\] is being clocked by nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance10\|outSwitchMag_1\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615149524460 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615149524460 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance10|outSwitchMag_1[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: U_nios_system\|nios2\|cpu\|the_nios_cpu_nios2_cpu_nios2_oci\|the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram_module:nios_cpu_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: U_nios_system\|nios2\|cpu\|the_nios_cpu_nios2_cpu_nios2_oci\|the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram_module:nios_cpu_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615149524618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615149524618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615149524618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615149524618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615149524618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615149524618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615149524618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615149524618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615149524618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615149524618 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1615149524618 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615149524769 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1615149526183 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1615149526183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.556 " "Worst-case setup slack is -3.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.556             -88.948 adi_rx_clock  " "   -3.556             -88.948 adi_rx_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.926               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    1.926               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.131               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.131               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.247               0.000 c5_clock2  " "    2.247               0.000 c5_clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.705               0.000 adi_sclk_pin  " "    3.705               0.000 adi_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.941               0.000 altera_reserved_tck  " "    6.941               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.969               0.000 adi_sclk_reg  " "   14.969               0.000 adi_sclk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.481               0.000 adf_sclk_pin  " "   36.481               0.000 adf_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.349               0.000 dac_sclk_pin  " "   47.349               0.000 dac_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1148.625               0.000 pwr_scl_pin  " " 1148.625               0.000 pwr_scl_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526196 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615149526196 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.081 " "Worst-case hold slack is 0.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    0.081               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 altera_reserved_tck  " "    0.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.290               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499               0.000 c5_clock2  " "    0.499               0.000 c5_clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.531               0.000 adi_rx_clock  " "    0.531               0.000 adi_rx_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.546               0.000 adi_sclk_reg  " "    0.546               0.000 adi_sclk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.607               0.000 adi_sclk_pin  " "    1.607               0.000 adi_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   57.357               0.000 dac_sclk_pin  " "   57.357               0.000 dac_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   65.191               0.000 adf_sclk_pin  " "   65.191               0.000 adf_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2149.680               0.000 pwr_scl_pin  " " 2149.680               0.000 pwr_scl_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615149526701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.074 " "Worst-case recovery slack is -8.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.074             -46.930 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "   -8.074             -46.930 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.132               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.132               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.032               0.000 altera_reserved_tck  " "   13.032               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615149526789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.191 " "Worst-case removal slack is 1.191" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.191               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    1.191               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.460               0.000 altera_reserved_tck  " "    1.460               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.513               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.513               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615149526873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.978 " "Worst-case minimum pulse width slack is 0.978" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.978               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk  " "    0.978               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.136               0.000 adi_rx_clock  " "    1.136               0.000 adi_rx_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.342               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    2.342               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.595               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.595               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.635               0.000 adi_sclk_reg  " "   11.635               0.000 adi_sclk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.264               0.000 c5_clock2  " "   12.264               0.000 c5_clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.490               0.000 altera_reserved_tck  " "   15.490               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   62.046               0.000 peri_sclk_reg  " "   62.046               0.000 peri_sclk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.777               0.000 i2c_scl_reg  " " 1249.777               0.000 i2c_scl_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149526947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615149526947 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 417 synchronizer chains. " "Report Metastability: Found 417 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149527475 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149527475 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 417 " "Number of Synchronizer Chains Found: 417" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149527475 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149527475 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.988 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.988" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149527475 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.942 ns " "Worst Case Available Settling Time: 6.942 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149527475 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149527475 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149527475 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149527475 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149527475 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149527475 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615149527475 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1615149527496 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1615149528202 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1615149568982 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance10\|outSwitchMag_1\[0\] " "Node: nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance10\|outSwitchMag_1\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|index_max\[3\] nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance10\|outSwitchMag_1\[0\] " "Latch nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|index_max\[3\] is being clocked by nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance10\|outSwitchMag_1\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615149571787 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615149571787 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance10|outSwitchMag_1[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: U_nios_system\|nios2\|cpu\|the_nios_cpu_nios2_cpu_nios2_oci\|the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram_module:nios_cpu_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: U_nios_system\|nios2\|cpu\|the_nios_cpu_nios2_cpu_nios2_oci\|the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram_module:nios_cpu_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615149571943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615149571943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615149571943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615149571943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615149571943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615149571943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615149571943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615149571943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615149571943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615149571943 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1615149571943 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615149572106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.188 " "Worst-case setup slack is 1.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149572610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149572610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.188               0.000 adi_rx_clock  " "    1.188               0.000 adi_rx_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149572610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.553               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    4.553               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149572610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.134               0.000 adi_sclk_pin  " "    6.134               0.000 adi_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149572610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.642               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.642               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149572610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.545               0.000 altera_reserved_tck  " "   10.545               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149572610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.200               0.000 c5_clock2  " "   17.200               0.000 c5_clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149572610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.438               0.000 adi_sclk_reg  " "   20.438               0.000 adi_sclk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149572610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.513               0.000 adf_sclk_pin  " "   37.513               0.000 adf_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149572610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.843               0.000 dac_sclk_pin  " "   49.843               0.000 dac_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149572610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1149.212               0.000 pwr_scl_pin  " " 1149.212               0.000 pwr_scl_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149572610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615149572610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.028 " "Worst-case hold slack is 0.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149573090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149573090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.028               0.000 altera_reserved_tck  " "    0.028               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149573090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    0.104               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149573090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.129               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149573090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 adi_sclk_reg  " "    0.176               0.000 adi_sclk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149573090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 c5_clock2  " "    0.186               0.000 c5_clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149573090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 adi_rx_clock  " "    0.190               0.000 adi_rx_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149573090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.914               0.000 adi_sclk_pin  " "    0.914               0.000 adi_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149573090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   58.054               0.000 dac_sclk_pin  " "   58.054               0.000 dac_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149573090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   65.519               0.000 adf_sclk_pin  " "   65.519               0.000 adf_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149573090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2149.672               0.000 pwr_scl_pin  " " 2149.672               0.000 pwr_scl_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149573090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615149573090 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1615149573166 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1615149573166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.516 " "Worst-case recovery slack is -4.516" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149573179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149573179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.516             -26.071 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "   -4.516             -26.071 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149573179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.470               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.470               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149573179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.008               0.000 altera_reserved_tck  " "   15.008               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149573179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615149573179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.529 " "Worst-case removal slack is 0.529" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149573266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149573266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.529               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    0.529               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149573266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.545               0.000 altera_reserved_tck  " "    0.545               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149573266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.623               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.623               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149573266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615149573266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.988 " "Worst-case minimum pulse width slack is 0.988" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149573320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149573320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.988               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk  " "    0.988               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149573320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149573320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149573320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.580               0.000 adi_rx_clock  " "    1.580               0.000 adi_rx_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149573320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.892               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    2.892               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149573320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.141               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.141               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149573320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.084               0.000 adi_sclk_reg  " "   12.084               0.000 adi_sclk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149573320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.118               0.000 c5_clock2  " "   12.118               0.000 c5_clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149573320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.589               0.000 altera_reserved_tck  " "   15.589               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149573320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   62.161               0.000 peri_sclk_reg  " "   62.161               0.000 peri_sclk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149573320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.756               0.000 i2c_scl_reg  " " 1249.756               0.000 i2c_scl_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149573320 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615149573320 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 417 synchronizer chains. " "Report Metastability: Found 417 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149573825 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149573825 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 417 " "Number of Synchronizer Chains Found: 417" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149573825 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149573825 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.988 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.988" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149573825 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.557 ns " "Worst Case Available Settling Time: 11.557 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149573825 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149573825 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149573825 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149573825 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149573825 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149573825 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615149573825 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1615149573849 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance10\|outSwitchMag_1\[0\] " "Node: nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance10\|outSwitchMag_1\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|index_max\[3\] nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance10\|outSwitchMag_1\[0\] " "Latch nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|index_max\[3\] is being clocked by nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance10\|outSwitchMag_1\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615149576025 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615149576025 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance10|outSwitchMag_1[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: U_nios_system\|nios2\|cpu\|the_nios_cpu_nios2_cpu_nios2_oci\|the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram_module:nios_cpu_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: U_nios_system\|nios2\|cpu\|the_nios_cpu_nios2_cpu_nios2_oci\|the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram_module:nios_cpu_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615149576159 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615149576159 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615149576159 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615149576159 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615149576159 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615149576159 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615149576159 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615149576159 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615149576159 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615149576159 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1615149576159 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615149576294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.354 " "Worst-case setup slack is 1.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149576770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149576770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.354               0.000 adi_rx_clock  " "    1.354               0.000 adi_rx_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149576770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.998               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    4.998               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149576770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.674               0.000 adi_sclk_pin  " "    6.674               0.000 adi_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149576770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.417               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.417               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149576770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.668               0.000 altera_reserved_tck  " "   10.668               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149576770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.718               0.000 c5_clock2  " "   17.718               0.000 c5_clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149576770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.859               0.000 adi_sclk_reg  " "   20.859               0.000 adi_sclk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149576770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.727               0.000 adf_sclk_pin  " "   37.727               0.000 adf_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149576770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   50.024               0.000 dac_sclk_pin  " "   50.024               0.000 dac_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149576770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1149.308               0.000 pwr_scl_pin  " " 1149.308               0.000 pwr_scl_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149576770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615149576770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.010 " "Worst-case hold slack is 0.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149577244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149577244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.010               0.000 altera_reserved_tck  " "    0.010               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149577244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.016               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    0.016               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149577244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.120               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149577244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 adi_sclk_reg  " "    0.173               0.000 adi_sclk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149577244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 c5_clock2  " "    0.177               0.000 c5_clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149577244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 adi_rx_clock  " "    0.182               0.000 adi_rx_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149577244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.831               0.000 adi_sclk_pin  " "    0.831               0.000 adi_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149577244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   57.992               0.000 dac_sclk_pin  " "   57.992               0.000 dac_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149577244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   65.522               0.000 adf_sclk_pin  " "   65.522               0.000 adf_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149577244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2149.657               0.000 pwr_scl_pin  " " 2149.657               0.000 pwr_scl_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149577244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615149577244 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1615149577318 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1615149577318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.784 " "Worst-case recovery slack is -3.784" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149577332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149577332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.784             -21.781 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "   -3.784             -21.781 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149577332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.834               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.834               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149577332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.239               0.000 altera_reserved_tck  " "   15.239               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149577332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615149577332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.196 " "Worst-case removal slack is 0.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149577425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149577425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    0.196               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149577425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.487               0.000 altera_reserved_tck  " "    0.487               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149577425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.566               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.566               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149577425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615149577425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.988 " "Worst-case minimum pulse width slack is 0.988" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149577470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149577470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.988               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk  " "    0.988               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149577470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149577470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149577470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.564               0.000 adi_rx_clock  " "    1.564               0.000 adi_rx_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149577470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.893               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    2.893               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149577470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.143               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.143               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149577470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.080               0.000 c5_clock2  " "   12.080               0.000 c5_clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149577470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.086               0.000 adi_sclk_reg  " "   12.086               0.000 adi_sclk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149577470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.642               0.000 altera_reserved_tck  " "   15.642               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149577470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   62.197               0.000 peri_sclk_reg  " "   62.197               0.000 peri_sclk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149577470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.808               0.000 i2c_scl_reg  " " 1249.808               0.000 i2c_scl_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615149577470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615149577470 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 417 synchronizer chains. " "Report Metastability: Found 417 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149577965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149577965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 417 " "Number of Synchronizer Chains Found: 417" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149577965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149577965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.988 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.988" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149577965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.684 ns " "Worst Case Available Settling Time: 11.684 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149577965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149577965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149577965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149577965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149577965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615149577965 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615149577965 ""}
{ "Info" "ISTA_REPORT_RSKM_INFO" "Report RSKM: " "Report RSKM:" { { "Info" "ISTA_REPORT_RSKM_INFO" "Data Port: adi_rx_frame " "Data Port: adi_rx_frame" { { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Channel Register: nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd13~BIT_SLIP_IN_DFF " "LVDS Channel Register: nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd13~BIT_SLIP_IN_DFF" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Period: 2.000 " "LVDS Period: 2.000" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Sampling Window: 0.350 " "Sampling Window: 0.350" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RCCS: 0.000 " "RCCS: 0.000" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RSKM: 0.825 " "RSKM: 0.825" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""}  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Data Port: adi_rx_data\[2\] " "Data Port: adi_rx_data\[2\]" { { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Channel Register: nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd5~BIT_SLIP_IN_DFF " "LVDS Channel Register: nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd5~BIT_SLIP_IN_DFF" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Period: 2.000 " "LVDS Period: 2.000" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Sampling Window: 0.350 " "Sampling Window: 0.350" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RCCS: 0.000 " "RCCS: 0.000" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RSKM: 0.825 " "RSKM: 0.825" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""}  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Data Port: adi_rx_data\[1\] " "Data Port: adi_rx_data\[1\]" { { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Channel Register: nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd3~BIT_SLIP_IN_DFF " "LVDS Channel Register: nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd3~BIT_SLIP_IN_DFF" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Period: 2.000 " "LVDS Period: 2.000" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Sampling Window: 0.350 " "Sampling Window: 0.350" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RCCS: 0.000 " "RCCS: 0.000" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RSKM: 0.825 " "RSKM: 0.825" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""}  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Data Port: adi_rx_data\[0\] " "Data Port: adi_rx_data\[0\]" { { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Channel Register: nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd1~BIT_SLIP_IN_DFF " "LVDS Channel Register: nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd1~BIT_SLIP_IN_DFF" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Period: 2.000 " "LVDS Period: 2.000" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Sampling Window: 0.350 " "Sampling Window: 0.350" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RCCS: 0.000 " "RCCS: 0.000" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RSKM: 0.825 " "RSKM: 0.825" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""}  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Data Port: adi_rx_data\[4\] " "Data Port: adi_rx_data\[4\]" { { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Channel Register: nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd9~BIT_SLIP_IN_DFF " "LVDS Channel Register: nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd9~BIT_SLIP_IN_DFF" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Period: 2.000 " "LVDS Period: 2.000" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Sampling Window: 0.350 " "Sampling Window: 0.350" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RCCS: 0.000 " "RCCS: 0.000" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RSKM: 0.825 " "RSKM: 0.825" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""}  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Data Port: adi_rx_data\[3\] " "Data Port: adi_rx_data\[3\]" { { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Channel Register: nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd7~BIT_SLIP_IN_DFF " "LVDS Channel Register: nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd7~BIT_SLIP_IN_DFF" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Period: 2.000 " "LVDS Period: 2.000" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Sampling Window: 0.350 " "Sampling Window: 0.350" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RCCS: 0.000 " "RCCS: 0.000" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RSKM: 0.825 " "RSKM: 0.825" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""}  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Data Port: adi_rx_data\[5\] " "Data Port: adi_rx_data\[5\]" { { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Channel Register: nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd11~BIT_SLIP_IN_DFF " "LVDS Channel Register: nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd11~BIT_SLIP_IN_DFF" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Period: 2.000 " "LVDS Period: 2.000" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Sampling Window: 0.350 " "Sampling Window: 0.350" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RCCS: 0.000 " "RCCS: 0.000" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RSKM: 0.825 " "RSKM: 0.825" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""}  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615149580457 ""}  } {  } 0 332108 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615149580457 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1615149580461 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1615149580463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 54 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6107 " "Peak virtual memory: 6107 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615149581070 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 07 21:39:41 2021 " "Processing ended: Sun Mar 07 21:39:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615149581070 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:45 " "Elapsed time: 00:02:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615149581070 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:48 " "Total CPU time (on all processors): 00:03:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615149581070 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1615149581070 ""}
