

================================================================
== Vitis HLS Report for 'load_params_func_1'
================================================================
* Date:           Fri Jul 18 13:03:40 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    27767|    27767|  0.278 ms|  0.278 ms|  27767|  27767|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+
        |                                                                                            |                                                                                  |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
        |                                          Instance                                          |                                      Module                                      |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
        +--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+
        |grp_load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI_fu_74  |load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI  |    27650|    27650|  0.277 ms|  0.277 ms|  27649|  27649|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_load_params_func_1_Pipeline_VITIS_LOOP_40_5_fu_83                                       |load_params_func_1_Pipeline_VITIS_LOOP_40_5                                       |       98|       98|  0.980 us|  0.980 us|     97|     97|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%this_weights_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %this_weights" [cnn_layer.cpp:23]   --->   Operation 21 'read' 'this_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %this_weights_read, i32 1, i32 31" [cnn_layer.cpp:26]   --->   Operation 22 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i31 %trunc_ln" [cnn_layer.cpp:26]   --->   Operation 23 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%gmem4_addr = getelementptr i16 %gmem4, i32 %sext_ln26" [cnn_layer.cpp:26]   --->   Operation 24 'getelementptr' 'gmem4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem4_addr, i32 9216" [cnn_layer.cpp:26]   --->   Operation 25 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 26 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem4_addr, i32 9216" [cnn_layer.cpp:26]   --->   Operation 26 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 27 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem4_addr, i32 9216" [cnn_layer.cpp:26]   --->   Operation 27 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 28 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem4_addr, i32 9216" [cnn_layer.cpp:26]   --->   Operation 28 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 29 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem4_addr, i32 9216" [cnn_layer.cpp:26]   --->   Operation 29 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 30 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem4_addr, i32 9216" [cnn_layer.cpp:26]   --->   Operation 30 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 31 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem4_addr, i32 9216" [cnn_layer.cpp:26]   --->   Operation 31 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 32 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem4_addr, i32 9216" [cnn_layer.cpp:26]   --->   Operation 32 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln26 = call void @load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI, i16 %gmem4, i31 %trunc_ln, i16 %local_weights" [cnn_layer.cpp:26]   --->   Operation 33 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 4.12>
ST_10 : Operation 34 [1/2] (4.12ns)   --->   "%call_ln26 = call void @load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI, i16 %gmem4, i31 %trunc_ln, i16 %local_weights" [cnn_layer.cpp:26]   --->   Operation 34 'call' 'call_ln26' <Predicate = true> <Delay = 4.12> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 35 [1/1] (0.00ns)   --->   "%this_bias_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %this_bias" [cnn_layer.cpp:23]   --->   Operation 35 'read' 'this_bias_read' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %this_bias_read, i32 1, i32 31" [cnn_layer.cpp:40]   --->   Operation 36 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i31 %trunc_ln7" [cnn_layer.cpp:40]   --->   Operation 37 'sext' 'sext_ln40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 38 [1/1] (0.00ns)   --->   "%gmem5_addr = getelementptr i16 %gmem5, i32 %sext_ln40" [cnn_layer.cpp:40]   --->   Operation 38 'getelementptr' 'gmem5_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 39 [8/8] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem5_addr, i32 32" [cnn_layer.cpp:40]   --->   Operation 39 'readreq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 40 [7/8] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem5_addr, i32 32" [cnn_layer.cpp:40]   --->   Operation 40 'readreq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 41 [6/8] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem5_addr, i32 32" [cnn_layer.cpp:40]   --->   Operation 41 'readreq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 42 [5/8] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem5_addr, i32 32" [cnn_layer.cpp:40]   --->   Operation 42 'readreq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 43 [4/8] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem5_addr, i32 32" [cnn_layer.cpp:40]   --->   Operation 43 'readreq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 44 [3/8] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem5_addr, i32 32" [cnn_layer.cpp:40]   --->   Operation 44 'readreq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 45 [2/8] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem5_addr, i32 32" [cnn_layer.cpp:40]   --->   Operation 45 'readreq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 46 [1/8] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem5_addr, i32 32" [cnn_layer.cpp:40]   --->   Operation 46 'readreq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln40 = call void @load_params_func.1_Pipeline_VITIS_LOOP_40_5, i16 %gmem5, i31 %trunc_ln7, i16 %local_bias" [cnn_layer.cpp:40]   --->   Operation 47 'call' 'call_ln40' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 20 <SV = 19> <Delay = 3.87>
ST_20 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem4, void @empty_15, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_8, void @empty_4, void @empty_13, i32 16, i32 16, i32 32, i32 32, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem5, void @empty_15, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_2, void @empty_4, void @empty_13, i32 16, i32 16, i32 32, i32 32, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 50 [1/2] (3.87ns)   --->   "%call_ln40 = call void @load_params_func.1_Pipeline_VITIS_LOOP_40_5, i16 %gmem5, i31 %trunc_ln7, i16 %local_bias" [cnn_layer.cpp:40]   --->   Operation 50 'call' 'call_ln40' <Predicate = true> <Delay = 3.87> <CoreType = "Generic">   --->   Generic Core
ST_20 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln44 = ret" [cnn_layer.cpp:44]   --->   Operation 51 'ret' 'ret_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ this_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ this_bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ local_bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
this_weights_read (read         ) [ 000000000000000000000]
trunc_ln          (partselect   ) [ 001111111110000000000]
sext_ln26         (sext         ) [ 000000000000000000000]
gmem4_addr        (getelementptr) [ 001111111000000000000]
empty             (readreq      ) [ 000000000000000000000]
call_ln26         (call         ) [ 000000000000000000000]
this_bias_read    (read         ) [ 000000000000000000000]
trunc_ln7         (partselect   ) [ 000000000000111111111]
sext_ln40         (sext         ) [ 000000000000000000000]
gmem5_addr        (getelementptr) [ 000000000000111111100]
empty_58          (readreq      ) [ 000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000]
call_ln40         (call         ) [ 000000000000000000000]
ret_ln44          (ret          ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem4"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="this_weights">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_weights"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem5"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="this_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_bias"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="local_weights">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_weights"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="local_bias">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_bias"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_params_func.1_Pipeline_VITIS_LOOP_40_5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="this_weights_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_weights_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="this_bias_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_bias_read/11 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_readreq_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="0" index="2" bw="15" slack="0"/>
<pin id="64" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_readreq_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="1" slack="0"/>
<pin id="69" dir="0" index="1" bw="16" slack="0"/>
<pin id="70" dir="0" index="2" bw="7" slack="0"/>
<pin id="71" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_58/11 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="0" index="2" bw="31" slack="8"/>
<pin id="78" dir="0" index="3" bw="16" slack="0"/>
<pin id="79" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln26/9 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_load_params_func_1_Pipeline_VITIS_LOOP_40_5_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="0" slack="0"/>
<pin id="85" dir="0" index="1" bw="16" slack="0"/>
<pin id="86" dir="0" index="2" bw="31" slack="8"/>
<pin id="87" dir="0" index="3" bw="16" slack="0"/>
<pin id="88" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln40/19 "/>
</bind>
</comp>

<comp id="92" class="1004" name="trunc_ln_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="31" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="0" index="3" bw="6" slack="0"/>
<pin id="97" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sext_ln26_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="31" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="gmem4_addr_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="31" slack="0"/>
<pin id="109" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem4_addr/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="trunc_ln7_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="31" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="0" index="2" bw="1" slack="0"/>
<pin id="117" dir="0" index="3" bw="6" slack="0"/>
<pin id="118" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/11 "/>
</bind>
</comp>

<comp id="123" class="1004" name="sext_ln40_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="31" slack="0"/>
<pin id="125" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40/11 "/>
</bind>
</comp>

<comp id="127" class="1004" name="gmem5_addr_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="16" slack="0"/>
<pin id="129" dir="0" index="1" bw="31" slack="0"/>
<pin id="130" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem5_addr/11 "/>
</bind>
</comp>

<comp id="134" class="1005" name="trunc_ln_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="31" slack="8"/>
<pin id="136" dir="1" index="1" bw="31" slack="8"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="139" class="1005" name="gmem4_addr_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="16" slack="1"/>
<pin id="141" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem4_addr "/>
</bind>
</comp>

<comp id="144" class="1005" name="trunc_ln7_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="31" slack="8"/>
<pin id="146" dir="1" index="1" bw="31" slack="8"/>
</pin_list>
<bind>
<opset="trunc_ln7 "/>
</bind>
</comp>

<comp id="149" class="1005" name="gmem5_addr_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="1"/>
<pin id="151" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem5_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="20" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="22" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="26" pin="0"/><net_sink comp="67" pin=2"/></net>

<net id="80"><net_src comp="24" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="82"><net_src comp="8" pin="0"/><net_sink comp="74" pin=3"/></net>

<net id="89"><net_src comp="28" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="83" pin=3"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="48" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="105"><net_src comp="92" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="102" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="112"><net_src comp="106" pin="2"/><net_sink comp="60" pin=1"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="54" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="113" pin=3"/></net>

<net id="126"><net_src comp="113" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="123" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="133"><net_src comp="127" pin="2"/><net_sink comp="67" pin=1"/></net>

<net id="137"><net_src comp="92" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="142"><net_src comp="106" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="60" pin=1"/></net>

<net id="147"><net_src comp="113" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="152"><net_src comp="127" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="67" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: local_weights | {9 10 }
	Port: local_bias | {19 20 }
 - Input state : 
	Port: load_params_func.1 : gmem4 | {1 2 3 4 5 6 7 8 9 10 }
	Port: load_params_func.1 : this_weights | {1 }
	Port: load_params_func.1 : gmem5 | {11 12 13 14 15 16 17 18 19 20 }
	Port: load_params_func.1 : this_bias | {11 }
  - Chain level:
	State 1
		sext_ln26 : 1
		gmem4_addr : 2
		empty : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		sext_ln40 : 1
		gmem5_addr : 2
		empty_58 : 3
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------------------------------|---------|---------|
| Operation|                                       Functional Unit                                      |    FF   |   LUT   |
|----------|--------------------------------------------------------------------------------------------|---------|---------|
|   call   | grp_load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI_fu_74 |    95   |   180   |
|          |                    grp_load_params_func_1_Pipeline_VITIS_LOOP_40_5_fu_83                   |    43   |    12   |
|----------|--------------------------------------------------------------------------------------------|---------|---------|
|   read   |                                this_weights_read_read_fu_48                                |    0    |    0    |
|          |                                  this_bias_read_read_fu_54                                 |    0    |    0    |
|----------|--------------------------------------------------------------------------------------------|---------|---------|
|  readreq |                                      grp_readreq_fu_60                                     |    0    |    0    |
|          |                                      grp_readreq_fu_67                                     |    0    |    0    |
|----------|--------------------------------------------------------------------------------------------|---------|---------|
|partselect|                                       trunc_ln_fu_92                                       |    0    |    0    |
|          |                                      trunc_ln7_fu_113                                      |    0    |    0    |
|----------|--------------------------------------------------------------------------------------------|---------|---------|
|   sext   |                                      sext_ln26_fu_102                                      |    0    |    0    |
|          |                                      sext_ln40_fu_123                                      |    0    |    0    |
|----------|--------------------------------------------------------------------------------------------|---------|---------|
|   Total  |                                                                                            |   138   |   192   |
|----------|--------------------------------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|gmem4_addr_reg_139|   16   |
|gmem5_addr_reg_149|   16   |
| trunc_ln7_reg_144|   31   |
| trunc_ln_reg_134 |   31   |
+------------------+--------+
|       Total      |   94   |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_readreq_fu_60 |  p1  |   2  |  16  |   32   ||    0    ||    9    |
| grp_readreq_fu_67 |  p1  |   2  |  16  |   32   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   64   ||  2.596  ||    0    ||    18   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   138  |   192  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    0   |   18   |
|  Register |    -   |   94   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   232  |   210  |
+-----------+--------+--------+--------+
