[
	{
		"original_line": "               slonc_g_fac = (P_L*Lamb_PL2*(Lamb_FL2+1)-P_R*Lamb_FL2*(Lamb_PL2-1)*mdp)/(Ap2 - Am2*mdp*mdp);", 
		"bug_line": "               slonc_g_fac = (P_L*Lamb_PL2*(Lamb_FL2+1)-P_R*Lamb_FL2*(Lamb_PL2-1)*mdp)/(Ap2 - Am2*mdp*mdp)",
		"error_description": "Missing semicolon at the end of the statement and misspelled variable 'Lamb_PL2' as 'Lamb_PL2' (lowercase 'a')"
	},
	{
		"original_line": "I(llg_rhs_ph) <+ -1*(((-V(heffx)*(alpha*sin(V(phi))+cos(V(theta))*cos(V(phi)))+V(heffy)*(alpha*cos(V(phi))-cos(V(theta))*sin(V(phi))))/sin(V(theta)))+V(heffz));", 
		"bug_line": "I(llg_rhs_ph) <+ -1*(((-V(heffx)*(alpha*sin(V(phi))+cos(V(theta))*cos(V(phi)))+V(heffy)*(alpha*cos(V(phi))-cos(V(theta))*sin(V(phi))))/sin(V(theta)))+V(heffz))",
		"error_description": "Missing semicolon at the end of the statement"
	},
	{
		"original_line": "	I(haz) <+ V(haz);", 
		"bug_line": "	I(haz) <+ V(haz)",
		"error_description": "Missing semicolon at end of statement - all analog block contributions require semicolon termination"
	},
	{
		"original_line": "Am2 = (Lambda_L*Lambda_L-1)*(Lambda_R*Lambda_R-1);", 
		"bug_line": "Am2 = (Lambda_L*Lambda_L-1)(Lambda_R*Lambda_R-1);",
		"error_description": "Missing multiplication operator between parenthetical terms, causing invalid operand grouping"
	},
	{
		"original_line": "        Rmtj = 1/Gmtj;", 
		"bug_line": "        Rmtj = 1/Gmtj",
		"error_description": "Missing semicolon at end of statement"
	},
	{
		"original_line": "parameter real Lambda_L = 2.0 from [1:inf);", 
		"bug_line": "parameter real Lambda_L = 2.0 form [1:inf);",
		"error_description": "Misspelled 'from' keyword as 'form' which is not a valid VerilogA keyword for parameter range declaration"
	},
	{
		"original_line": "mdp = V(magx)*MHX + V(magy)*MHY + V(magz)*MHZ;", 
		"bug_line": "mdp = V(magx)*MHX + V(magy)*MHY + V(magz)*MHZ",
		"error_description": "Missing semicolon at the end of the assignment statement"
	},
	{
		"original_line": "I(magzz) <+ V(magz);", 
		"bug_line": "I(magzz) <+ V(magz)",
		"error_description": "Missing semicolon at end of statement - VerilogA requires all analog block statements to end with semicolons"
	},
	{
		"original_line": "inout fl, pl, hx, hy, hz;", 
		"bug_line": "inout fl, pl, hx, hy, hz",
		"error_description": "Missing semicolon at the end of the inout port declaration"
	},
	{
		"original_line": "parameter real c2_p = 21.5434 from (-inf:inf);", 
		"bug_line": "parameter real c2_p = 21.5434 from (-inf:inf)",
		"error_description": "Missing semicolon at the end of the parameter declaration"
	}
]