#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:12 2023
#Install: D:\pds\PDS_2022.2-SP1-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: 王凯的r9000p
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Wed Jun  5 16:58:50 2024
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check end.

C: SDC-2025: Clock source 'n:clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name jishuqi|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name jishuqi|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group jishuqi|clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group jishuqi|clk successfully.
C: SDC-2025: Clock source 'n:CLKin' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.013s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
W: Public-4008: Instance 'U1/COtemp' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
I: Constant propagation done on U1/N2 (bmsWIDEINV).
I: Constant propagation done on U1/N23 (bmsREDAND).
I: Constant propagation done on U1/N25 (bmsREDOR).
I: Constant propagation done on U1/N26 (bmsWIDEMUX).
W: Removed bmsWIDEDFFRSE inst CLKcount[26:0] at 25 that is stuck at constant 0.
I: Constant propagation done on CLKcount[26:0] (bmsWIDEDFFRSE).
I: Constant propagation done on U1/N31_sum0 (bmsREDXOR).
I: Constant propagation done on U1/N31_ab0 (bmsREDAND).
I: Constant propagation done on U1/N31_bc0 (bmsREDAND).
I: Constant propagation done on U1/N31_ac0 (bmsREDAND).
I: Constant propagation done on U1/N31_sum1 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.028s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.020s wall, 0.016s user + 0.000s system = 0.016s CPU (76.4%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'CLKcount[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'CLKcount[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.026s wall, 0.016s user + 0.000s system = 0.016s CPU (59.3%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.011s wall, 0.016s user + 0.000s system = 0.016s CPU (143.6%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                     4 uses
GTP_DFF_E                     1 use
GTP_DFF_R                    25 uses
GTP_GRS                       1 use
GTP_LUT1                      3 uses
GTP_LUT2                      1 use
GTP_LUT3                      2 uses
GTP_LUT5                      6 uses
GTP_LUT5CARRY                24 uses

I/O ports: 4
GTP_INBUF                   1 use
GTP_OUTBUF                  3 uses

Mapping Summary:
Total LUTs: 36 of 17536 (0.21%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 36
Total Registers: 30 of 26304 (0.11%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 4 of 240 (1.67%)


Overview of Control Sets:

Number of unique control sets : 3

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 1        | 0                 1
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 1                 0
--------------------------------------------------------------
  The maximum fanout: 25
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                4
  NO              YES               NO                 25
  YES             NO                NO                 1
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'jishuqi' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to jishuqi_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'U1/Qtemp[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U1/Qtemp[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'q[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'q[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'q[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'reset' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:5s
Action synthesize: CPU time elapsed is 0h:0m:4s
Action synthesize: Process CPU time elapsed is 0h:0m:4s
Current time: Wed Jun  5 16:58:53 2024
Action synthesize: Peak memory pool usage is 287 MB
