Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jan 19 13:39:31 2025
| Host         : kry-atp running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file EncryptionEngineTop_timing_summary_routed.rpt -pb EncryptionEngineTop_timing_summary_routed.pb -rpx EncryptionEngineTop_timing_summary_routed.rpx -warn_on_violation
| Design       : EncryptionEngineTop
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  87          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (87)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (274)
5. checking no_input_delay (11)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (87)
-------------------------
 There are 87 register/latch pins with no clock driven by root clock pin: i_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (274)
--------------------------------------------------
 There are 274 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  287          inf        0.000                      0                  287           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           287 Endpoints
Min Delay           287 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            o_w5500_rst
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.252ns  (logic 3.541ns (56.635%)  route 2.711ns (43.365%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    V15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  i_rst_IBUF_inst/O
                         net (fo=60, routed)          2.711     3.662    o_w5500_rst_OBUF
    P17                  OBUF (Prop_obuf_I_O)         2.590     6.252 r  o_w5500_rst_OBUF_inst/O
                         net (fo=0)                   0.000     6.252    o_w5500_rst
    P17                                                               r  o_w5500_rst (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_ctrl/spi_clk_internal_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_spi_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.098ns  (logic 3.188ns (62.534%)  route 1.910ns (37.466%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE                         0.000     0.000 r  spi_ctrl/spi_clk_internal_reg/C
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  spi_ctrl/spi_clk_internal_reg/Q
                         net (fo=6, routed)           1.910     2.329    o_spi_clk_OBUF
    U19                  OBUF (Prop_obuf_I_O)         2.769     5.098 r  o_spi_clk_OBUF_inst/O
                         net (fo=0)                   0.000     5.098    o_spi_clk
    U19                                                               r  o_spi_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_ctrl/o_spi_mosi_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.972ns  (logic 3.063ns (61.610%)  route 1.909ns (38.390%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE                         0.000     0.000 r  spi_ctrl/o_spi_mosi_reg/C
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  spi_ctrl/o_spi_mosi_reg/Q
                         net (fo=1, routed)           1.909     2.365    o_spi_mosi_OBUF
    P18                  OBUF (Prop_obuf_I_O)         2.607     4.972 r  o_spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     4.972    o_spi_mosi
    P18                                                               r  o_spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_engine/o_data_out_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_encrypted_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.928ns  (logic 3.058ns (62.040%)  route 1.871ns (37.960%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE                         0.000     0.000 r  enc_engine/o_data_out_reg[7]/C
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  enc_engine/o_data_out_reg[7]/Q
                         net (fo=1, routed)           1.871     2.327    o_encrypted_data_OBUF[7]
    W18                  OBUF (Prop_obuf_I_O)         2.602     4.928 r  o_encrypted_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.928    o_encrypted_data[7]
    W18                                                               r  o_encrypted_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_engine/o_data_out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_encrypted_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.921ns  (logic 3.055ns (62.076%)  route 1.866ns (37.924%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE                         0.000     0.000 r  enc_engine/o_data_out_reg[5]/C
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  enc_engine/o_data_out_reg[5]/Q
                         net (fo=1, routed)           1.866     2.322    o_encrypted_data_OBUF[5]
    T17                  OBUF (Prop_obuf_I_O)         2.599     4.921 r  o_encrypted_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.921    o_encrypted_data[5]
    T17                                                               r  o_encrypted_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_ctrl/o_spi_cs_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            o_spi_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.921ns  (logic 3.049ns (61.968%)  route 1.872ns (38.032%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE                         0.000     0.000 r  spi_ctrl/o_spi_cs_reg/C
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  spi_ctrl/o_spi_cs_reg/Q
                         net (fo=1, routed)           1.872     2.328    o_spi_cs_OBUF
    R18                  OBUF (Prop_obuf_I_O)         2.593     4.921 r  o_spi_cs_OBUF_inst/O
                         net (fo=0)                   0.000     4.921    o_spi_cs
    R18                                                               r  o_spi_cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_engine/o_done_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.917ns  (logic 3.058ns (62.191%)  route 1.859ns (37.809%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE                         0.000     0.000 r  enc_engine/o_done_reg_lopt_replica/C
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  enc_engine/o_done_reg_lopt_replica/Q
                         net (fo=1, routed)           1.859     2.315    lopt
    V19                  OBUF (Prop_obuf_I_O)         2.602     4.917 r  o_done_OBUF_inst/O
                         net (fo=0)                   0.000     4.917    o_done
    V19                                                               r  o_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_engine/o_data_out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_encrypted_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.884ns  (logic 3.058ns (62.602%)  route 1.827ns (37.398%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE                         0.000     0.000 r  enc_engine/o_data_out_reg[4]/C
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  enc_engine/o_data_out_reg[4]/Q
                         net (fo=1, routed)           1.827     2.283    o_encrypted_data_OBUF[4]
    T18                  OBUF (Prop_obuf_I_O)         2.602     4.884 r  o_encrypted_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.884    o_encrypted_data[4]
    T18                                                               r  o_encrypted_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_engine/o_data_out_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_encrypted_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.780ns  (logic 3.055ns (63.909%)  route 1.725ns (36.091%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE                         0.000     0.000 r  enc_engine/o_data_out_reg[6]/C
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  enc_engine/o_data_out_reg[6]/Q
                         net (fo=1, routed)           1.725     2.181    o_encrypted_data_OBUF[6]
    W19                  OBUF (Prop_obuf_I_O)         2.599     4.780 r  o_encrypted_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.780    o_encrypted_data[6]
    W19                                                               r  o_encrypted_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_engine/o_data_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_encrypted_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.734ns  (logic 3.065ns (64.753%)  route 1.668ns (35.247%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE                         0.000     0.000 r  enc_engine/o_data_out_reg[1]/C
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  enc_engine/o_data_out_reg[1]/Q
                         net (fo=1, routed)           1.668     2.124    o_encrypted_data_OBUF[1]
    V16                  OBUF (Prop_obuf_I_O)         2.609     4.734 r  o_encrypted_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.734    o_encrypted_data[1]
    V16                                                               r  o_encrypted_data[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_ctrl/rx_shift_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            spi_ctrl/o_data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.037%)  route 0.066ns (31.963%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDCE                         0.000     0.000 r  spi_ctrl/rx_shift_reg_reg[2]/C
    SLICE_X9Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  spi_ctrl/rx_shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.066     0.207    spi_ctrl/rx_shift_reg[2]
    SLICE_X8Y11          FDCE                                         r  spi_ctrl/o_data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_engine/data_register_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            enc_engine/o_data_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  enc_engine/data_register_reg[6]/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  enc_engine/data_register_reg[6]/Q
                         net (fo=1, routed)           0.053     0.194    enc_engine/data_register[6]
    SLICE_X1Y11          LUT2 (Prop_lut2_I1_O)        0.045     0.239 r  enc_engine/o_data_out[6]_i_1/O
                         net (fo=1, routed)           0.000     0.239    enc_engine/o_data_out[6]_i_1_n_0
    SLICE_X1Y11          FDCE                                         r  enc_engine/o_data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_ctrl/rx_shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            spi_ctrl/o_data_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.128ns (52.590%)  route 0.115ns (47.410%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDCE                         0.000     0.000 r  spi_ctrl/rx_shift_reg_reg[7]/C
    SLICE_X9Y11          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  spi_ctrl/rx_shift_reg_reg[7]/Q
                         net (fo=1, routed)           0.115     0.243    spi_ctrl/rx_shift_reg[7]
    SLICE_X8Y12          FDCE                                         r  spi_ctrl/o_data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_engine/FSM_onehot_r_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            enc_engine/o_done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.489%)  route 0.104ns (42.511%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE                         0.000     0.000 r  enc_engine/FSM_onehot_r_current_state_reg[2]/C
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  enc_engine/FSM_onehot_r_current_state_reg[2]/Q
                         net (fo=12, routed)          0.104     0.245    enc_engine/Q[2]
    SLICE_X4Y11          FDCE                                         r  enc_engine/o_done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_ctrl/rx_shift_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            spi_ctrl/rx_shift_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.503%)  route 0.113ns (44.497%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDCE                         0.000     0.000 r  spi_ctrl/rx_shift_reg_reg[1]/C
    SLICE_X9Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  spi_ctrl/rx_shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.113     0.254    spi_ctrl/rx_shift_reg[1]
    SLICE_X9Y11          FDCE                                         r  spi_ctrl/rx_shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_ctrl/rx_shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            spi_ctrl/o_data_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.843%)  route 0.121ns (46.157%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDCE                         0.000     0.000 r  spi_ctrl/rx_shift_reg_reg[4]/C
    SLICE_X9Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  spi_ctrl/rx_shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.121     0.262    spi_ctrl/rx_shift_reg[4]
    SLICE_X8Y11          FDCE                                         r  spi_ctrl/o_data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_ctrl/rx_shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            spi_ctrl/rx_shift_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.625%)  route 0.135ns (51.375%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDCE                         0.000     0.000 r  spi_ctrl/rx_shift_reg_reg[5]/C
    SLICE_X9Y11          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  spi_ctrl/rx_shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.135     0.263    spi_ctrl/rx_shift_reg[5]
    SLICE_X9Y11          FDCE                                         r  spi_ctrl/rx_shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_ctrl/o_data_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo_inst/ram_reg/DIADI[1]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDCE                         0.000     0.000 r  spi_ctrl/o_data_out_reg[1]/C
    SLICE_X8Y11          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  spi_ctrl/o_data_out_reg[1]/Q
                         net (fo=1, routed)           0.106     0.270    fifo_inst/ram_reg_0[1]
    RAMB18_X0Y4          RAMB18E1                                     r  fifo_inst/ram_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_ctrl/o_data_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo_inst/ram_reg/DIADI[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDCE                         0.000     0.000 r  spi_ctrl/o_data_out_reg[3]/C
    SLICE_X8Y11          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  spi_ctrl/o_data_out_reg[3]/Q
                         net (fo=1, routed)           0.106     0.270    fifo_inst/ram_reg_0[3]
    RAMB18_X0Y4          RAMB18E1                                     r  fifo_inst/ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_engine/key_register_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            enc_engine/o_data_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  enc_engine/key_register_reg[0]/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  enc_engine/key_register_reg[0]/Q
                         net (fo=1, routed)           0.085     0.226    enc_engine/key_register[0]
    SLICE_X1Y11          LUT2 (Prop_lut2_I0_O)        0.045     0.271 r  enc_engine/o_data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.271    enc_engine/o_data_out[0]_i_1_n_0
    SLICE_X1Y11          FDCE                                         r  enc_engine/o_data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------





