// Seed: 1720748915
module module_0 (
    output id_0,
    input tri1 id_1,
    output id_2
);
  type_4(
      id_2, id_1
  );
  assign id_0 = 1;
  assign id_2[1] = id_1;
  assign id_0 = id_1[1'b0 : 1];
endmodule
