

================================================================
== Vitis HLS Report for 'ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M'
================================================================
* Date:           Mon Nov 11 16:40:52 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.376 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     1033|     1033|  10.330 us|  10.330 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Pipeline_N_Pipeline_M  |     1031|     1031|         9|          1|          1|  1024|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|     1070|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     40|     2440|     2424|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       99|     -|
|Register             |        -|      -|     2066|      352|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     40|     4506|     3945|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      1|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_3_full_dsp_1_U694  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U695  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U696  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U697  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U698  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U699  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U700  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U701  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U702   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U703   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U704   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U705   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U706   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U707   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U708   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U709   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|  40| 2440| 2424|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |add106_fu_477_p2                   |         +|   0|  0|   34|          27|          27|
    |add115_fu_524_p2                   |         +|   0|  0|   17|          10|          10|
    |add91_fu_472_p2                    |         +|   0|  0|   12|           5|           5|
    |add_fu_490_p2                      |         +|   0|  0|   12|           5|           5|
    |add_ln64_28_fu_455_p2              |         +|   0|  0|   12|           5|           1|
    |add_ln64_fu_373_p2                 |         +|   0|  0|   18|          11|           1|
    |add_ln67_fu_436_p2                 |         +|   0|  0|   14|           7|           1|
    |and_ln80_27_fu_424_p2              |       and|   0|  0|    2|           1|           1|
    |and_ln80_fu_418_p2                 |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0                       |       and|   0|  0|    2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0  |       and|   0|  0|    2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0  |       and|   0|  0|    2|           1|           1|
    |ap_enable_state4_pp0_iter3_stage0  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op63_write_state2     |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op65_store_state2     |       and|   0|  0|    2|           1|           1|
    |inBounds_204_fu_900_p2             |       and|   0|  0|    2|           1|           1|
    |inBounds_205_fu_911_p2             |       and|   0|  0|    2|           1|           1|
    |inBounds_206_fu_922_p2             |       and|   0|  0|    2|           1|           1|
    |inBounds_207_fu_933_p2             |       and|   0|  0|    2|           1|           1|
    |inBounds_208_fu_944_p2             |       and|   0|  0|    2|           1|           1|
    |inBounds_209_fu_955_p2             |       and|   0|  0|    2|           1|           1|
    |inBounds_210_fu_966_p2             |       and|   0|  0|    2|           1|           1|
    |inBounds_fu_889_p2                 |       and|   0|  0|    2|           1|           1|
    |icmp_ln64_fu_367_p2                |      icmp|   0|  0|   19|          11|          12|
    |icmp_ln67_fu_382_p2                |      icmp|   0|  0|   15|           7|           8|
    |icmp_ln82_fu_396_p2                |      icmp|   0|  0|   14|           7|           4|
    |icmp_ln83_fu_412_p2                |      icmp|   0|  0|    9|           2|           1|
    |icmp_ln85_fu_430_p2                |      icmp|   0|  0|   14|           7|           4|
    |inBoundsM_204_fu_582_p2            |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_205_fu_611_p2            |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_206_fu_640_p2            |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_207_fu_669_p2            |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_208_fu_698_p2            |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_209_fu_727_p2            |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_210_fu_756_p2            |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_fu_547_p2                |      icmp|   0|  0|   39|          32|          32|
    |inBoundsN_fu_500_p2                |      icmp|   0|  0|   39|          32|          32|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1   |        or|   0|  0|    2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3   |        or|   0|  0|    2|           1|           1|
    |cPrev_2_fu_776_p3                  |    select|   0|  0|  221|           1|           1|
    |select_ln296_190_fu_904_p3         |    select|   0|  0|   32|           1|          32|
    |select_ln296_191_fu_915_p3         |    select|   0|  0|   32|           1|          32|
    |select_ln296_192_fu_926_p3         |    select|   0|  0|   32|           1|          32|
    |select_ln296_193_fu_937_p3         |    select|   0|  0|   32|           1|          32|
    |select_ln296_194_fu_948_p3         |    select|   0|  0|   32|           1|          32|
    |select_ln296_195_fu_959_p3         |    select|   0|  0|   32|           1|          32|
    |select_ln296_196_fu_970_p3         |    select|   0|  0|   32|           1|          32|
    |select_ln296_fu_893_p3             |    select|   0|  0|   32|           1|          32|
    |select_ln64_28_fu_461_p3           |    select|   0|  0|    5|           1|           5|
    |select_ln64_fu_388_p3              |    select|   0|  0|    7|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|    2|           1|           2|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |Total                              |          |   0|  0| 1070|         423|         651|
    +-----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |aPipes_11_blk_n                        |   9|          2|    1|          2|
    |aPipes_12_blk_n                        |   9|          2|    1|          2|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_m1_load               |   9|          2|    7|         14|
    |bPipes_11_blk_n                        |   9|          2|    1|          2|
    |bPipes_12_blk_n                        |   9|          2|    1|          2|
    |indvar_flatten6_fu_162                 |   9|          2|   11|         22|
    |m1_fu_154                              |   9|          2|    7|         14|
    |n1_fu_158                              |   9|          2|    5|         10|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  99|         22|   47|         94|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |add91_reg_1115                           |   5|   0|    5|          0|
    |and_ln80_27_reg_1107                     |   1|   0|    1|          0|
    |ap_CS_fsm                                |   1|   0|    1|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg         |   1|   0|    1|          0|
    |bitcast_ln32_434_reg_1320                |  32|   0|   32|          0|
    |bitcast_ln32_434_reg_1320_pp0_iter6_reg  |  32|   0|   32|          0|
    |bitcast_ln32_436_reg_1326                |  32|   0|   32|          0|
    |bitcast_ln32_436_reg_1326_pp0_iter6_reg  |  32|   0|   32|          0|
    |bitcast_ln32_438_reg_1332                |  32|   0|   32|          0|
    |bitcast_ln32_438_reg_1332_pp0_iter6_reg  |  32|   0|   32|          0|
    |bitcast_ln32_440_reg_1338                |  32|   0|   32|          0|
    |bitcast_ln32_440_reg_1338_pp0_iter6_reg  |  32|   0|   32|          0|
    |bitcast_ln32_442_reg_1344                |  32|   0|   32|          0|
    |bitcast_ln32_442_reg_1344_pp0_iter6_reg  |  32|   0|   32|          0|
    |bitcast_ln32_444_reg_1350                |  32|   0|   32|          0|
    |bitcast_ln32_444_reg_1350_pp0_iter6_reg  |  32|   0|   32|          0|
    |bitcast_ln32_446_reg_1356                |  32|   0|   32|          0|
    |bitcast_ln32_446_reg_1356_pp0_iter6_reg  |  32|   0|   32|          0|
    |bitcast_ln32_448_reg_1362                |  32|   0|   32|          0|
    |bitcast_ln32_448_reg_1362_pp0_iter6_reg  |  32|   0|   32|          0|
    |cBuffer_addr_reg_1142                    |  10|   0|   10|          0|
    |empty_296_reg_1120                       |   4|   0|    4|          0|
    |empty_296_reg_1120_pp0_iter2_reg         |   4|   0|    4|          0|
    |icmp_ln67_reg_1096                       |   1|   0|    1|          0|
    |icmp_ln85_reg_1111                       |   1|   0|    1|          0|
    |inBoundsM_204_reg_1170                   |   1|   0|    1|          0|
    |inBoundsM_205_reg_1180                   |   1|   0|    1|          0|
    |inBoundsM_206_reg_1190                   |   1|   0|    1|          0|
    |inBoundsM_207_reg_1200                   |   1|   0|    1|          0|
    |inBoundsM_208_reg_1210                   |   1|   0|    1|          0|
    |inBoundsM_209_reg_1220                   |   1|   0|    1|          0|
    |inBoundsM_210_reg_1230                   |   1|   0|    1|          0|
    |inBoundsM_reg_1148                       |   1|   0|    1|          0|
    |inBoundsN_reg_1125                       |   1|   0|    1|          0|
    |indvar_flatten6_fu_162                   |  11|   0|   11|          0|
    |m1_fu_154                                |   7|   0|    7|          0|
    |n1_fu_158                                |   5|   0|    5|          0|
    |res_683_reg_1240                         |  32|   0|   32|          0|
    |res_684_reg_1250                         |  32|   0|   32|          0|
    |res_685_reg_1260                         |  32|   0|   32|          0|
    |res_686_reg_1270                         |  32|   0|   32|          0|
    |res_687_reg_1280                         |  32|   0|   32|          0|
    |res_688_reg_1290                         |  32|   0|   32|          0|
    |res_689_reg_1300                         |  32|   0|   32|          0|
    |res_690_reg_1310                         |  32|   0|   32|          0|
    |select_ln296_190_reg_1373                |  32|   0|   32|          0|
    |select_ln296_191_reg_1378                |  32|   0|   32|          0|
    |select_ln296_192_reg_1383                |  32|   0|   32|          0|
    |select_ln296_193_reg_1388                |  32|   0|   32|          0|
    |select_ln296_194_reg_1393                |  32|   0|   32|          0|
    |select_ln296_195_reg_1398                |  32|   0|   32|          0|
    |select_ln296_196_reg_1403                |  32|   0|   32|          0|
    |select_ln296_reg_1368                    |  32|   0|   32|          0|
    |select_ln64_reg_1101                     |   7|   0|    7|          0|
    |tmp_407_reg_1255                         |  32|   0|   32|          0|
    |tmp_409_reg_1265                         |  32|   0|   32|          0|
    |tmp_411_reg_1275                         |  32|   0|   32|          0|
    |tmp_413_reg_1285                         |  32|   0|   32|          0|
    |tmp_415_reg_1295                         |  32|   0|   32|          0|
    |tmp_417_reg_1305                         |  32|   0|   32|          0|
    |tmp_419_reg_1315                         |  32|   0|   32|          0|
    |trunc_ln170_30_reg_1245                  |  32|   0|   32|          0|
    |cBuffer_addr_reg_1142                    |  64|  32|   10|          0|
    |inBoundsM_204_reg_1170                   |  64|  32|    1|          0|
    |inBoundsM_205_reg_1180                   |  64|  32|    1|          0|
    |inBoundsM_206_reg_1190                   |  64|  32|    1|          0|
    |inBoundsM_207_reg_1200                   |  64|  32|    1|          0|
    |inBoundsM_208_reg_1210                   |  64|  32|    1|          0|
    |inBoundsM_209_reg_1220                   |  64|  32|    1|          0|
    |inBoundsM_210_reg_1230                   |  64|  32|    1|          0|
    |inBoundsM_reg_1148                       |  64|  32|    1|          0|
    |inBoundsN_reg_1125                       |  64|  32|    1|          0|
    |select_ln64_reg_1101                     |  64|  32|    7|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |2066| 352| 1388|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+--------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  ProcessingElement.12_Pipeline_Pipeline_N_Pipeline_M|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  ProcessingElement.12_Pipeline_Pipeline_N_Pipeline_M|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  ProcessingElement.12_Pipeline_Pipeline_N_Pipeline_M|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  ProcessingElement.12_Pipeline_Pipeline_N_Pipeline_M|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  ProcessingElement.12_Pipeline_Pipeline_N_Pipeline_M|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  ProcessingElement.12_Pipeline_Pipeline_N_Pipeline_M|  return value|
|aPipes_11_dout            |   in|   32|     ap_fifo|                                            aPipes_11|       pointer|
|aPipes_11_num_data_valid  |   in|    3|     ap_fifo|                                            aPipes_11|       pointer|
|aPipes_11_fifo_cap        |   in|    3|     ap_fifo|                                            aPipes_11|       pointer|
|aPipes_11_empty_n         |   in|    1|     ap_fifo|                                            aPipes_11|       pointer|
|aPipes_11_read            |  out|    1|     ap_fifo|                                            aPipes_11|       pointer|
|aPipes_12_din             |  out|   32|     ap_fifo|                                            aPipes_12|       pointer|
|aPipes_12_num_data_valid  |   in|    3|     ap_fifo|                                            aPipes_12|       pointer|
|aPipes_12_fifo_cap        |   in|    3|     ap_fifo|                                            aPipes_12|       pointer|
|aPipes_12_full_n          |   in|    1|     ap_fifo|                                            aPipes_12|       pointer|
|aPipes_12_write           |  out|    1|     ap_fifo|                                            aPipes_12|       pointer|
|bPipes_11_dout            |   in|  256|     ap_fifo|                                            bPipes_11|       pointer|
|bPipes_11_num_data_valid  |   in|    3|     ap_fifo|                                            bPipes_11|       pointer|
|bPipes_11_fifo_cap        |   in|    3|     ap_fifo|                                            bPipes_11|       pointer|
|bPipes_11_empty_n         |   in|    1|     ap_fifo|                                            bPipes_11|       pointer|
|bPipes_11_read            |  out|    1|     ap_fifo|                                            bPipes_11|       pointer|
|bPipes_12_din             |  out|  256|     ap_fifo|                                            bPipes_12|       pointer|
|bPipes_12_num_data_valid  |   in|    3|     ap_fifo|                                            bPipes_12|       pointer|
|bPipes_12_fifo_cap        |   in|    3|     ap_fifo|                                            bPipes_12|       pointer|
|bPipes_12_full_n          |   in|    1|     ap_fifo|                                            bPipes_12|       pointer|
|bPipes_12_write           |  out|    1|     ap_fifo|                                            bPipes_12|       pointer|
|m0                        |   in|   23|     ap_none|                                                   m0|        scalar|
|cBuffer_address0          |  out|   10|   ap_memory|                                              cBuffer|         array|
|cBuffer_ce0               |  out|    1|   ap_memory|                                              cBuffer|         array|
|cBuffer_we0               |  out|    1|   ap_memory|                                              cBuffer|         array|
|cBuffer_d0                |  out|  256|   ap_memory|                                              cBuffer|         array|
|cBuffer_address1          |  out|   10|   ap_memory|                                              cBuffer|         array|
|cBuffer_ce1               |  out|    1|   ap_memory|                                              cBuffer|         array|
|cBuffer_q1                |   in|  256|   ap_memory|                                              cBuffer|         array|
|cmp111                    |   in|    1|     ap_none|                                               cmp111|        scalar|
|size_m                    |   in|   32|     ap_none|                                               size_m|        scalar|
|cond90                    |   in|    5|     ap_none|                                               cond90|        scalar|
|aBuffer_address0          |  out|    5|   ap_memory|                                              aBuffer|         array|
|aBuffer_ce0               |  out|    1|   ap_memory|                                              aBuffer|         array|
|aBuffer_we0               |  out|    1|   ap_memory|                                              aBuffer|         array|
|aBuffer_d0                |  out|   32|   ap_memory|                                              aBuffer|         array|
|aBuffer_address1          |  out|    5|   ap_memory|                                              aBuffer|         array|
|aBuffer_ce1               |  out|    1|   ap_memory|                                              aBuffer|         array|
|aBuffer_q1                |   in|   32|   ap_memory|                                              aBuffer|         array|
|mul                       |   in|   27|     ap_none|                                                  mul|        scalar|
|cond                      |   in|    5|     ap_none|                                                 cond|        scalar|
|size_n                    |   in|   32|     ap_none|                                               size_n|        scalar|
|brmerge282                |   in|    1|     ap_none|                                           brmerge282|        scalar|
+--------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

