ARM GAS  /tmp/ccOQk3og.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gpio.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/gpio.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_GPIO_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_GPIO_Init:
  28              	.LFB130:
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
ARM GAS  /tmp/ccOQk3og.s 			page 2


  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/gpio.c **** 
  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins as
  36:Core/Src/gpio.c ****         * Analog
  37:Core/Src/gpio.c ****         * Input
  38:Core/Src/gpio.c ****         * Output
  39:Core/Src/gpio.c ****         * EVENT_OUT
  40:Core/Src/gpio.c ****         * EXTI
  41:Core/Src/gpio.c **** */
  42:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  43:Core/Src/gpio.c **** {
  29              		.loc 1 43 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 48
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 70B5     		push	{r4, r5, r6, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 16
  36              		.cfi_offset 4, -16
  37              		.cfi_offset 5, -12
  38              		.cfi_offset 6, -8
  39              		.cfi_offset 14, -4
  40 0002 8CB0     		sub	sp, sp, #48
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 64
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  43              		.loc 1 45 3 view .LVU1
  44              		.loc 1 45 20 is_stmt 0 view .LVU2
  45 0004 0024     		movs	r4, #0
  46 0006 0794     		str	r4, [sp, #28]
  47 0008 0894     		str	r4, [sp, #32]
  48 000a 0994     		str	r4, [sp, #36]
  49 000c 0A94     		str	r4, [sp, #40]
  50 000e 0B94     		str	r4, [sp, #44]
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
  51              		.loc 1 48 3 is_stmt 1 view .LVU3
  52              	.LBB2:
  53              		.loc 1 48 3 view .LVU4
  54 0010 0094     		str	r4, [sp]
  55              		.loc 1 48 3 view .LVU5
  56 0012 314B     		ldr	r3, .L3
  57 0014 1A6B     		ldr	r2, [r3, #48]
  58 0016 42F04002 		orr	r2, r2, #64
  59 001a 1A63     		str	r2, [r3, #48]
  60              		.loc 1 48 3 view .LVU6
  61 001c 1A6B     		ldr	r2, [r3, #48]
  62 001e 02F04002 		and	r2, r2, #64
  63 0022 0092     		str	r2, [sp]
  64              		.loc 1 48 3 view .LVU7
  65 0024 009A     		ldr	r2, [sp]
  66              	.LBE2:
  67              		.loc 1 48 3 view .LVU8
ARM GAS  /tmp/ccOQk3og.s 			page 3


  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  68              		.loc 1 49 3 view .LVU9
  69              	.LBB3:
  70              		.loc 1 49 3 view .LVU10
  71 0026 0194     		str	r4, [sp, #4]
  72              		.loc 1 49 3 view .LVU11
  73 0028 1A6B     		ldr	r2, [r3, #48]
  74 002a 42F00102 		orr	r2, r2, #1
  75 002e 1A63     		str	r2, [r3, #48]
  76              		.loc 1 49 3 view .LVU12
  77 0030 1A6B     		ldr	r2, [r3, #48]
  78 0032 02F00102 		and	r2, r2, #1
  79 0036 0192     		str	r2, [sp, #4]
  80              		.loc 1 49 3 view .LVU13
  81 0038 019A     		ldr	r2, [sp, #4]
  82              	.LBE3:
  83              		.loc 1 49 3 view .LVU14
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  84              		.loc 1 50 3 view .LVU15
  85              	.LBB4:
  86              		.loc 1 50 3 view .LVU16
  87 003a 0294     		str	r4, [sp, #8]
  88              		.loc 1 50 3 view .LVU17
  89 003c 1A6B     		ldr	r2, [r3, #48]
  90 003e 42F00202 		orr	r2, r2, #2
  91 0042 1A63     		str	r2, [r3, #48]
  92              		.loc 1 50 3 view .LVU18
  93 0044 1A6B     		ldr	r2, [r3, #48]
  94 0046 02F00202 		and	r2, r2, #2
  95 004a 0292     		str	r2, [sp, #8]
  96              		.loc 1 50 3 view .LVU19
  97 004c 029A     		ldr	r2, [sp, #8]
  98              	.LBE4:
  99              		.loc 1 50 3 view .LVU20
  51:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 100              		.loc 1 51 3 view .LVU21
 101              	.LBB5:
 102              		.loc 1 51 3 view .LVU22
 103 004e 0394     		str	r4, [sp, #12]
 104              		.loc 1 51 3 view .LVU23
 105 0050 1A6B     		ldr	r2, [r3, #48]
 106 0052 42F00802 		orr	r2, r2, #8
 107 0056 1A63     		str	r2, [r3, #48]
 108              		.loc 1 51 3 view .LVU24
 109 0058 1A6B     		ldr	r2, [r3, #48]
 110 005a 02F00802 		and	r2, r2, #8
 111 005e 0392     		str	r2, [sp, #12]
 112              		.loc 1 51 3 view .LVU25
 113 0060 039A     		ldr	r2, [sp, #12]
 114              	.LBE5:
 115              		.loc 1 51 3 view .LVU26
  52:Core/Src/gpio.c ****   __HAL_RCC_GPIOI_CLK_ENABLE();
 116              		.loc 1 52 3 view .LVU27
 117              	.LBB6:
 118              		.loc 1 52 3 view .LVU28
 119 0062 0494     		str	r4, [sp, #16]
 120              		.loc 1 52 3 view .LVU29
ARM GAS  /tmp/ccOQk3og.s 			page 4


 121 0064 1A6B     		ldr	r2, [r3, #48]
 122 0066 42F48072 		orr	r2, r2, #256
 123 006a 1A63     		str	r2, [r3, #48]
 124              		.loc 1 52 3 view .LVU30
 125 006c 1A6B     		ldr	r2, [r3, #48]
 126 006e 02F48072 		and	r2, r2, #256
 127 0072 0492     		str	r2, [sp, #16]
 128              		.loc 1 52 3 view .LVU31
 129 0074 049A     		ldr	r2, [sp, #16]
 130              	.LBE6:
 131              		.loc 1 52 3 view .LVU32
  53:Core/Src/gpio.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 132              		.loc 1 53 3 view .LVU33
 133              	.LBB7:
 134              		.loc 1 53 3 view .LVU34
 135 0076 0594     		str	r4, [sp, #20]
 136              		.loc 1 53 3 view .LVU35
 137 0078 1A6B     		ldr	r2, [r3, #48]
 138 007a 42F08002 		orr	r2, r2, #128
 139 007e 1A63     		str	r2, [r3, #48]
 140              		.loc 1 53 3 view .LVU36
 141 0080 1A6B     		ldr	r2, [r3, #48]
 142 0082 02F08002 		and	r2, r2, #128
 143 0086 0592     		str	r2, [sp, #20]
 144              		.loc 1 53 3 view .LVU37
 145 0088 059A     		ldr	r2, [sp, #20]
 146              	.LBE7:
 147              		.loc 1 53 3 view .LVU38
  54:Core/Src/gpio.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
 148              		.loc 1 54 3 view .LVU39
 149              	.LBB8:
 150              		.loc 1 54 3 view .LVU40
 151 008a 0694     		str	r4, [sp, #24]
 152              		.loc 1 54 3 view .LVU41
 153 008c 1A6B     		ldr	r2, [r3, #48]
 154 008e 42F02002 		orr	r2, r2, #32
 155 0092 1A63     		str	r2, [r3, #48]
 156              		.loc 1 54 3 view .LVU42
 157 0094 1B6B     		ldr	r3, [r3, #48]
 158 0096 03F02003 		and	r3, r3, #32
 159 009a 0693     		str	r3, [sp, #24]
 160              		.loc 1 54 3 view .LVU43
 161 009c 069B     		ldr	r3, [sp, #24]
 162              	.LBE8:
 163              		.loc 1 54 3 view .LVU44
  55:Core/Src/gpio.c **** 
  56:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  57:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOF, GPIO_PIN_14, GPIO_PIN_RESET);
 164              		.loc 1 57 3 view .LVU45
 165 009e 0F4D     		ldr	r5, .L3+4
 166 00a0 2246     		mov	r2, r4
 167 00a2 4FF48041 		mov	r1, #16384
 168 00a6 2846     		mov	r0, r5
 169 00a8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 170              	.LVL0:
  58:Core/Src/gpio.c **** 
  59:Core/Src/gpio.c ****   /*Configure GPIO pin : PF1 */
ARM GAS  /tmp/ccOQk3og.s 			page 5


  60:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_1;
 171              		.loc 1 60 3 view .LVU46
 172              		.loc 1 60 23 is_stmt 0 view .LVU47
 173 00ac 0223     		movs	r3, #2
 174 00ae 0793     		str	r3, [sp, #28]
  61:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 175              		.loc 1 61 3 is_stmt 1 view .LVU48
 176              		.loc 1 61 24 is_stmt 0 view .LVU49
 177 00b0 0894     		str	r4, [sp, #32]
  62:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 178              		.loc 1 62 3 is_stmt 1 view .LVU50
 179              		.loc 1 62 24 is_stmt 0 view .LVU51
 180 00b2 0126     		movs	r6, #1
 181 00b4 0996     		str	r6, [sp, #36]
  63:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 182              		.loc 1 63 3 is_stmt 1 view .LVU52
 183 00b6 07A9     		add	r1, sp, #28
 184 00b8 2846     		mov	r0, r5
 185 00ba FFF7FEFF 		bl	HAL_GPIO_Init
 186              	.LVL1:
  64:Core/Src/gpio.c **** 
  65:Core/Src/gpio.c ****   /*Configure GPIO pin : PF14 */
  66:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_14;
 187              		.loc 1 66 3 view .LVU53
 188              		.loc 1 66 23 is_stmt 0 view .LVU54
 189 00be 4FF48043 		mov	r3, #16384
 190 00c2 0793     		str	r3, [sp, #28]
  67:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 191              		.loc 1 67 3 is_stmt 1 view .LVU55
 192              		.loc 1 67 24 is_stmt 0 view .LVU56
 193 00c4 0896     		str	r6, [sp, #32]
  68:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 194              		.loc 1 68 3 is_stmt 1 view .LVU57
 195              		.loc 1 68 24 is_stmt 0 view .LVU58
 196 00c6 0994     		str	r4, [sp, #36]
  69:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 197              		.loc 1 69 3 is_stmt 1 view .LVU59
 198              		.loc 1 69 25 is_stmt 0 view .LVU60
 199 00c8 0A94     		str	r4, [sp, #40]
  70:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 200              		.loc 1 70 3 is_stmt 1 view .LVU61
 201 00ca 07A9     		add	r1, sp, #28
 202 00cc 2846     		mov	r0, r5
 203 00ce FFF7FEFF 		bl	HAL_GPIO_Init
 204              	.LVL2:
  71:Core/Src/gpio.c **** 
  72:Core/Src/gpio.c **** }
 205              		.loc 1 72 1 is_stmt 0 view .LVU62
 206 00d2 0CB0     		add	sp, sp, #48
 207              	.LCFI2:
 208              		.cfi_def_cfa_offset 16
 209              		@ sp needed
 210 00d4 70BD     		pop	{r4, r5, r6, pc}
 211              	.L4:
 212 00d6 00BF     		.align	2
 213              	.L3:
 214 00d8 00380240 		.word	1073887232
ARM GAS  /tmp/ccOQk3og.s 			page 6


 215 00dc 00140240 		.word	1073878016
 216              		.cfi_endproc
 217              	.LFE130:
 219              		.text
 220              	.Letext0:
 221              		.file 2 "/home/mondrian/opt/arm-gnu-toolchain-13.2.Rel1-x86_64-arm-none-eabi/arm-none-eabi/include
 222              		.file 3 "/home/mondrian/opt/arm-gnu-toolchain-13.2.Rel1-x86_64-arm-none-eabi/arm-none-eabi/include
 223              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f427xx.h"
 224              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
ARM GAS  /tmp/ccOQk3og.s 			page 7


DEFINED SYMBOLS
                            *ABS*:00000000 gpio.c
     /tmp/ccOQk3og.s:21     .text.MX_GPIO_Init:00000000 $t
     /tmp/ccOQk3og.s:27     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/ccOQk3og.s:214    .text.MX_GPIO_Init:000000d8 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
