
tft_lib.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008f10  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000051c  08009098  08009098  00019098  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080095b4  080095b4  00020094  2**0
                  CONTENTS
  4 .ARM          00000008  080095b4  080095b4  000195b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080095bc  080095bc  00020094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080095bc  080095bc  000195bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080095c0  080095c0  000195c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  080095c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020094  2**0
                  CONTENTS
 10 .bss          00000878  20000094  20000094  00020094  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000090c  2000090c  00020094  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001db85  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003fdb  00000000  00000000  0003dc49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001258  00000000  00000000  00041c28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000010d8  00000000  00000000  00042e80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023cc4  00000000  00000000  00043f58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018ba4  00000000  00000000  00067c1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cc2a2  00000000  00000000  000807c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0014ca62  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004e1c  00000000  00000000  0014cab8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000094 	.word	0x20000094
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08009080 	.word	0x08009080

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000098 	.word	0x20000098
 80001c4:	08009080 	.word	0x08009080

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001dc:	f000 b96e 	b.w	80004bc <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	468c      	mov	ip, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	f040 8083 	bne.w	800030e <__udivmoddi4+0x116>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d947      	bls.n	800029e <__udivmoddi4+0xa6>
 800020e:	fab2 f282 	clz	r2, r2
 8000212:	b142      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000214:	f1c2 0020 	rsb	r0, r2, #32
 8000218:	fa24 f000 	lsr.w	r0, r4, r0
 800021c:	4091      	lsls	r1, r2
 800021e:	4097      	lsls	r7, r2
 8000220:	ea40 0c01 	orr.w	ip, r0, r1
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbbc f6f8 	udiv	r6, ip, r8
 8000230:	fa1f fe87 	uxth.w	lr, r7
 8000234:	fb08 c116 	mls	r1, r8, r6, ip
 8000238:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023c:	fb06 f10e 	mul.w	r1, r6, lr
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18fb      	adds	r3, r7, r3
 8000246:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 800024a:	f080 8119 	bcs.w	8000480 <__udivmoddi4+0x288>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8116 	bls.w	8000480 <__udivmoddi4+0x288>
 8000254:	3e02      	subs	r6, #2
 8000256:	443b      	add	r3, r7
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000260:	fb08 3310 	mls	r3, r8, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fe0e 	mul.w	lr, r0, lr
 800026c:	45a6      	cmp	lr, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	193c      	adds	r4, r7, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000276:	f080 8105 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800027a:	45a6      	cmp	lr, r4
 800027c:	f240 8102 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000280:	3802      	subs	r0, #2
 8000282:	443c      	add	r4, r7
 8000284:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000288:	eba4 040e 	sub.w	r4, r4, lr
 800028c:	2600      	movs	r6, #0
 800028e:	b11d      	cbz	r5, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c5 4300 	strd	r4, r3, [r5]
 8000298:	4631      	mov	r1, r6
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	b902      	cbnz	r2, 80002a2 <__udivmoddi4+0xaa>
 80002a0:	deff      	udf	#255	; 0xff
 80002a2:	fab2 f282 	clz	r2, r2
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d150      	bne.n	800034c <__udivmoddi4+0x154>
 80002aa:	1bcb      	subs	r3, r1, r7
 80002ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002b0:	fa1f f887 	uxth.w	r8, r7
 80002b4:	2601      	movs	r6, #1
 80002b6:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ba:	0c21      	lsrs	r1, r4, #16
 80002bc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002c0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002c4:	fb08 f30c 	mul.w	r3, r8, ip
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d907      	bls.n	80002dc <__udivmoddi4+0xe4>
 80002cc:	1879      	adds	r1, r7, r1
 80002ce:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80002d2:	d202      	bcs.n	80002da <__udivmoddi4+0xe2>
 80002d4:	428b      	cmp	r3, r1
 80002d6:	f200 80e9 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 80002da:	4684      	mov	ip, r0
 80002dc:	1ac9      	subs	r1, r1, r3
 80002de:	b2a3      	uxth	r3, r4
 80002e0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002e4:	fb0e 1110 	mls	r1, lr, r0, r1
 80002e8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002ec:	fb08 f800 	mul.w	r8, r8, r0
 80002f0:	45a0      	cmp	r8, r4
 80002f2:	d907      	bls.n	8000304 <__udivmoddi4+0x10c>
 80002f4:	193c      	adds	r4, r7, r4
 80002f6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002fa:	d202      	bcs.n	8000302 <__udivmoddi4+0x10a>
 80002fc:	45a0      	cmp	r8, r4
 80002fe:	f200 80d9 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 8000302:	4618      	mov	r0, r3
 8000304:	eba4 0408 	sub.w	r4, r4, r8
 8000308:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800030c:	e7bf      	b.n	800028e <__udivmoddi4+0x96>
 800030e:	428b      	cmp	r3, r1
 8000310:	d909      	bls.n	8000326 <__udivmoddi4+0x12e>
 8000312:	2d00      	cmp	r5, #0
 8000314:	f000 80b1 	beq.w	800047a <__udivmoddi4+0x282>
 8000318:	2600      	movs	r6, #0
 800031a:	e9c5 0100 	strd	r0, r1, [r5]
 800031e:	4630      	mov	r0, r6
 8000320:	4631      	mov	r1, r6
 8000322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000326:	fab3 f683 	clz	r6, r3
 800032a:	2e00      	cmp	r6, #0
 800032c:	d14a      	bne.n	80003c4 <__udivmoddi4+0x1cc>
 800032e:	428b      	cmp	r3, r1
 8000330:	d302      	bcc.n	8000338 <__udivmoddi4+0x140>
 8000332:	4282      	cmp	r2, r0
 8000334:	f200 80b8 	bhi.w	80004a8 <__udivmoddi4+0x2b0>
 8000338:	1a84      	subs	r4, r0, r2
 800033a:	eb61 0103 	sbc.w	r1, r1, r3
 800033e:	2001      	movs	r0, #1
 8000340:	468c      	mov	ip, r1
 8000342:	2d00      	cmp	r5, #0
 8000344:	d0a8      	beq.n	8000298 <__udivmoddi4+0xa0>
 8000346:	e9c5 4c00 	strd	r4, ip, [r5]
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0xa0>
 800034c:	f1c2 0320 	rsb	r3, r2, #32
 8000350:	fa20 f603 	lsr.w	r6, r0, r3
 8000354:	4097      	lsls	r7, r2
 8000356:	fa01 f002 	lsl.w	r0, r1, r2
 800035a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800035e:	40d9      	lsrs	r1, r3
 8000360:	4330      	orrs	r0, r6
 8000362:	0c03      	lsrs	r3, r0, #16
 8000364:	fbb1 f6fe 	udiv	r6, r1, lr
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000370:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000374:	fb06 f108 	mul.w	r1, r6, r8
 8000378:	4299      	cmp	r1, r3
 800037a:	fa04 f402 	lsl.w	r4, r4, r2
 800037e:	d909      	bls.n	8000394 <__udivmoddi4+0x19c>
 8000380:	18fb      	adds	r3, r7, r3
 8000382:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000386:	f080 808d 	bcs.w	80004a4 <__udivmoddi4+0x2ac>
 800038a:	4299      	cmp	r1, r3
 800038c:	f240 808a 	bls.w	80004a4 <__udivmoddi4+0x2ac>
 8000390:	3e02      	subs	r6, #2
 8000392:	443b      	add	r3, r7
 8000394:	1a5b      	subs	r3, r3, r1
 8000396:	b281      	uxth	r1, r0
 8000398:	fbb3 f0fe 	udiv	r0, r3, lr
 800039c:	fb0e 3310 	mls	r3, lr, r0, r3
 80003a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003a4:	fb00 f308 	mul.w	r3, r0, r8
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x1c4>
 80003ac:	1879      	adds	r1, r7, r1
 80003ae:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80003b2:	d273      	bcs.n	800049c <__udivmoddi4+0x2a4>
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d971      	bls.n	800049c <__udivmoddi4+0x2a4>
 80003b8:	3802      	subs	r0, #2
 80003ba:	4439      	add	r1, r7
 80003bc:	1acb      	subs	r3, r1, r3
 80003be:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003c2:	e778      	b.n	80002b6 <__udivmoddi4+0xbe>
 80003c4:	f1c6 0c20 	rsb	ip, r6, #32
 80003c8:	fa03 f406 	lsl.w	r4, r3, r6
 80003cc:	fa22 f30c 	lsr.w	r3, r2, ip
 80003d0:	431c      	orrs	r4, r3
 80003d2:	fa20 f70c 	lsr.w	r7, r0, ip
 80003d6:	fa01 f306 	lsl.w	r3, r1, r6
 80003da:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003de:	fa21 f10c 	lsr.w	r1, r1, ip
 80003e2:	431f      	orrs	r7, r3
 80003e4:	0c3b      	lsrs	r3, r7, #16
 80003e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80003ea:	fa1f f884 	uxth.w	r8, r4
 80003ee:	fb0e 1119 	mls	r1, lr, r9, r1
 80003f2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80003f6:	fb09 fa08 	mul.w	sl, r9, r8
 80003fa:	458a      	cmp	sl, r1
 80003fc:	fa02 f206 	lsl.w	r2, r2, r6
 8000400:	fa00 f306 	lsl.w	r3, r0, r6
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x220>
 8000406:	1861      	adds	r1, r4, r1
 8000408:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 800040c:	d248      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 800040e:	458a      	cmp	sl, r1
 8000410:	d946      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000412:	f1a9 0902 	sub.w	r9, r9, #2
 8000416:	4421      	add	r1, r4
 8000418:	eba1 010a 	sub.w	r1, r1, sl
 800041c:	b2bf      	uxth	r7, r7
 800041e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000422:	fb0e 1110 	mls	r1, lr, r0, r1
 8000426:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800042a:	fb00 f808 	mul.w	r8, r0, r8
 800042e:	45b8      	cmp	r8, r7
 8000430:	d907      	bls.n	8000442 <__udivmoddi4+0x24a>
 8000432:	19e7      	adds	r7, r4, r7
 8000434:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000438:	d22e      	bcs.n	8000498 <__udivmoddi4+0x2a0>
 800043a:	45b8      	cmp	r8, r7
 800043c:	d92c      	bls.n	8000498 <__udivmoddi4+0x2a0>
 800043e:	3802      	subs	r0, #2
 8000440:	4427      	add	r7, r4
 8000442:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000446:	eba7 0708 	sub.w	r7, r7, r8
 800044a:	fba0 8902 	umull	r8, r9, r0, r2
 800044e:	454f      	cmp	r7, r9
 8000450:	46c6      	mov	lr, r8
 8000452:	4649      	mov	r1, r9
 8000454:	d31a      	bcc.n	800048c <__udivmoddi4+0x294>
 8000456:	d017      	beq.n	8000488 <__udivmoddi4+0x290>
 8000458:	b15d      	cbz	r5, 8000472 <__udivmoddi4+0x27a>
 800045a:	ebb3 020e 	subs.w	r2, r3, lr
 800045e:	eb67 0701 	sbc.w	r7, r7, r1
 8000462:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000466:	40f2      	lsrs	r2, r6
 8000468:	ea4c 0202 	orr.w	r2, ip, r2
 800046c:	40f7      	lsrs	r7, r6
 800046e:	e9c5 2700 	strd	r2, r7, [r5]
 8000472:	2600      	movs	r6, #0
 8000474:	4631      	mov	r1, r6
 8000476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047a:	462e      	mov	r6, r5
 800047c:	4628      	mov	r0, r5
 800047e:	e70b      	b.n	8000298 <__udivmoddi4+0xa0>
 8000480:	4606      	mov	r6, r0
 8000482:	e6e9      	b.n	8000258 <__udivmoddi4+0x60>
 8000484:	4618      	mov	r0, r3
 8000486:	e6fd      	b.n	8000284 <__udivmoddi4+0x8c>
 8000488:	4543      	cmp	r3, r8
 800048a:	d2e5      	bcs.n	8000458 <__udivmoddi4+0x260>
 800048c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000490:	eb69 0104 	sbc.w	r1, r9, r4
 8000494:	3801      	subs	r0, #1
 8000496:	e7df      	b.n	8000458 <__udivmoddi4+0x260>
 8000498:	4608      	mov	r0, r1
 800049a:	e7d2      	b.n	8000442 <__udivmoddi4+0x24a>
 800049c:	4660      	mov	r0, ip
 800049e:	e78d      	b.n	80003bc <__udivmoddi4+0x1c4>
 80004a0:	4681      	mov	r9, r0
 80004a2:	e7b9      	b.n	8000418 <__udivmoddi4+0x220>
 80004a4:	4666      	mov	r6, ip
 80004a6:	e775      	b.n	8000394 <__udivmoddi4+0x19c>
 80004a8:	4630      	mov	r0, r6
 80004aa:	e74a      	b.n	8000342 <__udivmoddi4+0x14a>
 80004ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b0:	4439      	add	r1, r7
 80004b2:	e713      	b.n	80002dc <__udivmoddi4+0xe4>
 80004b4:	3802      	subs	r0, #2
 80004b6:	443c      	add	r4, r7
 80004b8:	e724      	b.n	8000304 <__udivmoddi4+0x10c>
 80004ba:	bf00      	nop

080004bc <__aeabi_idiv0>:
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop

080004c0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b086      	sub	sp, #24
 80004c4:	af06      	add	r7, sp, #24
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80004c6:	f001 fc3b 	bl	8001d40 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80004ca:	f000 f83f 	bl	800054c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80004ce:	f000 f971 	bl	80007b4 <MX_GPIO_Init>
	MX_I2C1_Init();
 80004d2:	f000 f8a5 	bl	8000620 <MX_I2C1_Init>
	MX_I2S3_Init();
 80004d6:	f000 f8d1 	bl	800067c <MX_I2S3_Init>
	MX_SPI1_Init();
 80004da:	f000 f8ff 	bl	80006dc <MX_SPI1_Init>
	MX_USB_HOST_Init();
 80004de:	f008 f9bd 	bl	800885c <MX_USB_HOST_Init>
	MX_SPI2_Init();
 80004e2:	f000 f931 	bl	8000748 <MX_SPI2_Init>
	/* USER CODE BEGIN 2 */

	tft_init(&hspi2,
 80004e6:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80004ea:	9304      	str	r3, [sp, #16]
 80004ec:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 80004f0:	9303      	str	r3, [sp, #12]
 80004f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80004f6:	9302      	str	r3, [sp, #8]
 80004f8:	4b11      	ldr	r3, [pc, #68]	; (8000540 <main+0x80>)
 80004fa:	9301      	str	r3, [sp, #4]
 80004fc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000500:	9300      	str	r3, [sp, #0]
 8000502:	4b0f      	ldr	r3, [pc, #60]	; (8000540 <main+0x80>)
 8000504:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000508:	490e      	ldr	r1, [pc, #56]	; (8000544 <main+0x84>)
 800050a:	480f      	ldr	r0, [pc, #60]	; (8000548 <main+0x88>)
 800050c:	f000 fc8a 	bl	8000e24 <tft_init>
	LCD_CS_GPIO_Port, LCD_CS_Pin,
	LCD_DC_GPIO_Port, LCD_DC_Pin,
	LCD_RST_GPIO_Port, LCD_RST_Pin, 480, 320);
	tft_set_rotation(2);
 8000510:	2002      	movs	r0, #2
 8000512:	f000 fe5f 	bl	80011d4 <tft_set_rotation>
	tft_fill_screen(COLOR_WHITE);
 8000516:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800051a:	f000 ff8d 	bl	8001438 <tft_fill_screen>
//			COLOR_YELLOW, 10);

//	extern const unsigned short batman_256x256[65536];
//	tft_draw_RGB_bitmap(150, 50, batman_256x256, 256, 256);

	tft_draw_char(10, 10, 'A', COLOR_CYAN, COLOR_BLACK, 12);
 800051e:	230c      	movs	r3, #12
 8000520:	9301      	str	r3, [sp, #4]
 8000522:	2300      	movs	r3, #0
 8000524:	9300      	str	r3, [sp, #0]
 8000526:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800052a:	2241      	movs	r2, #65	; 0x41
 800052c:	210a      	movs	r1, #10
 800052e:	200a      	movs	r0, #10
 8000530:	f001 f9a2 	bl	8001878 <tft_draw_char>
	test_round_rects();
 8000534:	f001 faf0 	bl	8001b18 <test_round_rects>
	/* USER CODE BEGIN WHILE */
	while (1) {
//	  test_fill_screen();
//	  test_lines2(COLOR_WHITE, COLOR_ORANGE);
		/* USER CODE END WHILE */
		MX_USB_HOST_Process();
 8000538:	f008 f9b6 	bl	80088a8 <MX_USB_HOST_Process>
 800053c:	e7fc      	b.n	8000538 <main+0x78>
 800053e:	bf00      	nop
 8000540:	40021000 	.word	0x40021000
 8000544:	40020400 	.word	0x40020400
 8000548:	200000d0 	.word	0x200000d0

0800054c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800054c:	b580      	push	{r7, lr}
 800054e:	b094      	sub	sp, #80	; 0x50
 8000550:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000552:	f107 0320 	add.w	r3, r7, #32
 8000556:	2230      	movs	r2, #48	; 0x30
 8000558:	2100      	movs	r1, #0
 800055a:	4618      	mov	r0, r3
 800055c:	f008 fcc0 	bl	8008ee0 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000560:	f107 030c 	add.w	r3, r7, #12
 8000564:	2200      	movs	r2, #0
 8000566:	601a      	str	r2, [r3, #0]
 8000568:	605a      	str	r2, [r3, #4]
 800056a:	609a      	str	r2, [r3, #8]
 800056c:	60da      	str	r2, [r3, #12]
 800056e:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000570:	2300      	movs	r3, #0
 8000572:	60bb      	str	r3, [r7, #8]
 8000574:	4b28      	ldr	r3, [pc, #160]	; (8000618 <SystemClock_Config+0xcc>)
 8000576:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000578:	4a27      	ldr	r2, [pc, #156]	; (8000618 <SystemClock_Config+0xcc>)
 800057a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800057e:	6413      	str	r3, [r2, #64]	; 0x40
 8000580:	4b25      	ldr	r3, [pc, #148]	; (8000618 <SystemClock_Config+0xcc>)
 8000582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000584:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000588:	60bb      	str	r3, [r7, #8]
 800058a:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800058c:	2300      	movs	r3, #0
 800058e:	607b      	str	r3, [r7, #4]
 8000590:	4b22      	ldr	r3, [pc, #136]	; (800061c <SystemClock_Config+0xd0>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	4a21      	ldr	r2, [pc, #132]	; (800061c <SystemClock_Config+0xd0>)
 8000596:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800059a:	6013      	str	r3, [r2, #0]
 800059c:	4b1f      	ldr	r3, [pc, #124]	; (800061c <SystemClock_Config+0xd0>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80005a4:	607b      	str	r3, [r7, #4]
 80005a6:	687b      	ldr	r3, [r7, #4]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005a8:	2301      	movs	r3, #1
 80005aa:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005ac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80005b0:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005b2:	2302      	movs	r3, #2
 80005b4:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005b6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80005ba:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 80005bc:	2308      	movs	r3, #8
 80005be:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 336;
 80005c0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80005c4:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005c6:	2302      	movs	r3, #2
 80005c8:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 80005ca:	2307      	movs	r3, #7
 80005cc:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80005ce:	f107 0320 	add.w	r3, r7, #32
 80005d2:	4618      	mov	r0, r3
 80005d4:	f004 fa66 	bl	8004aa4 <HAL_RCC_OscConfig>
 80005d8:	4603      	mov	r3, r0
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d001      	beq.n	80005e2 <SystemClock_Config+0x96>
		Error_Handler();
 80005de:	f000 fa0b 	bl	80009f8 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80005e2:	230f      	movs	r3, #15
 80005e4:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005e6:	2302      	movs	r3, #2
 80005e8:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005ea:	2300      	movs	r3, #0
 80005ec:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80005ee:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80005f2:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80005f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005f8:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 80005fa:	f107 030c 	add.w	r3, r7, #12
 80005fe:	2105      	movs	r1, #5
 8000600:	4618      	mov	r0, r3
 8000602:	f004 fcc7 	bl	8004f94 <HAL_RCC_ClockConfig>
 8000606:	4603      	mov	r3, r0
 8000608:	2b00      	cmp	r3, #0
 800060a:	d001      	beq.n	8000610 <SystemClock_Config+0xc4>
		Error_Handler();
 800060c:	f000 f9f4 	bl	80009f8 <Error_Handler>
	}
}
 8000610:	bf00      	nop
 8000612:	3750      	adds	r7, #80	; 0x50
 8000614:	46bd      	mov	sp, r7
 8000616:	bd80      	pop	{r7, pc}
 8000618:	40023800 	.word	0x40023800
 800061c:	40007000 	.word	0x40007000

08000620 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8000620:	b580      	push	{r7, lr}
 8000622:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8000624:	4b12      	ldr	r3, [pc, #72]	; (8000670 <MX_I2C1_Init+0x50>)
 8000626:	4a13      	ldr	r2, [pc, #76]	; (8000674 <MX_I2C1_Init+0x54>)
 8000628:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 800062a:	4b11      	ldr	r3, [pc, #68]	; (8000670 <MX_I2C1_Init+0x50>)
 800062c:	4a12      	ldr	r2, [pc, #72]	; (8000678 <MX_I2C1_Init+0x58>)
 800062e:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000630:	4b0f      	ldr	r3, [pc, #60]	; (8000670 <MX_I2C1_Init+0x50>)
 8000632:	2200      	movs	r2, #0
 8000634:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 8000636:	4b0e      	ldr	r3, [pc, #56]	; (8000670 <MX_I2C1_Init+0x50>)
 8000638:	2200      	movs	r2, #0
 800063a:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800063c:	4b0c      	ldr	r3, [pc, #48]	; (8000670 <MX_I2C1_Init+0x50>)
 800063e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000642:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000644:	4b0a      	ldr	r3, [pc, #40]	; (8000670 <MX_I2C1_Init+0x50>)
 8000646:	2200      	movs	r2, #0
 8000648:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 800064a:	4b09      	ldr	r3, [pc, #36]	; (8000670 <MX_I2C1_Init+0x50>)
 800064c:	2200      	movs	r2, #0
 800064e:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000650:	4b07      	ldr	r3, [pc, #28]	; (8000670 <MX_I2C1_Init+0x50>)
 8000652:	2200      	movs	r2, #0
 8000654:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000656:	4b06      	ldr	r3, [pc, #24]	; (8000670 <MX_I2C1_Init+0x50>)
 8000658:	2200      	movs	r2, #0
 800065a:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 800065c:	4804      	ldr	r0, [pc, #16]	; (8000670 <MX_I2C1_Init+0x50>)
 800065e:	f003 fc3d 	bl	8003edc <HAL_I2C_Init>
 8000662:	4603      	mov	r3, r0
 8000664:	2b00      	cmp	r3, #0
 8000666:	d001      	beq.n	800066c <MX_I2C1_Init+0x4c>
		Error_Handler();
 8000668:	f000 f9c6 	bl	80009f8 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 800066c:	bf00      	nop
 800066e:	bd80      	pop	{r7, pc}
 8000670:	20000128 	.word	0x20000128
 8000674:	40005400 	.word	0x40005400
 8000678:	000186a0 	.word	0x000186a0

0800067c <MX_I2S3_Init>:
/**
 * @brief I2S3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2S3_Init(void) {
 800067c:	b580      	push	{r7, lr}
 800067e:	af00      	add	r7, sp, #0
	/* USER CODE END I2S3_Init 0 */

	/* USER CODE BEGIN I2S3_Init 1 */

	/* USER CODE END I2S3_Init 1 */
	hi2s3.Instance = SPI3;
 8000680:	4b13      	ldr	r3, [pc, #76]	; (80006d0 <MX_I2S3_Init+0x54>)
 8000682:	4a14      	ldr	r2, [pc, #80]	; (80006d4 <MX_I2S3_Init+0x58>)
 8000684:	601a      	str	r2, [r3, #0]
	hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000686:	4b12      	ldr	r3, [pc, #72]	; (80006d0 <MX_I2S3_Init+0x54>)
 8000688:	f44f 7200 	mov.w	r2, #512	; 0x200
 800068c:	605a      	str	r2, [r3, #4]
	hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800068e:	4b10      	ldr	r3, [pc, #64]	; (80006d0 <MX_I2S3_Init+0x54>)
 8000690:	2200      	movs	r2, #0
 8000692:	609a      	str	r2, [r3, #8]
	hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000694:	4b0e      	ldr	r3, [pc, #56]	; (80006d0 <MX_I2S3_Init+0x54>)
 8000696:	2200      	movs	r2, #0
 8000698:	60da      	str	r2, [r3, #12]
	hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800069a:	4b0d      	ldr	r3, [pc, #52]	; (80006d0 <MX_I2S3_Init+0x54>)
 800069c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80006a0:	611a      	str	r2, [r3, #16]
	hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80006a2:	4b0b      	ldr	r3, [pc, #44]	; (80006d0 <MX_I2S3_Init+0x54>)
 80006a4:	4a0c      	ldr	r2, [pc, #48]	; (80006d8 <MX_I2S3_Init+0x5c>)
 80006a6:	615a      	str	r2, [r3, #20]
	hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80006a8:	4b09      	ldr	r3, [pc, #36]	; (80006d0 <MX_I2S3_Init+0x54>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	619a      	str	r2, [r3, #24]
	hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80006ae:	4b08      	ldr	r3, [pc, #32]	; (80006d0 <MX_I2S3_Init+0x54>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	61da      	str	r2, [r3, #28]
	hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80006b4:	4b06      	ldr	r3, [pc, #24]	; (80006d0 <MX_I2S3_Init+0x54>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	621a      	str	r2, [r3, #32]
	if (HAL_I2S_Init(&hi2s3) != HAL_OK) {
 80006ba:	4805      	ldr	r0, [pc, #20]	; (80006d0 <MX_I2S3_Init+0x54>)
 80006bc:	f003 fd52 	bl	8004164 <HAL_I2S_Init>
 80006c0:	4603      	mov	r3, r0
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d001      	beq.n	80006ca <MX_I2S3_Init+0x4e>
		Error_Handler();
 80006c6:	f000 f997 	bl	80009f8 <Error_Handler>
	}
	/* USER CODE BEGIN I2S3_Init 2 */

	/* USER CODE END I2S3_Init 2 */

}
 80006ca:	bf00      	nop
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	200001d4 	.word	0x200001d4
 80006d4:	40003c00 	.word	0x40003c00
 80006d8:	00017700 	.word	0x00017700

080006dc <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 80006dc:	b580      	push	{r7, lr}
 80006de:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 80006e0:	4b17      	ldr	r3, [pc, #92]	; (8000740 <MX_SPI1_Init+0x64>)
 80006e2:	4a18      	ldr	r2, [pc, #96]	; (8000744 <MX_SPI1_Init+0x68>)
 80006e4:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 80006e6:	4b16      	ldr	r3, [pc, #88]	; (8000740 <MX_SPI1_Init+0x64>)
 80006e8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80006ec:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80006ee:	4b14      	ldr	r3, [pc, #80]	; (8000740 <MX_SPI1_Init+0x64>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80006f4:	4b12      	ldr	r3, [pc, #72]	; (8000740 <MX_SPI1_Init+0x64>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006fa:	4b11      	ldr	r3, [pc, #68]	; (8000740 <MX_SPI1_Init+0x64>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000700:	4b0f      	ldr	r3, [pc, #60]	; (8000740 <MX_SPI1_Init+0x64>)
 8000702:	2200      	movs	r2, #0
 8000704:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8000706:	4b0e      	ldr	r3, [pc, #56]	; (8000740 <MX_SPI1_Init+0x64>)
 8000708:	f44f 7200 	mov.w	r2, #512	; 0x200
 800070c:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800070e:	4b0c      	ldr	r3, [pc, #48]	; (8000740 <MX_SPI1_Init+0x64>)
 8000710:	2200      	movs	r2, #0
 8000712:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000714:	4b0a      	ldr	r3, [pc, #40]	; (8000740 <MX_SPI1_Init+0x64>)
 8000716:	2200      	movs	r2, #0
 8000718:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800071a:	4b09      	ldr	r3, [pc, #36]	; (8000740 <MX_SPI1_Init+0x64>)
 800071c:	2200      	movs	r2, #0
 800071e:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000720:	4b07      	ldr	r3, [pc, #28]	; (8000740 <MX_SPI1_Init+0x64>)
 8000722:	2200      	movs	r2, #0
 8000724:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 10;
 8000726:	4b06      	ldr	r3, [pc, #24]	; (8000740 <MX_SPI1_Init+0x64>)
 8000728:	220a      	movs	r2, #10
 800072a:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 800072c:	4804      	ldr	r0, [pc, #16]	; (8000740 <MX_SPI1_Init+0x64>)
 800072e:	f004 ff59 	bl	80055e4 <HAL_SPI_Init>
 8000732:	4603      	mov	r3, r0
 8000734:	2b00      	cmp	r3, #0
 8000736:	d001      	beq.n	800073c <MX_SPI1_Init+0x60>
		Error_Handler();
 8000738:	f000 f95e 	bl	80009f8 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 800073c:	bf00      	nop
 800073e:	bd80      	pop	{r7, pc}
 8000740:	2000017c 	.word	0x2000017c
 8000744:	40013000 	.word	0x40013000

08000748 <MX_SPI2_Init>:
/**
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void) {
 8000748:	b580      	push	{r7, lr}
 800074a:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 800074c:	4b17      	ldr	r3, [pc, #92]	; (80007ac <MX_SPI2_Init+0x64>)
 800074e:	4a18      	ldr	r2, [pc, #96]	; (80007b0 <MX_SPI2_Init+0x68>)
 8000750:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8000752:	4b16      	ldr	r3, [pc, #88]	; (80007ac <MX_SPI2_Init+0x64>)
 8000754:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000758:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800075a:	4b14      	ldr	r3, [pc, #80]	; (80007ac <MX_SPI2_Init+0x64>)
 800075c:	2200      	movs	r2, #0
 800075e:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000760:	4b12      	ldr	r3, [pc, #72]	; (80007ac <MX_SPI2_Init+0x64>)
 8000762:	2200      	movs	r2, #0
 8000764:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000766:	4b11      	ldr	r3, [pc, #68]	; (80007ac <MX_SPI2_Init+0x64>)
 8000768:	2200      	movs	r2, #0
 800076a:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800076c:	4b0f      	ldr	r3, [pc, #60]	; (80007ac <MX_SPI2_Init+0x64>)
 800076e:	2200      	movs	r2, #0
 8000770:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8000772:	4b0e      	ldr	r3, [pc, #56]	; (80007ac <MX_SPI2_Init+0x64>)
 8000774:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000778:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800077a:	4b0c      	ldr	r3, [pc, #48]	; (80007ac <MX_SPI2_Init+0x64>)
 800077c:	2228      	movs	r2, #40	; 0x28
 800077e:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000780:	4b0a      	ldr	r3, [pc, #40]	; (80007ac <MX_SPI2_Init+0x64>)
 8000782:	2200      	movs	r2, #0
 8000784:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000786:	4b09      	ldr	r3, [pc, #36]	; (80007ac <MX_SPI2_Init+0x64>)
 8000788:	2200      	movs	r2, #0
 800078a:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800078c:	4b07      	ldr	r3, [pc, #28]	; (80007ac <MX_SPI2_Init+0x64>)
 800078e:	2200      	movs	r2, #0
 8000790:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 10;
 8000792:	4b06      	ldr	r3, [pc, #24]	; (80007ac <MX_SPI2_Init+0x64>)
 8000794:	220a      	movs	r2, #10
 8000796:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 8000798:	4804      	ldr	r0, [pc, #16]	; (80007ac <MX_SPI2_Init+0x64>)
 800079a:	f004 ff23 	bl	80055e4 <HAL_SPI_Init>
 800079e:	4603      	mov	r3, r0
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d001      	beq.n	80007a8 <MX_SPI2_Init+0x60>
		Error_Handler();
 80007a4:	f000 f928 	bl	80009f8 <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 80007a8:	bf00      	nop
 80007aa:	bd80      	pop	{r7, pc}
 80007ac:	200000d0 	.word	0x200000d0
 80007b0:	40003800 	.word	0x40003800

080007b4 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b08c      	sub	sp, #48	; 0x30
 80007b8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80007ba:	f107 031c 	add.w	r3, r7, #28
 80007be:	2200      	movs	r2, #0
 80007c0:	601a      	str	r2, [r3, #0]
 80007c2:	605a      	str	r2, [r3, #4]
 80007c4:	609a      	str	r2, [r3, #8]
 80007c6:	60da      	str	r2, [r3, #12]
 80007c8:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80007ca:	2300      	movs	r3, #0
 80007cc:	61bb      	str	r3, [r7, #24]
 80007ce:	4b84      	ldr	r3, [pc, #528]	; (80009e0 <MX_GPIO_Init+0x22c>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d2:	4a83      	ldr	r2, [pc, #524]	; (80009e0 <MX_GPIO_Init+0x22c>)
 80007d4:	f043 0310 	orr.w	r3, r3, #16
 80007d8:	6313      	str	r3, [r2, #48]	; 0x30
 80007da:	4b81      	ldr	r3, [pc, #516]	; (80009e0 <MX_GPIO_Init+0x22c>)
 80007dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007de:	f003 0310 	and.w	r3, r3, #16
 80007e2:	61bb      	str	r3, [r7, #24]
 80007e4:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80007e6:	2300      	movs	r3, #0
 80007e8:	617b      	str	r3, [r7, #20]
 80007ea:	4b7d      	ldr	r3, [pc, #500]	; (80009e0 <MX_GPIO_Init+0x22c>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ee:	4a7c      	ldr	r2, [pc, #496]	; (80009e0 <MX_GPIO_Init+0x22c>)
 80007f0:	f043 0304 	orr.w	r3, r3, #4
 80007f4:	6313      	str	r3, [r2, #48]	; 0x30
 80007f6:	4b7a      	ldr	r3, [pc, #488]	; (80009e0 <MX_GPIO_Init+0x22c>)
 80007f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fa:	f003 0304 	and.w	r3, r3, #4
 80007fe:	617b      	str	r3, [r7, #20]
 8000800:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000802:	2300      	movs	r3, #0
 8000804:	613b      	str	r3, [r7, #16]
 8000806:	4b76      	ldr	r3, [pc, #472]	; (80009e0 <MX_GPIO_Init+0x22c>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080a:	4a75      	ldr	r2, [pc, #468]	; (80009e0 <MX_GPIO_Init+0x22c>)
 800080c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000810:	6313      	str	r3, [r2, #48]	; 0x30
 8000812:	4b73      	ldr	r3, [pc, #460]	; (80009e0 <MX_GPIO_Init+0x22c>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000816:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800081a:	613b      	str	r3, [r7, #16]
 800081c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800081e:	2300      	movs	r3, #0
 8000820:	60fb      	str	r3, [r7, #12]
 8000822:	4b6f      	ldr	r3, [pc, #444]	; (80009e0 <MX_GPIO_Init+0x22c>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000826:	4a6e      	ldr	r2, [pc, #440]	; (80009e0 <MX_GPIO_Init+0x22c>)
 8000828:	f043 0301 	orr.w	r3, r3, #1
 800082c:	6313      	str	r3, [r2, #48]	; 0x30
 800082e:	4b6c      	ldr	r3, [pc, #432]	; (80009e0 <MX_GPIO_Init+0x22c>)
 8000830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000832:	f003 0301 	and.w	r3, r3, #1
 8000836:	60fb      	str	r3, [r7, #12]
 8000838:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800083a:	2300      	movs	r3, #0
 800083c:	60bb      	str	r3, [r7, #8]
 800083e:	4b68      	ldr	r3, [pc, #416]	; (80009e0 <MX_GPIO_Init+0x22c>)
 8000840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000842:	4a67      	ldr	r2, [pc, #412]	; (80009e0 <MX_GPIO_Init+0x22c>)
 8000844:	f043 0302 	orr.w	r3, r3, #2
 8000848:	6313      	str	r3, [r2, #48]	; 0x30
 800084a:	4b65      	ldr	r3, [pc, #404]	; (80009e0 <MX_GPIO_Init+0x22c>)
 800084c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084e:	f003 0302 	and.w	r3, r3, #2
 8000852:	60bb      	str	r3, [r7, #8]
 8000854:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000856:	2300      	movs	r3, #0
 8000858:	607b      	str	r3, [r7, #4]
 800085a:	4b61      	ldr	r3, [pc, #388]	; (80009e0 <MX_GPIO_Init+0x22c>)
 800085c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085e:	4a60      	ldr	r2, [pc, #384]	; (80009e0 <MX_GPIO_Init+0x22c>)
 8000860:	f043 0308 	orr.w	r3, r3, #8
 8000864:	6313      	str	r3, [r2, #48]	; 0x30
 8000866:	4b5e      	ldr	r3, [pc, #376]	; (80009e0 <MX_GPIO_Init+0x22c>)
 8000868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800086a:	f003 0308 	and.w	r3, r3, #8
 800086e:	607b      	str	r3, [r7, #4]
 8000870:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin | LCD_DC_Pin | LCD_RST_Pin,
 8000872:	2200      	movs	r2, #0
 8000874:	f24a 0108 	movw	r1, #40968	; 0xa008
 8000878:	485a      	ldr	r0, [pc, #360]	; (80009e4 <MX_GPIO_Init+0x230>)
 800087a:	f001 fda5 	bl	80023c8 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin,
 800087e:	2201      	movs	r2, #1
 8000880:	2101      	movs	r1, #1
 8000882:	4859      	ldr	r0, [pc, #356]	; (80009e8 <MX_GPIO_Init+0x234>)
 8000884:	f001 fda0 	bl	80023c8 <HAL_GPIO_WritePin>
			GPIO_PIN_SET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, TP_CS_Pin | LCD_CS_Pin, GPIO_PIN_RESET);
 8000888:	2200      	movs	r2, #0
 800088a:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800088e:	4857      	ldr	r0, [pc, #348]	; (80009ec <MX_GPIO_Init+0x238>)
 8000890:	f001 fd9a 	bl	80023c8 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD,
 8000894:	2200      	movs	r2, #0
 8000896:	f24f 0110 	movw	r1, #61456	; 0xf010
 800089a:	4855      	ldr	r0, [pc, #340]	; (80009f0 <MX_GPIO_Init+0x23c>)
 800089c:	f001 fd94 	bl	80023c8 <HAL_GPIO_WritePin>
			LD4_Pin | LD3_Pin | LD5_Pin | LD6_Pin | Audio_RST_Pin,
			GPIO_PIN_RESET);

	/*Configure GPIO pins : CS_I2C_SPI_Pin LCD_DC_Pin LCD_RST_Pin */
	GPIO_InitStruct.Pin = CS_I2C_SPI_Pin | LCD_DC_Pin | LCD_RST_Pin;
 80008a0:	f24a 0308 	movw	r3, #40968	; 0xa008
 80008a4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008a6:	2301      	movs	r3, #1
 80008a8:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008aa:	2300      	movs	r3, #0
 80008ac:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ae:	2300      	movs	r3, #0
 80008b0:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80008b2:	f107 031c 	add.w	r3, r7, #28
 80008b6:	4619      	mov	r1, r3
 80008b8:	484a      	ldr	r0, [pc, #296]	; (80009e4 <MX_GPIO_Init+0x230>)
 80008ba:	f001 fbe9 	bl	8002090 <HAL_GPIO_Init>

	/*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
	GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80008be:	2301      	movs	r3, #1
 80008c0:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008c2:	2301      	movs	r3, #1
 80008c4:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c6:	2300      	movs	r3, #0
 80008c8:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ca:	2300      	movs	r3, #0
 80008cc:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80008ce:	f107 031c 	add.w	r3, r7, #28
 80008d2:	4619      	mov	r1, r3
 80008d4:	4844      	ldr	r0, [pc, #272]	; (80009e8 <MX_GPIO_Init+0x234>)
 80008d6:	f001 fbdb 	bl	8002090 <HAL_GPIO_Init>

	/*Configure GPIO pin : PDM_OUT_Pin */
	GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80008da:	2308      	movs	r3, #8
 80008dc:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008de:	2302      	movs	r3, #2
 80008e0:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e2:	2300      	movs	r3, #0
 80008e4:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e6:	2300      	movs	r3, #0
 80008e8:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008ea:	2305      	movs	r3, #5
 80008ec:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80008ee:	f107 031c 	add.w	r3, r7, #28
 80008f2:	4619      	mov	r1, r3
 80008f4:	483c      	ldr	r0, [pc, #240]	; (80009e8 <MX_GPIO_Init+0x234>)
 80008f6:	f001 fbcb 	bl	8002090 <HAL_GPIO_Init>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 80008fa:	2301      	movs	r3, #1
 80008fc:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80008fe:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000902:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000904:	2300      	movs	r3, #0
 8000906:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000908:	f107 031c 	add.w	r3, r7, #28
 800090c:	4619      	mov	r1, r3
 800090e:	4839      	ldr	r0, [pc, #228]	; (80009f4 <MX_GPIO_Init+0x240>)
 8000910:	f001 fbbe 	bl	8002090 <HAL_GPIO_Init>

	/*Configure GPIO pin : BOOT1_Pin */
	GPIO_InitStruct.Pin = BOOT1_Pin;
 8000914:	2304      	movs	r3, #4
 8000916:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000918:	2300      	movs	r3, #0
 800091a:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091c:	2300      	movs	r3, #0
 800091e:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000920:	f107 031c 	add.w	r3, r7, #28
 8000924:	4619      	mov	r1, r3
 8000926:	4831      	ldr	r0, [pc, #196]	; (80009ec <MX_GPIO_Init+0x238>)
 8000928:	f001 fbb2 	bl	8002090 <HAL_GPIO_Init>

	/*Configure GPIO pin : TP_IRQ_Pin */
	GPIO_InitStruct.Pin = TP_IRQ_Pin;
 800092c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000930:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000932:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8000936:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000938:	2300      	movs	r3, #0
 800093a:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(TP_IRQ_GPIO_Port, &GPIO_InitStruct);
 800093c:	f107 031c 	add.w	r3, r7, #28
 8000940:	4619      	mov	r1, r3
 8000942:	4828      	ldr	r0, [pc, #160]	; (80009e4 <MX_GPIO_Init+0x230>)
 8000944:	f001 fba4 	bl	8002090 <HAL_GPIO_Init>

	/*Configure GPIO pin : CLK_IN_Pin */
	GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000948:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800094c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800094e:	2302      	movs	r3, #2
 8000950:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000952:	2300      	movs	r3, #0
 8000954:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000956:	2300      	movs	r3, #0
 8000958:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800095a:	2305      	movs	r3, #5
 800095c:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 800095e:	f107 031c 	add.w	r3, r7, #28
 8000962:	4619      	mov	r1, r3
 8000964:	4821      	ldr	r0, [pc, #132]	; (80009ec <MX_GPIO_Init+0x238>)
 8000966:	f001 fb93 	bl	8002090 <HAL_GPIO_Init>

	/*Configure GPIO pins : TP_CS_Pin LCD_CS_Pin */
	GPIO_InitStruct.Pin = TP_CS_Pin | LCD_CS_Pin;
 800096a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800096e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000970:	2301      	movs	r3, #1
 8000972:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000974:	2300      	movs	r3, #0
 8000976:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000978:	2300      	movs	r3, #0
 800097a:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800097c:	f107 031c 	add.w	r3, r7, #28
 8000980:	4619      	mov	r1, r3
 8000982:	481a      	ldr	r0, [pc, #104]	; (80009ec <MX_GPIO_Init+0x238>)
 8000984:	f001 fb84 	bl	8002090 <HAL_GPIO_Init>

	/*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
	 Audio_RST_Pin */
	GPIO_InitStruct.Pin = LD4_Pin | LD3_Pin | LD5_Pin | LD6_Pin | Audio_RST_Pin;
 8000988:	f24f 0310 	movw	r3, #61456	; 0xf010
 800098c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800098e:	2301      	movs	r3, #1
 8000990:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000992:	2300      	movs	r3, #0
 8000994:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000996:	2300      	movs	r3, #0
 8000998:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800099a:	f107 031c 	add.w	r3, r7, #28
 800099e:	4619      	mov	r1, r3
 80009a0:	4813      	ldr	r0, [pc, #76]	; (80009f0 <MX_GPIO_Init+0x23c>)
 80009a2:	f001 fb75 	bl	8002090 <HAL_GPIO_Init>

	/*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
	GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80009a6:	2320      	movs	r3, #32
 80009a8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009aa:	2300      	movs	r3, #0
 80009ac:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ae:	2300      	movs	r3, #0
 80009b0:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80009b2:	f107 031c 	add.w	r3, r7, #28
 80009b6:	4619      	mov	r1, r3
 80009b8:	480d      	ldr	r0, [pc, #52]	; (80009f0 <MX_GPIO_Init+0x23c>)
 80009ba:	f001 fb69 	bl	8002090 <HAL_GPIO_Init>

	/*Configure GPIO pin : MEMS_INT2_Pin */
	GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80009be:	2302      	movs	r3, #2
 80009c0:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80009c2:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80009c6:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c8:	2300      	movs	r3, #0
 80009ca:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80009cc:	f107 031c 	add.w	r3, r7, #28
 80009d0:	4619      	mov	r1, r3
 80009d2:	4804      	ldr	r0, [pc, #16]	; (80009e4 <MX_GPIO_Init+0x230>)
 80009d4:	f001 fb5c 	bl	8002090 <HAL_GPIO_Init>

}
 80009d8:	bf00      	nop
 80009da:	3730      	adds	r7, #48	; 0x30
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	40023800 	.word	0x40023800
 80009e4:	40021000 	.word	0x40021000
 80009e8:	40020800 	.word	0x40020800
 80009ec:	40020400 	.word	0x40020400
 80009f0:	40020c00 	.word	0x40020c00
 80009f4:	40020000 	.word	0x40020000

080009f8 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80009f8:	b480      	push	{r7}
 80009fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009fc:	b672      	cpsid	i
}
 80009fe:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000a00:	e7fe      	b.n	8000a00 <Error_Handler+0x8>
	...

08000a04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b082      	sub	sp, #8
 8000a08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	607b      	str	r3, [r7, #4]
 8000a0e:	4b10      	ldr	r3, [pc, #64]	; (8000a50 <HAL_MspInit+0x4c>)
 8000a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a12:	4a0f      	ldr	r2, [pc, #60]	; (8000a50 <HAL_MspInit+0x4c>)
 8000a14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a18:	6453      	str	r3, [r2, #68]	; 0x44
 8000a1a:	4b0d      	ldr	r3, [pc, #52]	; (8000a50 <HAL_MspInit+0x4c>)
 8000a1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a22:	607b      	str	r3, [r7, #4]
 8000a24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a26:	2300      	movs	r3, #0
 8000a28:	603b      	str	r3, [r7, #0]
 8000a2a:	4b09      	ldr	r3, [pc, #36]	; (8000a50 <HAL_MspInit+0x4c>)
 8000a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a2e:	4a08      	ldr	r2, [pc, #32]	; (8000a50 <HAL_MspInit+0x4c>)
 8000a30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a34:	6413      	str	r3, [r2, #64]	; 0x40
 8000a36:	4b06      	ldr	r3, [pc, #24]	; (8000a50 <HAL_MspInit+0x4c>)
 8000a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a3e:	603b      	str	r3, [r7, #0]
 8000a40:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000a42:	2007      	movs	r0, #7
 8000a44:	f001 fae2 	bl	800200c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a48:	bf00      	nop
 8000a4a:	3708      	adds	r7, #8
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd80      	pop	{r7, pc}
 8000a50:	40023800 	.word	0x40023800

08000a54 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b08a      	sub	sp, #40	; 0x28
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a5c:	f107 0314 	add.w	r3, r7, #20
 8000a60:	2200      	movs	r2, #0
 8000a62:	601a      	str	r2, [r3, #0]
 8000a64:	605a      	str	r2, [r3, #4]
 8000a66:	609a      	str	r2, [r3, #8]
 8000a68:	60da      	str	r2, [r3, #12]
 8000a6a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	4a19      	ldr	r2, [pc, #100]	; (8000ad8 <HAL_I2C_MspInit+0x84>)
 8000a72:	4293      	cmp	r3, r2
 8000a74:	d12c      	bne.n	8000ad0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a76:	2300      	movs	r3, #0
 8000a78:	613b      	str	r3, [r7, #16]
 8000a7a:	4b18      	ldr	r3, [pc, #96]	; (8000adc <HAL_I2C_MspInit+0x88>)
 8000a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a7e:	4a17      	ldr	r2, [pc, #92]	; (8000adc <HAL_I2C_MspInit+0x88>)
 8000a80:	f043 0302 	orr.w	r3, r3, #2
 8000a84:	6313      	str	r3, [r2, #48]	; 0x30
 8000a86:	4b15      	ldr	r3, [pc, #84]	; (8000adc <HAL_I2C_MspInit+0x88>)
 8000a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a8a:	f003 0302 	and.w	r3, r3, #2
 8000a8e:	613b      	str	r3, [r7, #16]
 8000a90:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000a92:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000a96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a98:	2312      	movs	r3, #18
 8000a9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a9c:	2301      	movs	r3, #1
 8000a9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000aa4:	2304      	movs	r3, #4
 8000aa6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aa8:	f107 0314 	add.w	r3, r7, #20
 8000aac:	4619      	mov	r1, r3
 8000aae:	480c      	ldr	r0, [pc, #48]	; (8000ae0 <HAL_I2C_MspInit+0x8c>)
 8000ab0:	f001 faee 	bl	8002090 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	60fb      	str	r3, [r7, #12]
 8000ab8:	4b08      	ldr	r3, [pc, #32]	; (8000adc <HAL_I2C_MspInit+0x88>)
 8000aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000abc:	4a07      	ldr	r2, [pc, #28]	; (8000adc <HAL_I2C_MspInit+0x88>)
 8000abe:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000ac2:	6413      	str	r3, [r2, #64]	; 0x40
 8000ac4:	4b05      	ldr	r3, [pc, #20]	; (8000adc <HAL_I2C_MspInit+0x88>)
 8000ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ac8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000acc:	60fb      	str	r3, [r7, #12]
 8000ace:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000ad0:	bf00      	nop
 8000ad2:	3728      	adds	r7, #40	; 0x28
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd80      	pop	{r7, pc}
 8000ad8:	40005400 	.word	0x40005400
 8000adc:	40023800 	.word	0x40023800
 8000ae0:	40020400 	.word	0x40020400

08000ae4 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b08e      	sub	sp, #56	; 0x38
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000af0:	2200      	movs	r2, #0
 8000af2:	601a      	str	r2, [r3, #0]
 8000af4:	605a      	str	r2, [r3, #4]
 8000af6:	609a      	str	r2, [r3, #8]
 8000af8:	60da      	str	r2, [r3, #12]
 8000afa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000afc:	f107 0314 	add.w	r3, r7, #20
 8000b00:	2200      	movs	r2, #0
 8000b02:	601a      	str	r2, [r3, #0]
 8000b04:	605a      	str	r2, [r3, #4]
 8000b06:	609a      	str	r2, [r3, #8]
 8000b08:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	4a31      	ldr	r2, [pc, #196]	; (8000bd4 <HAL_I2S_MspInit+0xf0>)
 8000b10:	4293      	cmp	r3, r2
 8000b12:	d15a      	bne.n	8000bca <HAL_I2S_MspInit+0xe6>
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000b14:	2301      	movs	r3, #1
 8000b16:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000b18:	23c0      	movs	r3, #192	; 0xc0
 8000b1a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000b1c:	2302      	movs	r3, #2
 8000b1e:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b20:	f107 0314 	add.w	r3, r7, #20
 8000b24:	4618      	mov	r0, r3
 8000b26:	f004 fc1d 	bl	8005364 <HAL_RCCEx_PeriphCLKConfig>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d001      	beq.n	8000b34 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000b30:	f7ff ff62 	bl	80009f8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000b34:	2300      	movs	r3, #0
 8000b36:	613b      	str	r3, [r7, #16]
 8000b38:	4b27      	ldr	r3, [pc, #156]	; (8000bd8 <HAL_I2S_MspInit+0xf4>)
 8000b3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b3c:	4a26      	ldr	r2, [pc, #152]	; (8000bd8 <HAL_I2S_MspInit+0xf4>)
 8000b3e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000b42:	6413      	str	r3, [r2, #64]	; 0x40
 8000b44:	4b24      	ldr	r3, [pc, #144]	; (8000bd8 <HAL_I2S_MspInit+0xf4>)
 8000b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b48:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000b4c:	613b      	str	r3, [r7, #16]
 8000b4e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b50:	2300      	movs	r3, #0
 8000b52:	60fb      	str	r3, [r7, #12]
 8000b54:	4b20      	ldr	r3, [pc, #128]	; (8000bd8 <HAL_I2S_MspInit+0xf4>)
 8000b56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b58:	4a1f      	ldr	r2, [pc, #124]	; (8000bd8 <HAL_I2S_MspInit+0xf4>)
 8000b5a:	f043 0301 	orr.w	r3, r3, #1
 8000b5e:	6313      	str	r3, [r2, #48]	; 0x30
 8000b60:	4b1d      	ldr	r3, [pc, #116]	; (8000bd8 <HAL_I2S_MspInit+0xf4>)
 8000b62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b64:	f003 0301 	and.w	r3, r3, #1
 8000b68:	60fb      	str	r3, [r7, #12]
 8000b6a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	60bb      	str	r3, [r7, #8]
 8000b70:	4b19      	ldr	r3, [pc, #100]	; (8000bd8 <HAL_I2S_MspInit+0xf4>)
 8000b72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b74:	4a18      	ldr	r2, [pc, #96]	; (8000bd8 <HAL_I2S_MspInit+0xf4>)
 8000b76:	f043 0304 	orr.w	r3, r3, #4
 8000b7a:	6313      	str	r3, [r2, #48]	; 0x30
 8000b7c:	4b16      	ldr	r3, [pc, #88]	; (8000bd8 <HAL_I2S_MspInit+0xf4>)
 8000b7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b80:	f003 0304 	and.w	r3, r3, #4
 8000b84:	60bb      	str	r3, [r7, #8]
 8000b86:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000b88:	2310      	movs	r3, #16
 8000b8a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b8c:	2302      	movs	r3, #2
 8000b8e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b90:	2300      	movs	r3, #0
 8000b92:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b94:	2300      	movs	r3, #0
 8000b96:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000b98:	2306      	movs	r3, #6
 8000b9a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000b9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ba0:	4619      	mov	r1, r3
 8000ba2:	480e      	ldr	r0, [pc, #56]	; (8000bdc <HAL_I2S_MspInit+0xf8>)
 8000ba4:	f001 fa74 	bl	8002090 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000ba8:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000bac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bae:	2302      	movs	r3, #2
 8000bb0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000bba:	2306      	movs	r3, #6
 8000bbc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bbe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bc2:	4619      	mov	r1, r3
 8000bc4:	4806      	ldr	r0, [pc, #24]	; (8000be0 <HAL_I2S_MspInit+0xfc>)
 8000bc6:	f001 fa63 	bl	8002090 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000bca:	bf00      	nop
 8000bcc:	3738      	adds	r7, #56	; 0x38
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	40003c00 	.word	0x40003c00
 8000bd8:	40023800 	.word	0x40023800
 8000bdc:	40020000 	.word	0x40020000
 8000be0:	40020800 	.word	0x40020800

08000be4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b08c      	sub	sp, #48	; 0x30
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bec:	f107 031c 	add.w	r3, r7, #28
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	601a      	str	r2, [r3, #0]
 8000bf4:	605a      	str	r2, [r3, #4]
 8000bf6:	609a      	str	r2, [r3, #8]
 8000bf8:	60da      	str	r2, [r3, #12]
 8000bfa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4a32      	ldr	r2, [pc, #200]	; (8000ccc <HAL_SPI_MspInit+0xe8>)
 8000c02:	4293      	cmp	r3, r2
 8000c04:	d12c      	bne.n	8000c60 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c06:	2300      	movs	r3, #0
 8000c08:	61bb      	str	r3, [r7, #24]
 8000c0a:	4b31      	ldr	r3, [pc, #196]	; (8000cd0 <HAL_SPI_MspInit+0xec>)
 8000c0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c0e:	4a30      	ldr	r2, [pc, #192]	; (8000cd0 <HAL_SPI_MspInit+0xec>)
 8000c10:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000c14:	6453      	str	r3, [r2, #68]	; 0x44
 8000c16:	4b2e      	ldr	r3, [pc, #184]	; (8000cd0 <HAL_SPI_MspInit+0xec>)
 8000c18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c1a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000c1e:	61bb      	str	r3, [r7, #24]
 8000c20:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c22:	2300      	movs	r3, #0
 8000c24:	617b      	str	r3, [r7, #20]
 8000c26:	4b2a      	ldr	r3, [pc, #168]	; (8000cd0 <HAL_SPI_MspInit+0xec>)
 8000c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c2a:	4a29      	ldr	r2, [pc, #164]	; (8000cd0 <HAL_SPI_MspInit+0xec>)
 8000c2c:	f043 0301 	orr.w	r3, r3, #1
 8000c30:	6313      	str	r3, [r2, #48]	; 0x30
 8000c32:	4b27      	ldr	r3, [pc, #156]	; (8000cd0 <HAL_SPI_MspInit+0xec>)
 8000c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c36:	f003 0301 	and.w	r3, r3, #1
 8000c3a:	617b      	str	r3, [r7, #20]
 8000c3c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000c3e:	23e0      	movs	r3, #224	; 0xe0
 8000c40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c42:	2302      	movs	r3, #2
 8000c44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c46:	2300      	movs	r3, #0
 8000c48:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c4e:	2305      	movs	r3, #5
 8000c50:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c52:	f107 031c 	add.w	r3, r7, #28
 8000c56:	4619      	mov	r1, r3
 8000c58:	481e      	ldr	r0, [pc, #120]	; (8000cd4 <HAL_SPI_MspInit+0xf0>)
 8000c5a:	f001 fa19 	bl	8002090 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000c5e:	e031      	b.n	8000cc4 <HAL_SPI_MspInit+0xe0>
  else if(hspi->Instance==SPI2)
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	4a1c      	ldr	r2, [pc, #112]	; (8000cd8 <HAL_SPI_MspInit+0xf4>)
 8000c66:	4293      	cmp	r3, r2
 8000c68:	d12c      	bne.n	8000cc4 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	613b      	str	r3, [r7, #16]
 8000c6e:	4b18      	ldr	r3, [pc, #96]	; (8000cd0 <HAL_SPI_MspInit+0xec>)
 8000c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c72:	4a17      	ldr	r2, [pc, #92]	; (8000cd0 <HAL_SPI_MspInit+0xec>)
 8000c74:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c78:	6413      	str	r3, [r2, #64]	; 0x40
 8000c7a:	4b15      	ldr	r3, [pc, #84]	; (8000cd0 <HAL_SPI_MspInit+0xec>)
 8000c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c82:	613b      	str	r3, [r7, #16]
 8000c84:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c86:	2300      	movs	r3, #0
 8000c88:	60fb      	str	r3, [r7, #12]
 8000c8a:	4b11      	ldr	r3, [pc, #68]	; (8000cd0 <HAL_SPI_MspInit+0xec>)
 8000c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c8e:	4a10      	ldr	r2, [pc, #64]	; (8000cd0 <HAL_SPI_MspInit+0xec>)
 8000c90:	f043 0302 	orr.w	r3, r3, #2
 8000c94:	6313      	str	r3, [r2, #48]	; 0x30
 8000c96:	4b0e      	ldr	r3, [pc, #56]	; (8000cd0 <HAL_SPI_MspInit+0xec>)
 8000c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c9a:	f003 0302 	and.w	r3, r3, #2
 8000c9e:	60fb      	str	r3, [r7, #12]
 8000ca0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_SCK_Pin|LCD_MISO_Pin|LCD_MOSI_Pin;
 8000ca2:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000ca6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ca8:	2302      	movs	r3, #2
 8000caa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cac:	2300      	movs	r3, #0
 8000cae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cb0:	2303      	movs	r3, #3
 8000cb2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000cb4:	2305      	movs	r3, #5
 8000cb6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cb8:	f107 031c 	add.w	r3, r7, #28
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	4807      	ldr	r0, [pc, #28]	; (8000cdc <HAL_SPI_MspInit+0xf8>)
 8000cc0:	f001 f9e6 	bl	8002090 <HAL_GPIO_Init>
}
 8000cc4:	bf00      	nop
 8000cc6:	3730      	adds	r7, #48	; 0x30
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	40013000 	.word	0x40013000
 8000cd0:	40023800 	.word	0x40023800
 8000cd4:	40020000 	.word	0x40020000
 8000cd8:	40003800 	.word	0x40003800
 8000cdc:	40020400 	.word	0x40020400

08000ce0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ce4:	e7fe      	b.n	8000ce4 <NMI_Handler+0x4>

08000ce6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ce6:	b480      	push	{r7}
 8000ce8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cea:	e7fe      	b.n	8000cea <HardFault_Handler+0x4>

08000cec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cf0:	e7fe      	b.n	8000cf0 <MemManage_Handler+0x4>

08000cf2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cf2:	b480      	push	{r7}
 8000cf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cf6:	e7fe      	b.n	8000cf6 <BusFault_Handler+0x4>

08000cf8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cfc:	e7fe      	b.n	8000cfc <UsageFault_Handler+0x4>

08000cfe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cfe:	b480      	push	{r7}
 8000d00:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d02:	bf00      	nop
 8000d04:	46bd      	mov	sp, r7
 8000d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0a:	4770      	bx	lr

08000d0c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d10:	bf00      	nop
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr

08000d1a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d1a:	b480      	push	{r7}
 8000d1c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d1e:	bf00      	nop
 8000d20:	46bd      	mov	sp, r7
 8000d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d26:	4770      	bx	lr

08000d28 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d2c:	f001 f85a 	bl	8001de4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d30:	bf00      	nop
 8000d32:	bd80      	pop	{r7, pc}

08000d34 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000d38:	4802      	ldr	r0, [pc, #8]	; (8000d44 <OTG_FS_IRQHandler+0x10>)
 8000d3a:	f001 fdc9 	bl	80028d0 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000d3e:	bf00      	nop
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	200005f8 	.word	0x200005f8

08000d48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b086      	sub	sp, #24
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d50:	4a14      	ldr	r2, [pc, #80]	; (8000da4 <_sbrk+0x5c>)
 8000d52:	4b15      	ldr	r3, [pc, #84]	; (8000da8 <_sbrk+0x60>)
 8000d54:	1ad3      	subs	r3, r2, r3
 8000d56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d58:	697b      	ldr	r3, [r7, #20]
 8000d5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d5c:	4b13      	ldr	r3, [pc, #76]	; (8000dac <_sbrk+0x64>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d102      	bne.n	8000d6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d64:	4b11      	ldr	r3, [pc, #68]	; (8000dac <_sbrk+0x64>)
 8000d66:	4a12      	ldr	r2, [pc, #72]	; (8000db0 <_sbrk+0x68>)
 8000d68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d6a:	4b10      	ldr	r3, [pc, #64]	; (8000dac <_sbrk+0x64>)
 8000d6c:	681a      	ldr	r2, [r3, #0]
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	4413      	add	r3, r2
 8000d72:	693a      	ldr	r2, [r7, #16]
 8000d74:	429a      	cmp	r2, r3
 8000d76:	d207      	bcs.n	8000d88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d78:	f008 f878 	bl	8008e6c <__errno>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	220c      	movs	r2, #12
 8000d80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d82:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000d86:	e009      	b.n	8000d9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d88:	4b08      	ldr	r3, [pc, #32]	; (8000dac <_sbrk+0x64>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d8e:	4b07      	ldr	r3, [pc, #28]	; (8000dac <_sbrk+0x64>)
 8000d90:	681a      	ldr	r2, [r3, #0]
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	4413      	add	r3, r2
 8000d96:	4a05      	ldr	r2, [pc, #20]	; (8000dac <_sbrk+0x64>)
 8000d98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d9a:	68fb      	ldr	r3, [r7, #12]
}
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	3718      	adds	r7, #24
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bd80      	pop	{r7, pc}
 8000da4:	20020000 	.word	0x20020000
 8000da8:	00000400 	.word	0x00000400
 8000dac:	200000b0 	.word	0x200000b0
 8000db0:	20000910 	.word	0x20000910

08000db4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000db4:	b480      	push	{r7}
 8000db6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000db8:	4b06      	ldr	r3, [pc, #24]	; (8000dd4 <SystemInit+0x20>)
 8000dba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000dbe:	4a05      	ldr	r2, [pc, #20]	; (8000dd4 <SystemInit+0x20>)
 8000dc0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000dc4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000dc8:	bf00      	nop
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd0:	4770      	bx	lr
 8000dd2:	bf00      	nop
 8000dd4:	e000ed00 	.word	0xe000ed00

08000dd8 <color565>:
		0x6B, 0x6B, 0x08, 0x36, 0x12, 0x36, 0x24, 0x36, 0x06, 0x0F, 0x09, 0x0F,
		0x06, 0x00, 0x00, 0x18, 0x18, 0x00, 0x00, 0x00, 0x10, 0x10, 0x00, 0x30,
		0x40, 0xFF, 0x01, 0x01, 0x00, 0x1F, 0x01, 0x01, 0x1E, 0x00, 0x19, 0x1D,
		0x17, 0x12, 0x00, 0x3C, 0x3C, 0x3C, 0x3C, 0x00, 0x00, 0x00, 0x00, 0x00 };

uint16_t color565(uint8_t r, uint8_t g, uint8_t b) {
 8000dd8:	b480      	push	{r7}
 8000dda:	b083      	sub	sp, #12
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	4603      	mov	r3, r0
 8000de0:	71fb      	strb	r3, [r7, #7]
 8000de2:	460b      	mov	r3, r1
 8000de4:	71bb      	strb	r3, [r7, #6]
 8000de6:	4613      	mov	r3, r2
 8000de8:	717b      	strb	r3, [r7, #5]
	return ((r & 0xF8) << 8) | ((g & 0xFC) << 3) | ((b & 0xF8) >> 3);
 8000dea:	79fb      	ldrb	r3, [r7, #7]
 8000dec:	021b      	lsls	r3, r3, #8
 8000dee:	b21b      	sxth	r3, r3
 8000df0:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8000df4:	f023 0307 	bic.w	r3, r3, #7
 8000df8:	b21a      	sxth	r2, r3
 8000dfa:	79bb      	ldrb	r3, [r7, #6]
 8000dfc:	00db      	lsls	r3, r3, #3
 8000dfe:	b21b      	sxth	r3, r3
 8000e00:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 8000e04:	b21b      	sxth	r3, r3
 8000e06:	4313      	orrs	r3, r2
 8000e08:	b21a      	sxth	r2, r3
 8000e0a:	797b      	ldrb	r3, [r7, #5]
 8000e0c:	08db      	lsrs	r3, r3, #3
 8000e0e:	b2db      	uxtb	r3, r3
 8000e10:	b21b      	sxth	r3, r3
 8000e12:	4313      	orrs	r3, r2
 8000e14:	b21b      	sxth	r3, r3
 8000e16:	b29b      	uxth	r3, r3
}
 8000e18:	4618      	mov	r0, r3
 8000e1a:	370c      	adds	r7, #12
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e22:	4770      	bx	lr

08000e24 <tft_init>:

void tft_init(SPI_HandleTypeDef *spi, GPIO_TypeDef *cs_port, uint16_t cs_pin,
		GPIO_TypeDef *dc_port, uint16_t dc_pin, GPIO_TypeDef *rst_port,
		uint16_t rst_pin, uint32_t width, uint32_t height) {
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b088      	sub	sp, #32
 8000e28:	af04      	add	r7, sp, #16
 8000e2a:	60f8      	str	r0, [r7, #12]
 8000e2c:	60b9      	str	r1, [r7, #8]
 8000e2e:	603b      	str	r3, [r7, #0]
 8000e30:	4613      	mov	r3, r2
 8000e32:	80fb      	strh	r3, [r7, #6]

	tft_width = width;
 8000e34:	4ab7      	ldr	r2, [pc, #732]	; (8001114 <tft_init+0x2f0>)
 8000e36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e38:	6013      	str	r3, [r2, #0]
	tft_height = height;
 8000e3a:	4ab7      	ldr	r2, [pc, #732]	; (8001118 <tft_init+0x2f4>)
 8000e3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e3e:	6013      	str	r3, [r2, #0]
	tft_pixel_count = width * height;
 8000e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e42:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000e44:	fb02 f303 	mul.w	r3, r2, r3
 8000e48:	4ab4      	ldr	r2, [pc, #720]	; (800111c <tft_init+0x2f8>)
 8000e4a:	6013      	str	r3, [r2, #0]

	tft = tft_interface_init(spi, cs_port, cs_pin, dc_port, dc_pin, rst_port,
 8000e4c:	88fa      	ldrh	r2, [r7, #6]
 8000e4e:	8c3b      	ldrh	r3, [r7, #32]
 8000e50:	9302      	str	r3, [sp, #8]
 8000e52:	69fb      	ldr	r3, [r7, #28]
 8000e54:	9301      	str	r3, [sp, #4]
 8000e56:	8b3b      	ldrh	r3, [r7, #24]
 8000e58:	9300      	str	r3, [sp, #0]
 8000e5a:	683b      	ldr	r3, [r7, #0]
 8000e5c:	68b9      	ldr	r1, [r7, #8]
 8000e5e:	68f8      	ldr	r0, [r7, #12]
 8000e60:	f000 ff14 	bl	8001c8c <tft_interface_init>
 8000e64:	4603      	mov	r3, r0
 8000e66:	4aae      	ldr	r2, [pc, #696]	; (8001120 <tft_init+0x2fc>)
 8000e68:	6013      	str	r3, [r2, #0]
			rst_pin);

	tft_spi_rst_off(tft);
 8000e6a:	4bad      	ldr	r3, [pc, #692]	; (8001120 <tft_init+0x2fc>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	68d8      	ldr	r0, [r3, #12]
 8000e70:	4bab      	ldr	r3, [pc, #684]	; (8001120 <tft_init+0x2fc>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	8a9b      	ldrh	r3, [r3, #20]
 8000e76:	2201      	movs	r2, #1
 8000e78:	4619      	mov	r1, r3
 8000e7a:	f001 faa5 	bl	80023c8 <HAL_GPIO_WritePin>
	tft_spi_rst_on(tft);
 8000e7e:	4ba8      	ldr	r3, [pc, #672]	; (8001120 <tft_init+0x2fc>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	68d8      	ldr	r0, [r3, #12]
 8000e84:	4ba6      	ldr	r3, [pc, #664]	; (8001120 <tft_init+0x2fc>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	8a9b      	ldrh	r3, [r3, #20]
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	f001 fa9b 	bl	80023c8 <HAL_GPIO_WritePin>
	tft_spi_rst_off(tft);
 8000e92:	4ba3      	ldr	r3, [pc, #652]	; (8001120 <tft_init+0x2fc>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	68d8      	ldr	r0, [r3, #12]
 8000e98:	4ba1      	ldr	r3, [pc, #644]	; (8001120 <tft_init+0x2fc>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	8a9b      	ldrh	r3, [r3, #20]
 8000e9e:	2201      	movs	r2, #1
 8000ea0:	4619      	mov	r1, r3
 8000ea2:	f001 fa91 	bl	80023c8 <HAL_GPIO_WritePin>

	tft_send_cmd(tft, TFTCMD_NOP);
 8000ea6:	4b9e      	ldr	r3, [pc, #632]	; (8001120 <tft_init+0x2fc>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	2100      	movs	r1, #0
 8000eac:	4618      	mov	r0, r3
 8000eae:	f000 fe9b 	bl	8001be8 <tft_send_cmd>
	tft_send_data(tft, 0x00);
 8000eb2:	4b9b      	ldr	r3, [pc, #620]	; (8001120 <tft_init+0x2fc>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	4618      	mov	r0, r3
 8000eba:	f000 febe 	bl	8001c3a <tft_send_data>
	tft_send_cmd(tft, TFTCMD_SLEEP_OUT);
 8000ebe:	4b98      	ldr	r3, [pc, #608]	; (8001120 <tft_init+0x2fc>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	2111      	movs	r1, #17
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	f000 fe8f 	bl	8001be8 <tft_send_cmd>

	tft_delay(150);
 8000eca:	2096      	movs	r0, #150	; 0x96
 8000ecc:	f000 ffaa 	bl	8001e24 <HAL_Delay>

	tft_send_cmd(tft, TFTCMD_PIXEL_FORMAT);
 8000ed0:	4b93      	ldr	r3, [pc, #588]	; (8001120 <tft_init+0x2fc>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	213a      	movs	r1, #58	; 0x3a
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f000 fe86 	bl	8001be8 <tft_send_cmd>
	tft_send_data(tft, 0x55);
 8000edc:	4b90      	ldr	r3, [pc, #576]	; (8001120 <tft_init+0x2fc>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	2155      	movs	r1, #85	; 0x55
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	f000 fea9 	bl	8001c3a <tft_send_data>

	tft_send_cmd(tft, TFTCMD_MAC);
 8000ee8:	4b8d      	ldr	r3, [pc, #564]	; (8001120 <tft_init+0x2fc>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	2136      	movs	r1, #54	; 0x36
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f000 fe7a 	bl	8001be8 <tft_send_cmd>
	tft_send_data(tft, 0x48);
 8000ef4:	4b8a      	ldr	r3, [pc, #552]	; (8001120 <tft_init+0x2fc>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	2148      	movs	r1, #72	; 0x48
 8000efa:	4618      	mov	r0, r3
 8000efc:	f000 fe9d 	bl	8001c3a <tft_send_data>

	tft_send_cmd(tft, TFTCMD_POWER3);
 8000f00:	4b87      	ldr	r3, [pc, #540]	; (8001120 <tft_init+0x2fc>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	21c2      	movs	r1, #194	; 0xc2
 8000f06:	4618      	mov	r0, r3
 8000f08:	f000 fe6e 	bl	8001be8 <tft_send_cmd>
	tft_send_data(tft, 0x44);
 8000f0c:	4b84      	ldr	r3, [pc, #528]	; (8001120 <tft_init+0x2fc>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	2144      	movs	r1, #68	; 0x44
 8000f12:	4618      	mov	r0, r3
 8000f14:	f000 fe91 	bl	8001c3a <tft_send_data>

	tft_send_cmd(tft, TFTCMD_VCOM1);
 8000f18:	4b81      	ldr	r3, [pc, #516]	; (8001120 <tft_init+0x2fc>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	21c5      	movs	r1, #197	; 0xc5
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f000 fe62 	bl	8001be8 <tft_send_cmd>
	tft_send_data(tft, 0x00);
 8000f24:	4b7e      	ldr	r3, [pc, #504]	; (8001120 <tft_init+0x2fc>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	2100      	movs	r1, #0
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f000 fe85 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x00);
 8000f30:	4b7b      	ldr	r3, [pc, #492]	; (8001120 <tft_init+0x2fc>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	2100      	movs	r1, #0
 8000f36:	4618      	mov	r0, r3
 8000f38:	f000 fe7f 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x00);
 8000f3c:	4b78      	ldr	r3, [pc, #480]	; (8001120 <tft_init+0x2fc>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	2100      	movs	r1, #0
 8000f42:	4618      	mov	r0, r3
 8000f44:	f000 fe79 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x00);
 8000f48:	4b75      	ldr	r3, [pc, #468]	; (8001120 <tft_init+0x2fc>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	2100      	movs	r1, #0
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f000 fe73 	bl	8001c3a <tft_send_data>

	tft_send_cmd(tft, TFTCMD_PGAMMA);
 8000f54:	4b72      	ldr	r3, [pc, #456]	; (8001120 <tft_init+0x2fc>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	21e0      	movs	r1, #224	; 0xe0
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f000 fe44 	bl	8001be8 <tft_send_cmd>
	tft_send_data(tft, 0x0f);
 8000f60:	4b6f      	ldr	r3, [pc, #444]	; (8001120 <tft_init+0x2fc>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	210f      	movs	r1, #15
 8000f66:	4618      	mov	r0, r3
 8000f68:	f000 fe67 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x1f);
 8000f6c:	4b6c      	ldr	r3, [pc, #432]	; (8001120 <tft_init+0x2fc>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	211f      	movs	r1, #31
 8000f72:	4618      	mov	r0, r3
 8000f74:	f000 fe61 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x1c);
 8000f78:	4b69      	ldr	r3, [pc, #420]	; (8001120 <tft_init+0x2fc>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	211c      	movs	r1, #28
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f000 fe5b 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x0c);
 8000f84:	4b66      	ldr	r3, [pc, #408]	; (8001120 <tft_init+0x2fc>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	210c      	movs	r1, #12
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f000 fe55 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x0f);
 8000f90:	4b63      	ldr	r3, [pc, #396]	; (8001120 <tft_init+0x2fc>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	210f      	movs	r1, #15
 8000f96:	4618      	mov	r0, r3
 8000f98:	f000 fe4f 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x08);
 8000f9c:	4b60      	ldr	r3, [pc, #384]	; (8001120 <tft_init+0x2fc>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	2108      	movs	r1, #8
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f000 fe49 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x48);
 8000fa8:	4b5d      	ldr	r3, [pc, #372]	; (8001120 <tft_init+0x2fc>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	2148      	movs	r1, #72	; 0x48
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f000 fe43 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x98);
 8000fb4:	4b5a      	ldr	r3, [pc, #360]	; (8001120 <tft_init+0x2fc>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	2198      	movs	r1, #152	; 0x98
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f000 fe3d 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x37);
 8000fc0:	4b57      	ldr	r3, [pc, #348]	; (8001120 <tft_init+0x2fc>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	2137      	movs	r1, #55	; 0x37
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f000 fe37 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x0a);
 8000fcc:	4b54      	ldr	r3, [pc, #336]	; (8001120 <tft_init+0x2fc>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	210a      	movs	r1, #10
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f000 fe31 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x13);
 8000fd8:	4b51      	ldr	r3, [pc, #324]	; (8001120 <tft_init+0x2fc>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	2113      	movs	r1, #19
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f000 fe2b 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x04);
 8000fe4:	4b4e      	ldr	r3, [pc, #312]	; (8001120 <tft_init+0x2fc>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	2104      	movs	r1, #4
 8000fea:	4618      	mov	r0, r3
 8000fec:	f000 fe25 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x11);
 8000ff0:	4b4b      	ldr	r3, [pc, #300]	; (8001120 <tft_init+0x2fc>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	2111      	movs	r1, #17
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f000 fe1f 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x0d);
 8000ffc:	4b48      	ldr	r3, [pc, #288]	; (8001120 <tft_init+0x2fc>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	210d      	movs	r1, #13
 8001002:	4618      	mov	r0, r3
 8001004:	f000 fe19 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x00);
 8001008:	4b45      	ldr	r3, [pc, #276]	; (8001120 <tft_init+0x2fc>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	2100      	movs	r1, #0
 800100e:	4618      	mov	r0, r3
 8001010:	f000 fe13 	bl	8001c3a <tft_send_data>

	tft_send_cmd(tft, TFTCMD_NGAMMA);
 8001014:	4b42      	ldr	r3, [pc, #264]	; (8001120 <tft_init+0x2fc>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	21e1      	movs	r1, #225	; 0xe1
 800101a:	4618      	mov	r0, r3
 800101c:	f000 fde4 	bl	8001be8 <tft_send_cmd>
	tft_send_data(tft, 0x0f);
 8001020:	4b3f      	ldr	r3, [pc, #252]	; (8001120 <tft_init+0x2fc>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	210f      	movs	r1, #15
 8001026:	4618      	mov	r0, r3
 8001028:	f000 fe07 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x32);
 800102c:	4b3c      	ldr	r3, [pc, #240]	; (8001120 <tft_init+0x2fc>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	2132      	movs	r1, #50	; 0x32
 8001032:	4618      	mov	r0, r3
 8001034:	f000 fe01 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x2e);
 8001038:	4b39      	ldr	r3, [pc, #228]	; (8001120 <tft_init+0x2fc>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	212e      	movs	r1, #46	; 0x2e
 800103e:	4618      	mov	r0, r3
 8001040:	f000 fdfb 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x0b);
 8001044:	4b36      	ldr	r3, [pc, #216]	; (8001120 <tft_init+0x2fc>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	210b      	movs	r1, #11
 800104a:	4618      	mov	r0, r3
 800104c:	f000 fdf5 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x0d);
 8001050:	4b33      	ldr	r3, [pc, #204]	; (8001120 <tft_init+0x2fc>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	210d      	movs	r1, #13
 8001056:	4618      	mov	r0, r3
 8001058:	f000 fdef 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x05);
 800105c:	4b30      	ldr	r3, [pc, #192]	; (8001120 <tft_init+0x2fc>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	2105      	movs	r1, #5
 8001062:	4618      	mov	r0, r3
 8001064:	f000 fde9 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x47);
 8001068:	4b2d      	ldr	r3, [pc, #180]	; (8001120 <tft_init+0x2fc>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	2147      	movs	r1, #71	; 0x47
 800106e:	4618      	mov	r0, r3
 8001070:	f000 fde3 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x75);
 8001074:	4b2a      	ldr	r3, [pc, #168]	; (8001120 <tft_init+0x2fc>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	2175      	movs	r1, #117	; 0x75
 800107a:	4618      	mov	r0, r3
 800107c:	f000 fddd 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x37);
 8001080:	4b27      	ldr	r3, [pc, #156]	; (8001120 <tft_init+0x2fc>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	2137      	movs	r1, #55	; 0x37
 8001086:	4618      	mov	r0, r3
 8001088:	f000 fdd7 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x06);
 800108c:	4b24      	ldr	r3, [pc, #144]	; (8001120 <tft_init+0x2fc>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	2106      	movs	r1, #6
 8001092:	4618      	mov	r0, r3
 8001094:	f000 fdd1 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x10);
 8001098:	4b21      	ldr	r3, [pc, #132]	; (8001120 <tft_init+0x2fc>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	2110      	movs	r1, #16
 800109e:	4618      	mov	r0, r3
 80010a0:	f000 fdcb 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x03);
 80010a4:	4b1e      	ldr	r3, [pc, #120]	; (8001120 <tft_init+0x2fc>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	2103      	movs	r1, #3
 80010aa:	4618      	mov	r0, r3
 80010ac:	f000 fdc5 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x24);
 80010b0:	4b1b      	ldr	r3, [pc, #108]	; (8001120 <tft_init+0x2fc>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	2124      	movs	r1, #36	; 0x24
 80010b6:	4618      	mov	r0, r3
 80010b8:	f000 fdbf 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x20);
 80010bc:	4b18      	ldr	r3, [pc, #96]	; (8001120 <tft_init+0x2fc>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	2120      	movs	r1, #32
 80010c2:	4618      	mov	r0, r3
 80010c4:	f000 fdb9 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x00);
 80010c8:	4b15      	ldr	r3, [pc, #84]	; (8001120 <tft_init+0x2fc>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	2100      	movs	r1, #0
 80010ce:	4618      	mov	r0, r3
 80010d0:	f000 fdb3 	bl	8001c3a <tft_send_data>

	tft_send_cmd(tft, TFTCMD_GAMMA_CTRL1);
 80010d4:	4b12      	ldr	r3, [pc, #72]	; (8001120 <tft_init+0x2fc>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	21e2      	movs	r1, #226	; 0xe2
 80010da:	4618      	mov	r0, r3
 80010dc:	f000 fd84 	bl	8001be8 <tft_send_cmd>
	tft_send_data(tft, 0x0f);
 80010e0:	4b0f      	ldr	r3, [pc, #60]	; (8001120 <tft_init+0x2fc>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	210f      	movs	r1, #15
 80010e6:	4618      	mov	r0, r3
 80010e8:	f000 fda7 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x32);
 80010ec:	4b0c      	ldr	r3, [pc, #48]	; (8001120 <tft_init+0x2fc>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	2132      	movs	r1, #50	; 0x32
 80010f2:	4618      	mov	r0, r3
 80010f4:	f000 fda1 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x2e);
 80010f8:	4b09      	ldr	r3, [pc, #36]	; (8001120 <tft_init+0x2fc>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	212e      	movs	r1, #46	; 0x2e
 80010fe:	4618      	mov	r0, r3
 8001100:	f000 fd9b 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x0b);
 8001104:	4b06      	ldr	r3, [pc, #24]	; (8001120 <tft_init+0x2fc>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	210b      	movs	r1, #11
 800110a:	4618      	mov	r0, r3
 800110c:	f000 fd95 	bl	8001c3a <tft_send_data>
 8001110:	e008      	b.n	8001124 <tft_init+0x300>
 8001112:	bf00      	nop
 8001114:	200000b8 	.word	0x200000b8
 8001118:	200000bc 	.word	0x200000bc
 800111c:	200000c0 	.word	0x200000c0
 8001120:	200000b4 	.word	0x200000b4
	tft_send_data(tft, 0x0d);
 8001124:	4b2a      	ldr	r3, [pc, #168]	; (80011d0 <tft_init+0x3ac>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	210d      	movs	r1, #13
 800112a:	4618      	mov	r0, r3
 800112c:	f000 fd85 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x05);
 8001130:	4b27      	ldr	r3, [pc, #156]	; (80011d0 <tft_init+0x3ac>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	2105      	movs	r1, #5
 8001136:	4618      	mov	r0, r3
 8001138:	f000 fd7f 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x47);
 800113c:	4b24      	ldr	r3, [pc, #144]	; (80011d0 <tft_init+0x3ac>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	2147      	movs	r1, #71	; 0x47
 8001142:	4618      	mov	r0, r3
 8001144:	f000 fd79 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x75);
 8001148:	4b21      	ldr	r3, [pc, #132]	; (80011d0 <tft_init+0x3ac>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	2175      	movs	r1, #117	; 0x75
 800114e:	4618      	mov	r0, r3
 8001150:	f000 fd73 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x37);
 8001154:	4b1e      	ldr	r3, [pc, #120]	; (80011d0 <tft_init+0x3ac>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	2137      	movs	r1, #55	; 0x37
 800115a:	4618      	mov	r0, r3
 800115c:	f000 fd6d 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x06);
 8001160:	4b1b      	ldr	r3, [pc, #108]	; (80011d0 <tft_init+0x3ac>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	2106      	movs	r1, #6
 8001166:	4618      	mov	r0, r3
 8001168:	f000 fd67 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x10);
 800116c:	4b18      	ldr	r3, [pc, #96]	; (80011d0 <tft_init+0x3ac>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	2110      	movs	r1, #16
 8001172:	4618      	mov	r0, r3
 8001174:	f000 fd61 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x03);
 8001178:	4b15      	ldr	r3, [pc, #84]	; (80011d0 <tft_init+0x3ac>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	2103      	movs	r1, #3
 800117e:	4618      	mov	r0, r3
 8001180:	f000 fd5b 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x24);
 8001184:	4b12      	ldr	r3, [pc, #72]	; (80011d0 <tft_init+0x3ac>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	2124      	movs	r1, #36	; 0x24
 800118a:	4618      	mov	r0, r3
 800118c:	f000 fd55 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x20);
 8001190:	4b0f      	ldr	r3, [pc, #60]	; (80011d0 <tft_init+0x3ac>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	2120      	movs	r1, #32
 8001196:	4618      	mov	r0, r3
 8001198:	f000 fd4f 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, 0x00);
 800119c:	4b0c      	ldr	r3, [pc, #48]	; (80011d0 <tft_init+0x3ac>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	2100      	movs	r1, #0
 80011a2:	4618      	mov	r0, r3
 80011a4:	f000 fd49 	bl	8001c3a <tft_send_data>

	tft_send_cmd(tft, TFTCMD_SLEEP_OUT);
 80011a8:	4b09      	ldr	r3, [pc, #36]	; (80011d0 <tft_init+0x3ac>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	2111      	movs	r1, #17
 80011ae:	4618      	mov	r0, r3
 80011b0:	f000 fd1a 	bl	8001be8 <tft_send_cmd>
	tft_send_cmd(tft, TFTCMD_DISPLAY_ON);
 80011b4:	4b06      	ldr	r3, [pc, #24]	; (80011d0 <tft_init+0x3ac>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	2129      	movs	r1, #41	; 0x29
 80011ba:	4618      	mov	r0, r3
 80011bc:	f000 fd14 	bl	8001be8 <tft_send_cmd>

	tft_delay(150);
 80011c0:	2096      	movs	r0, #150	; 0x96
 80011c2:	f000 fe2f 	bl	8001e24 <HAL_Delay>

}
 80011c6:	bf00      	nop
 80011c8:	3710      	adds	r7, #16
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	200000b4 	.word	0x200000b4

080011d4 <tft_set_rotation>:

void tft_set_rotation(uint8_t rotate) {
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0
 80011da:	4603      	mov	r3, r0
 80011dc:	71fb      	strb	r3, [r7, #7]
	tft_send_cmd(tft, MEMCONTROL);
 80011de:	4b25      	ldr	r3, [pc, #148]	; (8001274 <tft_set_rotation+0xa0>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	2136      	movs	r1, #54	; 0x36
 80011e4:	4618      	mov	r0, r3
 80011e6:	f000 fcff 	bl	8001be8 <tft_send_cmd>
	switch (rotate) {
 80011ea:	79fb      	ldrb	r3, [r7, #7]
 80011ec:	3b01      	subs	r3, #1
 80011ee:	2b03      	cmp	r3, #3
 80011f0:	d832      	bhi.n	8001258 <tft_set_rotation+0x84>
 80011f2:	a201      	add	r2, pc, #4	; (adr r2, 80011f8 <tft_set_rotation+0x24>)
 80011f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011f8:	08001209 	.word	0x08001209
 80011fc:	0800121d 	.word	0x0800121d
 8001200:	08001231 	.word	0x08001231
 8001204:	08001245 	.word	0x08001245
	case 1:
		rot_num = 1;
 8001208:	4b1b      	ldr	r3, [pc, #108]	; (8001278 <tft_set_rotation+0xa4>)
 800120a:	2201      	movs	r2, #1
 800120c:	701a      	strb	r2, [r3, #0]
		tft_send_data(tft,
 800120e:	4b19      	ldr	r3, [pc, #100]	; (8001274 <tft_set_rotation+0xa0>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	2188      	movs	r1, #136	; 0x88
 8001214:	4618      	mov	r0, r3
 8001216:	f000 fd10 	bl	8001c3a <tft_send_data>
		MADCTL_MY | MADCTL_BGR);
		break;
 800121a:	e027      	b.n	800126c <tft_set_rotation+0x98>
	case 2:
		rot_num = 2;
 800121c:	4b16      	ldr	r3, [pc, #88]	; (8001278 <tft_set_rotation+0xa4>)
 800121e:	2202      	movs	r2, #2
 8001220:	701a      	strb	r2, [r3, #0]
		tft_send_data(tft,
 8001222:	4b14      	ldr	r3, [pc, #80]	; (8001274 <tft_set_rotation+0xa0>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	2128      	movs	r1, #40	; 0x28
 8001228:	4618      	mov	r0, r3
 800122a:	f000 fd06 	bl	8001c3a <tft_send_data>
		MADCTL_MV | MADCTL_BGR);
		break;
 800122e:	e01d      	b.n	800126c <tft_set_rotation+0x98>
	case 3:
		rot_num = 3;
 8001230:	4b11      	ldr	r3, [pc, #68]	; (8001278 <tft_set_rotation+0xa4>)
 8001232:	2203      	movs	r2, #3
 8001234:	701a      	strb	r2, [r3, #0]
		tft_send_data(tft,
 8001236:	4b0f      	ldr	r3, [pc, #60]	; (8001274 <tft_set_rotation+0xa0>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	2148      	movs	r1, #72	; 0x48
 800123c:	4618      	mov	r0, r3
 800123e:	f000 fcfc 	bl	8001c3a <tft_send_data>
		MADCTL_MX | MADCTL_BGR);
		break;
 8001242:	e013      	b.n	800126c <tft_set_rotation+0x98>
	case 4:
		rot_num = 4;
 8001244:	4b0c      	ldr	r3, [pc, #48]	; (8001278 <tft_set_rotation+0xa4>)
 8001246:	2204      	movs	r2, #4
 8001248:	701a      	strb	r2, [r3, #0]
		tft_send_data(tft,
 800124a:	4b0a      	ldr	r3, [pc, #40]	; (8001274 <tft_set_rotation+0xa0>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	21e8      	movs	r1, #232	; 0xe8
 8001250:	4618      	mov	r0, r3
 8001252:	f000 fcf2 	bl	8001c3a <tft_send_data>
		MADCTL_MX | MADCTL_MY | MADCTL_MV | MADCTL_BGR);
		break;
 8001256:	e009      	b.n	800126c <tft_set_rotation+0x98>
	default:
		rot_num = 1;
 8001258:	4b07      	ldr	r3, [pc, #28]	; (8001278 <tft_set_rotation+0xa4>)
 800125a:	2201      	movs	r2, #1
 800125c:	701a      	strb	r2, [r3, #0]
		tft_send_data(tft,
 800125e:	4b05      	ldr	r3, [pc, #20]	; (8001274 <tft_set_rotation+0xa0>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	2188      	movs	r1, #136	; 0x88
 8001264:	4618      	mov	r0, r3
 8001266:	f000 fce8 	bl	8001c3a <tft_send_data>
		MADCTL_MY | MADCTL_BGR);
		break;
 800126a:	bf00      	nop
	}
}
 800126c:	bf00      	nop
 800126e:	3708      	adds	r7, #8
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}
 8001274:	200000b4 	.word	0x200000b4
 8001278:	20000004 	.word	0x20000004

0800127c <tft_cursor_position>:
void tft_cursor_position(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 800127c:	b590      	push	{r4, r7, lr}
 800127e:	b083      	sub	sp, #12
 8001280:	af00      	add	r7, sp, #0
 8001282:	4604      	mov	r4, r0
 8001284:	4608      	mov	r0, r1
 8001286:	4611      	mov	r1, r2
 8001288:	461a      	mov	r2, r3
 800128a:	4623      	mov	r3, r4
 800128c:	80fb      	strh	r3, [r7, #6]
 800128e:	4603      	mov	r3, r0
 8001290:	80bb      	strh	r3, [r7, #4]
 8001292:	460b      	mov	r3, r1
 8001294:	807b      	strh	r3, [r7, #2]
 8001296:	4613      	mov	r3, r2
 8001298:	803b      	strh	r3, [r7, #0]

	tft_send_cmd(tft, TFTCMD_COLUMN_ADDR);
 800129a:	4b2f      	ldr	r3, [pc, #188]	; (8001358 <tft_cursor_position+0xdc>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	212a      	movs	r1, #42	; 0x2a
 80012a0:	4618      	mov	r0, r3
 80012a2:	f000 fca1 	bl	8001be8 <tft_send_cmd>
	tft_send_data(tft, x0 >> 8);
 80012a6:	4b2c      	ldr	r3, [pc, #176]	; (8001358 <tft_cursor_position+0xdc>)
 80012a8:	681a      	ldr	r2, [r3, #0]
 80012aa:	88fb      	ldrh	r3, [r7, #6]
 80012ac:	0a1b      	lsrs	r3, r3, #8
 80012ae:	b29b      	uxth	r3, r3
 80012b0:	b2db      	uxtb	r3, r3
 80012b2:	4619      	mov	r1, r3
 80012b4:	4610      	mov	r0, r2
 80012b6:	f000 fcc0 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, x0 & 0xff);
 80012ba:	4b27      	ldr	r3, [pc, #156]	; (8001358 <tft_cursor_position+0xdc>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	88fa      	ldrh	r2, [r7, #6]
 80012c0:	b2d2      	uxtb	r2, r2
 80012c2:	4611      	mov	r1, r2
 80012c4:	4618      	mov	r0, r3
 80012c6:	f000 fcb8 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, x1 >> 8);
 80012ca:	4b23      	ldr	r3, [pc, #140]	; (8001358 <tft_cursor_position+0xdc>)
 80012cc:	681a      	ldr	r2, [r3, #0]
 80012ce:	887b      	ldrh	r3, [r7, #2]
 80012d0:	0a1b      	lsrs	r3, r3, #8
 80012d2:	b29b      	uxth	r3, r3
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	4619      	mov	r1, r3
 80012d8:	4610      	mov	r0, r2
 80012da:	f000 fcae 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, x1 & 0xff);
 80012de:	4b1e      	ldr	r3, [pc, #120]	; (8001358 <tft_cursor_position+0xdc>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	887a      	ldrh	r2, [r7, #2]
 80012e4:	b2d2      	uxtb	r2, r2
 80012e6:	4611      	mov	r1, r2
 80012e8:	4618      	mov	r0, r3
 80012ea:	f000 fca6 	bl	8001c3a <tft_send_data>

	tft_send_cmd(tft, TFTCMD_PAGE_ADDR);
 80012ee:	4b1a      	ldr	r3, [pc, #104]	; (8001358 <tft_cursor_position+0xdc>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	212b      	movs	r1, #43	; 0x2b
 80012f4:	4618      	mov	r0, r3
 80012f6:	f000 fc77 	bl	8001be8 <tft_send_cmd>
	tft_send_data(tft, y0 >> 8);
 80012fa:	4b17      	ldr	r3, [pc, #92]	; (8001358 <tft_cursor_position+0xdc>)
 80012fc:	681a      	ldr	r2, [r3, #0]
 80012fe:	88bb      	ldrh	r3, [r7, #4]
 8001300:	0a1b      	lsrs	r3, r3, #8
 8001302:	b29b      	uxth	r3, r3
 8001304:	b2db      	uxtb	r3, r3
 8001306:	4619      	mov	r1, r3
 8001308:	4610      	mov	r0, r2
 800130a:	f000 fc96 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, y0 & 0xff);
 800130e:	4b12      	ldr	r3, [pc, #72]	; (8001358 <tft_cursor_position+0xdc>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	88ba      	ldrh	r2, [r7, #4]
 8001314:	b2d2      	uxtb	r2, r2
 8001316:	4611      	mov	r1, r2
 8001318:	4618      	mov	r0, r3
 800131a:	f000 fc8e 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, y1 >> 8);
 800131e:	4b0e      	ldr	r3, [pc, #56]	; (8001358 <tft_cursor_position+0xdc>)
 8001320:	681a      	ldr	r2, [r3, #0]
 8001322:	883b      	ldrh	r3, [r7, #0]
 8001324:	0a1b      	lsrs	r3, r3, #8
 8001326:	b29b      	uxth	r3, r3
 8001328:	b2db      	uxtb	r3, r3
 800132a:	4619      	mov	r1, r3
 800132c:	4610      	mov	r0, r2
 800132e:	f000 fc84 	bl	8001c3a <tft_send_data>
	tft_send_data(tft, y1 & 0xff);
 8001332:	4b09      	ldr	r3, [pc, #36]	; (8001358 <tft_cursor_position+0xdc>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	883a      	ldrh	r2, [r7, #0]
 8001338:	b2d2      	uxtb	r2, r2
 800133a:	4611      	mov	r1, r2
 800133c:	4618      	mov	r0, r3
 800133e:	f000 fc7c 	bl	8001c3a <tft_send_data>

	tft_send_cmd(tft, TFTCMD_GRAM);
 8001342:	4b05      	ldr	r3, [pc, #20]	; (8001358 <tft_cursor_position+0xdc>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	212c      	movs	r1, #44	; 0x2c
 8001348:	4618      	mov	r0, r3
 800134a:	f000 fc4d 	bl	8001be8 <tft_send_cmd>
}
 800134e:	bf00      	nop
 8001350:	370c      	adds	r7, #12
 8001352:	46bd      	mov	sp, r7
 8001354:	bd90      	pop	{r4, r7, pc}
 8001356:	bf00      	nop
 8001358:	200000b4 	.word	0x200000b4

0800135c <tft_main_draw>:

void tft_main_draw(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1,
		uint16_t color) {
 800135c:	b590      	push	{r4, r7, lr}
 800135e:	b085      	sub	sp, #20
 8001360:	af00      	add	r7, sp, #0
 8001362:	4604      	mov	r4, r0
 8001364:	4608      	mov	r0, r1
 8001366:	4611      	mov	r1, r2
 8001368:	461a      	mov	r2, r3
 800136a:	4623      	mov	r3, r4
 800136c:	80fb      	strh	r3, [r7, #6]
 800136e:	4603      	mov	r3, r0
 8001370:	80bb      	strh	r3, [r7, #4]
 8001372:	460b      	mov	r3, r1
 8001374:	807b      	strh	r3, [r7, #2]
 8001376:	4613      	mov	r3, r2
 8001378:	803b      	strh	r3, [r7, #0]
	uint32_t n = ((x1 + 1) - x0) * ((y1 + 1) - y0);
 800137a:	887b      	ldrh	r3, [r7, #2]
 800137c:	1c5a      	adds	r2, r3, #1
 800137e:	88fb      	ldrh	r3, [r7, #6]
 8001380:	1ad3      	subs	r3, r2, r3
 8001382:	883a      	ldrh	r2, [r7, #0]
 8001384:	1c51      	adds	r1, r2, #1
 8001386:	88ba      	ldrh	r2, [r7, #4]
 8001388:	1a8a      	subs	r2, r1, r2
 800138a:	fb02 f303 	mul.w	r3, r2, r3
 800138e:	60fb      	str	r3, [r7, #12]

	if (n > tft_pixel_count)
 8001390:	4b15      	ldr	r3, [pc, #84]	; (80013e8 <tft_main_draw+0x8c>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	68fa      	ldr	r2, [r7, #12]
 8001396:	429a      	cmp	r2, r3
 8001398:	d902      	bls.n	80013a0 <tft_main_draw+0x44>
		n = tft_pixel_count;
 800139a:	4b13      	ldr	r3, [pc, #76]	; (80013e8 <tft_main_draw+0x8c>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	60fb      	str	r3, [r7, #12]

	tft_cursor_position(x0, y0, x1, y1);
 80013a0:	883b      	ldrh	r3, [r7, #0]
 80013a2:	887a      	ldrh	r2, [r7, #2]
 80013a4:	88b9      	ldrh	r1, [r7, #4]
 80013a6:	88f8      	ldrh	r0, [r7, #6]
 80013a8:	f7ff ff68 	bl	800127c <tft_cursor_position>
	for (; n > 0; n--) {
 80013ac:	e014      	b.n	80013d8 <tft_main_draw+0x7c>
		tft_send_data(tft, color >> 8);
 80013ae:	4b0f      	ldr	r3, [pc, #60]	; (80013ec <tft_main_draw+0x90>)
 80013b0:	681a      	ldr	r2, [r3, #0]
 80013b2:	8c3b      	ldrh	r3, [r7, #32]
 80013b4:	0a1b      	lsrs	r3, r3, #8
 80013b6:	b29b      	uxth	r3, r3
 80013b8:	b2db      	uxtb	r3, r3
 80013ba:	4619      	mov	r1, r3
 80013bc:	4610      	mov	r0, r2
 80013be:	f000 fc3c 	bl	8001c3a <tft_send_data>
		tft_send_data(tft, color & 0xff);
 80013c2:	4b0a      	ldr	r3, [pc, #40]	; (80013ec <tft_main_draw+0x90>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	8c3a      	ldrh	r2, [r7, #32]
 80013c8:	b2d2      	uxtb	r2, r2
 80013ca:	4611      	mov	r1, r2
 80013cc:	4618      	mov	r0, r3
 80013ce:	f000 fc34 	bl	8001c3a <tft_send_data>
	for (; n > 0; n--) {
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	3b01      	subs	r3, #1
 80013d6:	60fb      	str	r3, [r7, #12]
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d1e7      	bne.n	80013ae <tft_main_draw+0x52>
	}
}
 80013de:	bf00      	nop
 80013e0:	bf00      	nop
 80013e2:	3714      	adds	r7, #20
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd90      	pop	{r4, r7, pc}
 80013e8:	200000c0 	.word	0x200000c0
 80013ec:	200000b4 	.word	0x200000b4

080013f0 <tft_fill_rect>:

void tft_fill_rect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color) {
 80013f0:	b590      	push	{r4, r7, lr}
 80013f2:	b085      	sub	sp, #20
 80013f4:	af02      	add	r7, sp, #8
 80013f6:	4604      	mov	r4, r0
 80013f8:	4608      	mov	r0, r1
 80013fa:	4611      	mov	r1, r2
 80013fc:	461a      	mov	r2, r3
 80013fe:	4623      	mov	r3, r4
 8001400:	80fb      	strh	r3, [r7, #6]
 8001402:	4603      	mov	r3, r0
 8001404:	80bb      	strh	r3, [r7, #4]
 8001406:	460b      	mov	r3, r1
 8001408:	807b      	strh	r3, [r7, #2]
 800140a:	4613      	mov	r3, r2
 800140c:	803b      	strh	r3, [r7, #0]
	tft_main_draw(x, y, x + w, y + h, color);
 800140e:	88f8      	ldrh	r0, [r7, #6]
 8001410:	88b9      	ldrh	r1, [r7, #4]
 8001412:	88fa      	ldrh	r2, [r7, #6]
 8001414:	887b      	ldrh	r3, [r7, #2]
 8001416:	4413      	add	r3, r2
 8001418:	b29c      	uxth	r4, r3
 800141a:	88ba      	ldrh	r2, [r7, #4]
 800141c:	883b      	ldrh	r3, [r7, #0]
 800141e:	4413      	add	r3, r2
 8001420:	b29a      	uxth	r2, r3
 8001422:	8b3b      	ldrh	r3, [r7, #24]
 8001424:	9300      	str	r3, [sp, #0]
 8001426:	4613      	mov	r3, r2
 8001428:	4622      	mov	r2, r4
 800142a:	f7ff ff97 	bl	800135c <tft_main_draw>
}
 800142e:	bf00      	nop
 8001430:	370c      	adds	r7, #12
 8001432:	46bd      	mov	sp, r7
 8001434:	bd90      	pop	{r4, r7, pc}
	...

08001438 <tft_fill_screen>:

void tft_fill_screen(uint16_t color) {
 8001438:	b580      	push	{r7, lr}
 800143a:	b084      	sub	sp, #16
 800143c:	af02      	add	r7, sp, #8
 800143e:	4603      	mov	r3, r0
 8001440:	80fb      	strh	r3, [r7, #6]

	if (rot_num == 1 || rot_num == 3)
 8001442:	4b1d      	ldr	r3, [pc, #116]	; (80014b8 <tft_fill_screen+0x80>)
 8001444:	781b      	ldrb	r3, [r3, #0]
 8001446:	2b01      	cmp	r3, #1
 8001448:	d003      	beq.n	8001452 <tft_fill_screen+0x1a>
 800144a:	4b1b      	ldr	r3, [pc, #108]	; (80014b8 <tft_fill_screen+0x80>)
 800144c:	781b      	ldrb	r3, [r3, #0]
 800144e:	2b03      	cmp	r3, #3
 8001450:	d113      	bne.n	800147a <tft_fill_screen+0x42>
		tft_fill_rect(0, 0, tft_height - 1, tft_width - 1, color);
 8001452:	4b1a      	ldr	r3, [pc, #104]	; (80014bc <tft_fill_screen+0x84>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	b29b      	uxth	r3, r3
 8001458:	3b01      	subs	r3, #1
 800145a:	b29b      	uxth	r3, r3
 800145c:	b21a      	sxth	r2, r3
 800145e:	4b18      	ldr	r3, [pc, #96]	; (80014c0 <tft_fill_screen+0x88>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	b29b      	uxth	r3, r3
 8001464:	3b01      	subs	r3, #1
 8001466:	b29b      	uxth	r3, r3
 8001468:	b219      	sxth	r1, r3
 800146a:	88fb      	ldrh	r3, [r7, #6]
 800146c:	9300      	str	r3, [sp, #0]
 800146e:	460b      	mov	r3, r1
 8001470:	2100      	movs	r1, #0
 8001472:	2000      	movs	r0, #0
 8001474:	f7ff ffbc 	bl	80013f0 <tft_fill_rect>
	else if (rot_num == 2 || rot_num == 4)
		tft_fill_rect(0, 0, tft_width - 1, tft_height - 1, color);

}
 8001478:	e01a      	b.n	80014b0 <tft_fill_screen+0x78>
	else if (rot_num == 2 || rot_num == 4)
 800147a:	4b0f      	ldr	r3, [pc, #60]	; (80014b8 <tft_fill_screen+0x80>)
 800147c:	781b      	ldrb	r3, [r3, #0]
 800147e:	2b02      	cmp	r3, #2
 8001480:	d003      	beq.n	800148a <tft_fill_screen+0x52>
 8001482:	4b0d      	ldr	r3, [pc, #52]	; (80014b8 <tft_fill_screen+0x80>)
 8001484:	781b      	ldrb	r3, [r3, #0]
 8001486:	2b04      	cmp	r3, #4
 8001488:	d112      	bne.n	80014b0 <tft_fill_screen+0x78>
		tft_fill_rect(0, 0, tft_width - 1, tft_height - 1, color);
 800148a:	4b0d      	ldr	r3, [pc, #52]	; (80014c0 <tft_fill_screen+0x88>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	b29b      	uxth	r3, r3
 8001490:	3b01      	subs	r3, #1
 8001492:	b29b      	uxth	r3, r3
 8001494:	b21a      	sxth	r2, r3
 8001496:	4b09      	ldr	r3, [pc, #36]	; (80014bc <tft_fill_screen+0x84>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	b29b      	uxth	r3, r3
 800149c:	3b01      	subs	r3, #1
 800149e:	b29b      	uxth	r3, r3
 80014a0:	b219      	sxth	r1, r3
 80014a2:	88fb      	ldrh	r3, [r7, #6]
 80014a4:	9300      	str	r3, [sp, #0]
 80014a6:	460b      	mov	r3, r1
 80014a8:	2100      	movs	r1, #0
 80014aa:	2000      	movs	r0, #0
 80014ac:	f7ff ffa0 	bl	80013f0 <tft_fill_rect>
}
 80014b0:	bf00      	nop
 80014b2:	3708      	adds	r7, #8
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	20000004 	.word	0x20000004
 80014bc:	200000bc 	.word	0x200000bc
 80014c0:	200000b8 	.word	0x200000b8

080014c4 <tft_draw_pixel>:

void tft_draw_pixel(uint16_t x, uint16_t y, uint16_t color) {
 80014c4:	b590      	push	{r4, r7, lr}
 80014c6:	b085      	sub	sp, #20
 80014c8:	af02      	add	r7, sp, #8
 80014ca:	4603      	mov	r3, r0
 80014cc:	80fb      	strh	r3, [r7, #6]
 80014ce:	460b      	mov	r3, r1
 80014d0:	80bb      	strh	r3, [r7, #4]
 80014d2:	4613      	mov	r3, r2
 80014d4:	807b      	strh	r3, [r7, #2]
	tft_main_draw(x, y, x, y, color);
 80014d6:	88bc      	ldrh	r4, [r7, #4]
 80014d8:	88fa      	ldrh	r2, [r7, #6]
 80014da:	88b9      	ldrh	r1, [r7, #4]
 80014dc:	88f8      	ldrh	r0, [r7, #6]
 80014de:	887b      	ldrh	r3, [r7, #2]
 80014e0:	9300      	str	r3, [sp, #0]
 80014e2:	4623      	mov	r3, r4
 80014e4:	f7ff ff3a 	bl	800135c <tft_main_draw>
}
 80014e8:	bf00      	nop
 80014ea:	370c      	adds	r7, #12
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd90      	pop	{r4, r7, pc}

080014f0 <tft_draw_horizontal_line>:

void tft_draw_horizontal_line(uint16_t x, uint16_t y, uint16_t w,
		uint16_t color) {
 80014f0:	b590      	push	{r4, r7, lr}
 80014f2:	b085      	sub	sp, #20
 80014f4:	af02      	add	r7, sp, #8
 80014f6:	4604      	mov	r4, r0
 80014f8:	4608      	mov	r0, r1
 80014fa:	4611      	mov	r1, r2
 80014fc:	461a      	mov	r2, r3
 80014fe:	4623      	mov	r3, r4
 8001500:	80fb      	strh	r3, [r7, #6]
 8001502:	4603      	mov	r3, r0
 8001504:	80bb      	strh	r3, [r7, #4]
 8001506:	460b      	mov	r3, r1
 8001508:	807b      	strh	r3, [r7, #2]
 800150a:	4613      	mov	r3, r2
 800150c:	803b      	strh	r3, [r7, #0]
	tft_main_draw(x, y, x + w, y, color);
 800150e:	88fa      	ldrh	r2, [r7, #6]
 8001510:	887b      	ldrh	r3, [r7, #2]
 8001512:	4413      	add	r3, r2
 8001514:	b29a      	uxth	r2, r3
 8001516:	88bc      	ldrh	r4, [r7, #4]
 8001518:	88b9      	ldrh	r1, [r7, #4]
 800151a:	88f8      	ldrh	r0, [r7, #6]
 800151c:	883b      	ldrh	r3, [r7, #0]
 800151e:	9300      	str	r3, [sp, #0]
 8001520:	4623      	mov	r3, r4
 8001522:	f7ff ff1b 	bl	800135c <tft_main_draw>
}
 8001526:	bf00      	nop
 8001528:	370c      	adds	r7, #12
 800152a:	46bd      	mov	sp, r7
 800152c:	bd90      	pop	{r4, r7, pc}

0800152e <tft_draw_vertical_line>:

void tft_draw_vertical_line(uint16_t x, uint16_t y, uint16_t w, uint16_t color) {
 800152e:	b590      	push	{r4, r7, lr}
 8001530:	b085      	sub	sp, #20
 8001532:	af02      	add	r7, sp, #8
 8001534:	4604      	mov	r4, r0
 8001536:	4608      	mov	r0, r1
 8001538:	4611      	mov	r1, r2
 800153a:	461a      	mov	r2, r3
 800153c:	4623      	mov	r3, r4
 800153e:	80fb      	strh	r3, [r7, #6]
 8001540:	4603      	mov	r3, r0
 8001542:	80bb      	strh	r3, [r7, #4]
 8001544:	460b      	mov	r3, r1
 8001546:	807b      	strh	r3, [r7, #2]
 8001548:	4613      	mov	r3, r2
 800154a:	803b      	strh	r3, [r7, #0]
	tft_main_draw(x, y, x, y + w, color);
 800154c:	88ba      	ldrh	r2, [r7, #4]
 800154e:	887b      	ldrh	r3, [r7, #2]
 8001550:	4413      	add	r3, r2
 8001552:	b29c      	uxth	r4, r3
 8001554:	88fa      	ldrh	r2, [r7, #6]
 8001556:	88b9      	ldrh	r1, [r7, #4]
 8001558:	88f8      	ldrh	r0, [r7, #6]
 800155a:	883b      	ldrh	r3, [r7, #0]
 800155c:	9300      	str	r3, [sp, #0]
 800155e:	4623      	mov	r3, r4
 8001560:	f7ff fefc 	bl	800135c <tft_main_draw>
}
 8001564:	bf00      	nop
 8001566:	370c      	adds	r7, #12
 8001568:	46bd      	mov	sp, r7
 800156a:	bd90      	pop	{r4, r7, pc}

0800156c <tft_draw_round_rect>:
	tft_draw_vertical_line(x, y, h, color);
	tft_draw_vertical_line(x + w, y, h, color);
}

void tft_draw_round_rect(int16_t x, int16_t y, int16_t w, int16_t h, int16_t r,
		uint16_t color) {
 800156c:	b590      	push	{r4, r7, lr}
 800156e:	b087      	sub	sp, #28
 8001570:	af02      	add	r7, sp, #8
 8001572:	4604      	mov	r4, r0
 8001574:	4608      	mov	r0, r1
 8001576:	4611      	mov	r1, r2
 8001578:	461a      	mov	r2, r3
 800157a:	4623      	mov	r3, r4
 800157c:	80fb      	strh	r3, [r7, #6]
 800157e:	4603      	mov	r3, r0
 8001580:	80bb      	strh	r3, [r7, #4]
 8001582:	460b      	mov	r3, r1
 8001584:	807b      	strh	r3, [r7, #2]
 8001586:	4613      	mov	r3, r2
 8001588:	803b      	strh	r3, [r7, #0]
	int16_t max_radius = ((w < h) ? w : h) / 2;
 800158a:	f9b7 2000 	ldrsh.w	r2, [r7]
 800158e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001592:	4293      	cmp	r3, r2
 8001594:	bfa8      	it	ge
 8001596:	4613      	movge	r3, r2
 8001598:	b21b      	sxth	r3, r3
 800159a:	0fda      	lsrs	r2, r3, #31
 800159c:	4413      	add	r3, r2
 800159e:	105b      	asrs	r3, r3, #1
 80015a0:	81fb      	strh	r3, [r7, #14]
	if (r > max_radius)
 80015a2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80015a6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80015aa:	429a      	cmp	r2, r3
 80015ac:	dd01      	ble.n	80015b2 <tft_draw_round_rect+0x46>
		r = max_radius;
 80015ae:	89fb      	ldrh	r3, [r7, #14]
 80015b0:	843b      	strh	r3, [r7, #32]

	tft_draw_horizontal_line(x + r, y, w - 2 * r, color); // Top
 80015b2:	88fa      	ldrh	r2, [r7, #6]
 80015b4:	8c3b      	ldrh	r3, [r7, #32]
 80015b6:	4413      	add	r3, r2
 80015b8:	b298      	uxth	r0, r3
 80015ba:	88b9      	ldrh	r1, [r7, #4]
 80015bc:	887a      	ldrh	r2, [r7, #2]
 80015be:	8c3b      	ldrh	r3, [r7, #32]
 80015c0:	005b      	lsls	r3, r3, #1
 80015c2:	b29b      	uxth	r3, r3
 80015c4:	1ad3      	subs	r3, r2, r3
 80015c6:	b29a      	uxth	r2, r3
 80015c8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80015ca:	f7ff ff91 	bl	80014f0 <tft_draw_horizontal_line>
	tft_draw_horizontal_line(x + r, y + h - 1, w - 2 * r, color); // Bottom
 80015ce:	88fa      	ldrh	r2, [r7, #6]
 80015d0:	8c3b      	ldrh	r3, [r7, #32]
 80015d2:	4413      	add	r3, r2
 80015d4:	b298      	uxth	r0, r3
 80015d6:	88ba      	ldrh	r2, [r7, #4]
 80015d8:	883b      	ldrh	r3, [r7, #0]
 80015da:	4413      	add	r3, r2
 80015dc:	b29b      	uxth	r3, r3
 80015de:	3b01      	subs	r3, #1
 80015e0:	b299      	uxth	r1, r3
 80015e2:	887a      	ldrh	r2, [r7, #2]
 80015e4:	8c3b      	ldrh	r3, [r7, #32]
 80015e6:	005b      	lsls	r3, r3, #1
 80015e8:	b29b      	uxth	r3, r3
 80015ea:	1ad3      	subs	r3, r2, r3
 80015ec:	b29a      	uxth	r2, r3
 80015ee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80015f0:	f7ff ff7e 	bl	80014f0 <tft_draw_horizontal_line>
	tft_draw_vertical_line(x, y + r, h - 2 * r, color); // Left
 80015f4:	88f8      	ldrh	r0, [r7, #6]
 80015f6:	88ba      	ldrh	r2, [r7, #4]
 80015f8:	8c3b      	ldrh	r3, [r7, #32]
 80015fa:	4413      	add	r3, r2
 80015fc:	b299      	uxth	r1, r3
 80015fe:	883a      	ldrh	r2, [r7, #0]
 8001600:	8c3b      	ldrh	r3, [r7, #32]
 8001602:	005b      	lsls	r3, r3, #1
 8001604:	b29b      	uxth	r3, r3
 8001606:	1ad3      	subs	r3, r2, r3
 8001608:	b29a      	uxth	r2, r3
 800160a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800160c:	f7ff ff8f 	bl	800152e <tft_draw_vertical_line>
	tft_draw_vertical_line(x + w - 1, y + r, h - 2 * r, color); // Right
 8001610:	88fa      	ldrh	r2, [r7, #6]
 8001612:	887b      	ldrh	r3, [r7, #2]
 8001614:	4413      	add	r3, r2
 8001616:	b29b      	uxth	r3, r3
 8001618:	3b01      	subs	r3, #1
 800161a:	b298      	uxth	r0, r3
 800161c:	88ba      	ldrh	r2, [r7, #4]
 800161e:	8c3b      	ldrh	r3, [r7, #32]
 8001620:	4413      	add	r3, r2
 8001622:	b299      	uxth	r1, r3
 8001624:	883a      	ldrh	r2, [r7, #0]
 8001626:	8c3b      	ldrh	r3, [r7, #32]
 8001628:	005b      	lsls	r3, r3, #1
 800162a:	b29b      	uxth	r3, r3
 800162c:	1ad3      	subs	r3, r2, r3
 800162e:	b29a      	uxth	r2, r3
 8001630:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001632:	f7ff ff7c 	bl	800152e <tft_draw_vertical_line>

	tft_draw_circle_helper(x + r, y + r, r, 1, color);
 8001636:	88fa      	ldrh	r2, [r7, #6]
 8001638:	8c3b      	ldrh	r3, [r7, #32]
 800163a:	4413      	add	r3, r2
 800163c:	b29b      	uxth	r3, r3
 800163e:	b218      	sxth	r0, r3
 8001640:	88ba      	ldrh	r2, [r7, #4]
 8001642:	8c3b      	ldrh	r3, [r7, #32]
 8001644:	4413      	add	r3, r2
 8001646:	b29b      	uxth	r3, r3
 8001648:	b219      	sxth	r1, r3
 800164a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800164e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001650:	9300      	str	r3, [sp, #0]
 8001652:	2301      	movs	r3, #1
 8001654:	f000 f84b 	bl	80016ee <tft_draw_circle_helper>
	tft_draw_circle_helper(x + w - r - 1, y + r, r, 2, color);
 8001658:	88fa      	ldrh	r2, [r7, #6]
 800165a:	887b      	ldrh	r3, [r7, #2]
 800165c:	4413      	add	r3, r2
 800165e:	b29a      	uxth	r2, r3
 8001660:	8c3b      	ldrh	r3, [r7, #32]
 8001662:	1ad3      	subs	r3, r2, r3
 8001664:	b29b      	uxth	r3, r3
 8001666:	3b01      	subs	r3, #1
 8001668:	b29b      	uxth	r3, r3
 800166a:	b218      	sxth	r0, r3
 800166c:	88ba      	ldrh	r2, [r7, #4]
 800166e:	8c3b      	ldrh	r3, [r7, #32]
 8001670:	4413      	add	r3, r2
 8001672:	b29b      	uxth	r3, r3
 8001674:	b219      	sxth	r1, r3
 8001676:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800167a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800167c:	9300      	str	r3, [sp, #0]
 800167e:	2302      	movs	r3, #2
 8001680:	f000 f835 	bl	80016ee <tft_draw_circle_helper>
	tft_draw_circle_helper(x + w - r - 1, y + h - r - 1, r, 4, color);
 8001684:	88fa      	ldrh	r2, [r7, #6]
 8001686:	887b      	ldrh	r3, [r7, #2]
 8001688:	4413      	add	r3, r2
 800168a:	b29a      	uxth	r2, r3
 800168c:	8c3b      	ldrh	r3, [r7, #32]
 800168e:	1ad3      	subs	r3, r2, r3
 8001690:	b29b      	uxth	r3, r3
 8001692:	3b01      	subs	r3, #1
 8001694:	b29b      	uxth	r3, r3
 8001696:	b218      	sxth	r0, r3
 8001698:	88ba      	ldrh	r2, [r7, #4]
 800169a:	883b      	ldrh	r3, [r7, #0]
 800169c:	4413      	add	r3, r2
 800169e:	b29a      	uxth	r2, r3
 80016a0:	8c3b      	ldrh	r3, [r7, #32]
 80016a2:	1ad3      	subs	r3, r2, r3
 80016a4:	b29b      	uxth	r3, r3
 80016a6:	3b01      	subs	r3, #1
 80016a8:	b29b      	uxth	r3, r3
 80016aa:	b219      	sxth	r1, r3
 80016ac:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80016b0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80016b2:	9300      	str	r3, [sp, #0]
 80016b4:	2304      	movs	r3, #4
 80016b6:	f000 f81a 	bl	80016ee <tft_draw_circle_helper>
	tft_draw_circle_helper(x + r, y + h - r - 1, r, 8, color);
 80016ba:	88fa      	ldrh	r2, [r7, #6]
 80016bc:	8c3b      	ldrh	r3, [r7, #32]
 80016be:	4413      	add	r3, r2
 80016c0:	b29b      	uxth	r3, r3
 80016c2:	b218      	sxth	r0, r3
 80016c4:	88ba      	ldrh	r2, [r7, #4]
 80016c6:	883b      	ldrh	r3, [r7, #0]
 80016c8:	4413      	add	r3, r2
 80016ca:	b29a      	uxth	r2, r3
 80016cc:	8c3b      	ldrh	r3, [r7, #32]
 80016ce:	1ad3      	subs	r3, r2, r3
 80016d0:	b29b      	uxth	r3, r3
 80016d2:	3b01      	subs	r3, #1
 80016d4:	b29b      	uxth	r3, r3
 80016d6:	b219      	sxth	r1, r3
 80016d8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80016dc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80016de:	9300      	str	r3, [sp, #0]
 80016e0:	2308      	movs	r3, #8
 80016e2:	f000 f804 	bl	80016ee <tft_draw_circle_helper>
}
 80016e6:	bf00      	nop
 80016e8:	3714      	adds	r7, #20
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd90      	pop	{r4, r7, pc}

080016ee <tft_draw_circle_helper>:
		tft_draw_pixel(x0 - y, y0 - x, color);
	}
}

void tft_draw_circle_helper(int16_t x0, int16_t y0, int16_t r,
		uint8_t cornername, uint16_t color) {
 80016ee:	b590      	push	{r4, r7, lr}
 80016f0:	b087      	sub	sp, #28
 80016f2:	af00      	add	r7, sp, #0
 80016f4:	4604      	mov	r4, r0
 80016f6:	4608      	mov	r0, r1
 80016f8:	4611      	mov	r1, r2
 80016fa:	461a      	mov	r2, r3
 80016fc:	4623      	mov	r3, r4
 80016fe:	80fb      	strh	r3, [r7, #6]
 8001700:	4603      	mov	r3, r0
 8001702:	80bb      	strh	r3, [r7, #4]
 8001704:	460b      	mov	r3, r1
 8001706:	807b      	strh	r3, [r7, #2]
 8001708:	4613      	mov	r3, r2
 800170a:	707b      	strb	r3, [r7, #1]
	int16_t f = 1 - r;
 800170c:	887b      	ldrh	r3, [r7, #2]
 800170e:	f1c3 0301 	rsb	r3, r3, #1
 8001712:	b29b      	uxth	r3, r3
 8001714:	82fb      	strh	r3, [r7, #22]
	int16_t ddF_x = 1;
 8001716:	2301      	movs	r3, #1
 8001718:	82bb      	strh	r3, [r7, #20]
	int16_t ddF_y = -2 * r;
 800171a:	887b      	ldrh	r3, [r7, #2]
 800171c:	461a      	mov	r2, r3
 800171e:	03d2      	lsls	r2, r2, #15
 8001720:	1ad3      	subs	r3, r2, r3
 8001722:	005b      	lsls	r3, r3, #1
 8001724:	b29b      	uxth	r3, r3
 8001726:	827b      	strh	r3, [r7, #18]
	int16_t x = 0;
 8001728:	2300      	movs	r3, #0
 800172a:	823b      	strh	r3, [r7, #16]
	int16_t y = r;
 800172c:	887b      	ldrh	r3, [r7, #2]
 800172e:	81fb      	strh	r3, [r7, #14]

	while (x < y) {
 8001730:	e095      	b.n	800185e <tft_draw_circle_helper+0x170>
		if (f >= 0) {
 8001732:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001736:	2b00      	cmp	r3, #0
 8001738:	db0e      	blt.n	8001758 <tft_draw_circle_helper+0x6a>
			y--;
 800173a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800173e:	b29b      	uxth	r3, r3
 8001740:	3b01      	subs	r3, #1
 8001742:	b29b      	uxth	r3, r3
 8001744:	81fb      	strh	r3, [r7, #14]
			ddF_y += 2;
 8001746:	8a7b      	ldrh	r3, [r7, #18]
 8001748:	3302      	adds	r3, #2
 800174a:	b29b      	uxth	r3, r3
 800174c:	827b      	strh	r3, [r7, #18]
			f += ddF_y;
 800174e:	8afa      	ldrh	r2, [r7, #22]
 8001750:	8a7b      	ldrh	r3, [r7, #18]
 8001752:	4413      	add	r3, r2
 8001754:	b29b      	uxth	r3, r3
 8001756:	82fb      	strh	r3, [r7, #22]
		}
		x++;
 8001758:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800175c:	b29b      	uxth	r3, r3
 800175e:	3301      	adds	r3, #1
 8001760:	b29b      	uxth	r3, r3
 8001762:	823b      	strh	r3, [r7, #16]
		ddF_x += 2;
 8001764:	8abb      	ldrh	r3, [r7, #20]
 8001766:	3302      	adds	r3, #2
 8001768:	b29b      	uxth	r3, r3
 800176a:	82bb      	strh	r3, [r7, #20]
		f += ddF_x;
 800176c:	8afa      	ldrh	r2, [r7, #22]
 800176e:	8abb      	ldrh	r3, [r7, #20]
 8001770:	4413      	add	r3, r2
 8001772:	b29b      	uxth	r3, r3
 8001774:	82fb      	strh	r3, [r7, #22]
		if (cornername & 0x4) {
 8001776:	787b      	ldrb	r3, [r7, #1]
 8001778:	f003 0304 	and.w	r3, r3, #4
 800177c:	2b00      	cmp	r3, #0
 800177e:	d017      	beq.n	80017b0 <tft_draw_circle_helper+0xc2>
			tft_draw_pixel(x0 + x, y0 + y, color);
 8001780:	88fa      	ldrh	r2, [r7, #6]
 8001782:	8a3b      	ldrh	r3, [r7, #16]
 8001784:	4413      	add	r3, r2
 8001786:	b298      	uxth	r0, r3
 8001788:	88ba      	ldrh	r2, [r7, #4]
 800178a:	89fb      	ldrh	r3, [r7, #14]
 800178c:	4413      	add	r3, r2
 800178e:	b29b      	uxth	r3, r3
 8001790:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001792:	4619      	mov	r1, r3
 8001794:	f7ff fe96 	bl	80014c4 <tft_draw_pixel>
			tft_draw_pixel(x0 + y, y0 + x, color);
 8001798:	88fa      	ldrh	r2, [r7, #6]
 800179a:	89fb      	ldrh	r3, [r7, #14]
 800179c:	4413      	add	r3, r2
 800179e:	b298      	uxth	r0, r3
 80017a0:	88ba      	ldrh	r2, [r7, #4]
 80017a2:	8a3b      	ldrh	r3, [r7, #16]
 80017a4:	4413      	add	r3, r2
 80017a6:	b29b      	uxth	r3, r3
 80017a8:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80017aa:	4619      	mov	r1, r3
 80017ac:	f7ff fe8a 	bl	80014c4 <tft_draw_pixel>
		}
		if (cornername & 0x2) {
 80017b0:	787b      	ldrb	r3, [r7, #1]
 80017b2:	f003 0302 	and.w	r3, r3, #2
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d017      	beq.n	80017ea <tft_draw_circle_helper+0xfc>
			tft_draw_pixel(x0 + x, y0 - y, color);
 80017ba:	88fa      	ldrh	r2, [r7, #6]
 80017bc:	8a3b      	ldrh	r3, [r7, #16]
 80017be:	4413      	add	r3, r2
 80017c0:	b298      	uxth	r0, r3
 80017c2:	88ba      	ldrh	r2, [r7, #4]
 80017c4:	89fb      	ldrh	r3, [r7, #14]
 80017c6:	1ad3      	subs	r3, r2, r3
 80017c8:	b29b      	uxth	r3, r3
 80017ca:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80017cc:	4619      	mov	r1, r3
 80017ce:	f7ff fe79 	bl	80014c4 <tft_draw_pixel>
			tft_draw_pixel(x0 + y, y0 - x, color);
 80017d2:	88fa      	ldrh	r2, [r7, #6]
 80017d4:	89fb      	ldrh	r3, [r7, #14]
 80017d6:	4413      	add	r3, r2
 80017d8:	b298      	uxth	r0, r3
 80017da:	88ba      	ldrh	r2, [r7, #4]
 80017dc:	8a3b      	ldrh	r3, [r7, #16]
 80017de:	1ad3      	subs	r3, r2, r3
 80017e0:	b29b      	uxth	r3, r3
 80017e2:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80017e4:	4619      	mov	r1, r3
 80017e6:	f7ff fe6d 	bl	80014c4 <tft_draw_pixel>
		}
		if (cornername & 0x8) {
 80017ea:	787b      	ldrb	r3, [r7, #1]
 80017ec:	f003 0308 	and.w	r3, r3, #8
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d017      	beq.n	8001824 <tft_draw_circle_helper+0x136>
			tft_draw_pixel(x0 - y, y0 + x, color);
 80017f4:	88fa      	ldrh	r2, [r7, #6]
 80017f6:	89fb      	ldrh	r3, [r7, #14]
 80017f8:	1ad3      	subs	r3, r2, r3
 80017fa:	b298      	uxth	r0, r3
 80017fc:	88ba      	ldrh	r2, [r7, #4]
 80017fe:	8a3b      	ldrh	r3, [r7, #16]
 8001800:	4413      	add	r3, r2
 8001802:	b29b      	uxth	r3, r3
 8001804:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001806:	4619      	mov	r1, r3
 8001808:	f7ff fe5c 	bl	80014c4 <tft_draw_pixel>
			tft_draw_pixel(x0 - x, y0 + y, color);
 800180c:	88fa      	ldrh	r2, [r7, #6]
 800180e:	8a3b      	ldrh	r3, [r7, #16]
 8001810:	1ad3      	subs	r3, r2, r3
 8001812:	b298      	uxth	r0, r3
 8001814:	88ba      	ldrh	r2, [r7, #4]
 8001816:	89fb      	ldrh	r3, [r7, #14]
 8001818:	4413      	add	r3, r2
 800181a:	b29b      	uxth	r3, r3
 800181c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800181e:	4619      	mov	r1, r3
 8001820:	f7ff fe50 	bl	80014c4 <tft_draw_pixel>
		}
		if (cornername & 0x1) {
 8001824:	787b      	ldrb	r3, [r7, #1]
 8001826:	f003 0301 	and.w	r3, r3, #1
 800182a:	2b00      	cmp	r3, #0
 800182c:	d017      	beq.n	800185e <tft_draw_circle_helper+0x170>
			tft_draw_pixel(x0 - y, y0 - x, color);
 800182e:	88fa      	ldrh	r2, [r7, #6]
 8001830:	89fb      	ldrh	r3, [r7, #14]
 8001832:	1ad3      	subs	r3, r2, r3
 8001834:	b298      	uxth	r0, r3
 8001836:	88ba      	ldrh	r2, [r7, #4]
 8001838:	8a3b      	ldrh	r3, [r7, #16]
 800183a:	1ad3      	subs	r3, r2, r3
 800183c:	b29b      	uxth	r3, r3
 800183e:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001840:	4619      	mov	r1, r3
 8001842:	f7ff fe3f 	bl	80014c4 <tft_draw_pixel>
			tft_draw_pixel(x0 - x, y0 - y, color);
 8001846:	88fa      	ldrh	r2, [r7, #6]
 8001848:	8a3b      	ldrh	r3, [r7, #16]
 800184a:	1ad3      	subs	r3, r2, r3
 800184c:	b298      	uxth	r0, r3
 800184e:	88ba      	ldrh	r2, [r7, #4]
 8001850:	89fb      	ldrh	r3, [r7, #14]
 8001852:	1ad3      	subs	r3, r2, r3
 8001854:	b29b      	uxth	r3, r3
 8001856:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001858:	4619      	mov	r1, r3
 800185a:	f7ff fe33 	bl	80014c4 <tft_draw_pixel>
	while (x < y) {
 800185e:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8001862:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001866:	429a      	cmp	r2, r3
 8001868:	f6ff af63 	blt.w	8001732 <tft_draw_circle_helper+0x44>
		}
	}
}
 800186c:	bf00      	nop
 800186e:	bf00      	nop
 8001870:	371c      	adds	r7, #28
 8001872:	46bd      	mov	sp, r7
 8001874:	bd90      	pop	{r4, r7, pc}
	...

08001878 <tft_draw_char>:
		tft_draw_horizontal_line(a, y, b - a + 1, color);
	}
}

void tft_draw_char(int16_t x, int16_t y, unsigned char c, uint16_t color,
		uint16_t bg, uint8_t size) {
 8001878:	b590      	push	{r4, r7, lr}
 800187a:	b087      	sub	sp, #28
 800187c:	af02      	add	r7, sp, #8
 800187e:	4604      	mov	r4, r0
 8001880:	4608      	mov	r0, r1
 8001882:	4611      	mov	r1, r2
 8001884:	461a      	mov	r2, r3
 8001886:	4623      	mov	r3, r4
 8001888:	80fb      	strh	r3, [r7, #6]
 800188a:	4603      	mov	r3, r0
 800188c:	80bb      	strh	r3, [r7, #4]
 800188e:	460b      	mov	r3, r1
 8001890:	70fb      	strb	r3, [r7, #3]
 8001892:	4613      	mov	r3, r2
 8001894:	803b      	strh	r3, [r7, #0]

	if (rot_num == 1 || rot_num == 3) {
 8001896:	4b9b      	ldr	r3, [pc, #620]	; (8001b04 <tft_draw_char+0x28c>)
 8001898:	781b      	ldrb	r3, [r3, #0]
 800189a:	2b01      	cmp	r3, #1
 800189c:	d003      	beq.n	80018a6 <tft_draw_char+0x2e>
 800189e:	4b99      	ldr	r3, [pc, #612]	; (8001b04 <tft_draw_char+0x28c>)
 80018a0:	781b      	ldrb	r3, [r3, #0]
 80018a2:	2b03      	cmp	r3, #3
 80018a4:	d122      	bne.n	80018ec <tft_draw_char+0x74>
		if ((x >= tft_height) || // Clip right
 80018a6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80018aa:	4b97      	ldr	r3, [pc, #604]	; (8001b08 <tft_draw_char+0x290>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	429a      	cmp	r2, r3
 80018b0:	f080 8122 	bcs.w	8001af8 <tft_draw_char+0x280>
				(y >= tft_width) || // Clip bottom
 80018b4:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80018b8:	4b94      	ldr	r3, [pc, #592]	; (8001b0c <tft_draw_char+0x294>)
 80018ba:	681b      	ldr	r3, [r3, #0]
		if ((x >= tft_height) || // Clip right
 80018bc:	429a      	cmp	r2, r3
 80018be:	f080 811b 	bcs.w	8001af8 <tft_draw_char+0x280>
				((x + 6 * size - 1) < 0) || // Clip left
 80018c2:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 80018c6:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80018ca:	4613      	mov	r3, r2
 80018cc:	005b      	lsls	r3, r3, #1
 80018ce:	4413      	add	r3, r2
 80018d0:	005b      	lsls	r3, r3, #1
 80018d2:	440b      	add	r3, r1
				(y >= tft_width) || // Clip bottom
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	f340 810f 	ble.w	8001af8 <tft_draw_char+0x280>
				((y + 8 * size - 1) < 0))   // Clip top
 80018da:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80018de:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80018e2:	00db      	lsls	r3, r3, #3
 80018e4:	4413      	add	r3, r2
				((x + 6 * size - 1) < 0) || // Clip left
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	dc24      	bgt.n	8001934 <tft_draw_char+0xbc>
			return;
 80018ea:	e105      	b.n	8001af8 <tft_draw_char+0x280>

	} else if ((y >= tft_height) || // Clip right
 80018ec:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80018f0:	4b85      	ldr	r3, [pc, #532]	; (8001b08 <tft_draw_char+0x290>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	429a      	cmp	r2, r3
 80018f6:	f080 8101 	bcs.w	8001afc <tft_draw_char+0x284>
			(x >= tft_width) || // Clip bottom
 80018fa:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80018fe:	4b83      	ldr	r3, [pc, #524]	; (8001b0c <tft_draw_char+0x294>)
 8001900:	681b      	ldr	r3, [r3, #0]
	} else if ((y >= tft_height) || // Clip right
 8001902:	429a      	cmp	r2, r3
 8001904:	f080 80fa 	bcs.w	8001afc <tft_draw_char+0x284>
			((y + 6 * size - 1) < 0) || // Clip left
 8001908:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800190c:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001910:	4613      	mov	r3, r2
 8001912:	005b      	lsls	r3, r3, #1
 8001914:	4413      	add	r3, r2
 8001916:	005b      	lsls	r3, r3, #1
 8001918:	440b      	add	r3, r1
			(x >= tft_width) || // Clip bottom
 800191a:	2b00      	cmp	r3, #0
 800191c:	f340 80ee 	ble.w	8001afc <tft_draw_char+0x284>
			((x + 8 * size - 1) < 0))   // Clip top
 8001920:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001924:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001928:	00db      	lsls	r3, r3, #3
 800192a:	4413      	add	r3, r2
			((y + 6 * size - 1) < 0) || // Clip left
 800192c:	2b00      	cmp	r3, #0
 800192e:	f340 80e5 	ble.w	8001afc <tft_draw_char+0x284>
 8001932:	e000      	b.n	8001936 <tft_draw_char+0xbe>
		if ((x >= tft_height) || // Clip right
 8001934:	bf00      	nop
		return;

	if (!_cp437 && (c >= 176))
 8001936:	4b76      	ldr	r3, [pc, #472]	; (8001b10 <tft_draw_char+0x298>)
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d105      	bne.n	800194a <tft_draw_char+0xd2>
 800193e:	78fb      	ldrb	r3, [r7, #3]
 8001940:	2baf      	cmp	r3, #175	; 0xaf
 8001942:	d902      	bls.n	800194a <tft_draw_char+0xd2>
		c++; // Handle 'classic' charset behavior
 8001944:	78fb      	ldrb	r3, [r7, #3]
 8001946:	3301      	adds	r3, #1
 8001948:	70fb      	strb	r3, [r7, #3]

	for (int8_t i = 0; i < 6; i++) {
 800194a:	2300      	movs	r3, #0
 800194c:	73fb      	strb	r3, [r7, #15]
 800194e:	e0cd      	b.n	8001aec <tft_draw_char+0x274>
		uint8_t line;
		if (i == 5)
 8001950:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001954:	2b05      	cmp	r3, #5
 8001956:	d102      	bne.n	800195e <tft_draw_char+0xe6>
			line = 0x0;
 8001958:	2300      	movs	r3, #0
 800195a:	73bb      	strb	r3, [r7, #14]
 800195c:	e00b      	b.n	8001976 <tft_draw_char+0xfe>
		else
			line = pgm_read_byte(font1 + (c * 5) + i);
 800195e:	78fa      	ldrb	r2, [r7, #3]
 8001960:	4613      	mov	r3, r2
 8001962:	009b      	lsls	r3, r3, #2
 8001964:	4413      	add	r3, r2
 8001966:	461a      	mov	r2, r3
 8001968:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800196c:	4413      	add	r3, r2
 800196e:	4a69      	ldr	r2, [pc, #420]	; (8001b14 <tft_draw_char+0x29c>)
 8001970:	4413      	add	r3, r2
 8001972:	781b      	ldrb	r3, [r3, #0]
 8001974:	73bb      	strb	r3, [r7, #14]
		for (int8_t j = 0; j < 8; j++) {
 8001976:	2300      	movs	r3, #0
 8001978:	737b      	strb	r3, [r7, #13]
 800197a:	e0ac      	b.n	8001ad6 <tft_draw_char+0x25e>
			if (line & 0x1) {
 800197c:	7bbb      	ldrb	r3, [r7, #14]
 800197e:	f003 0301 	and.w	r3, r3, #1
 8001982:	2b00      	cmp	r3, #0
 8001984:	d04d      	beq.n	8001a22 <tft_draw_char+0x1aa>
				if (size == 1) // default size
 8001986:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800198a:	2b01      	cmp	r3, #1
 800198c:	d110      	bne.n	80019b0 <tft_draw_char+0x138>
					tft_draw_pixel(x + i, y + j, color);
 800198e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001992:	b29a      	uxth	r2, r3
 8001994:	88fb      	ldrh	r3, [r7, #6]
 8001996:	4413      	add	r3, r2
 8001998:	b298      	uxth	r0, r3
 800199a:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800199e:	b29a      	uxth	r2, r3
 80019a0:	88bb      	ldrh	r3, [r7, #4]
 80019a2:	4413      	add	r3, r2
 80019a4:	b29b      	uxth	r3, r3
 80019a6:	883a      	ldrh	r2, [r7, #0]
 80019a8:	4619      	mov	r1, r3
 80019aa:	f7ff fd8b 	bl	80014c4 <tft_draw_pixel>
 80019ae:	e089      	b.n	8001ac4 <tft_draw_char+0x24c>
				else {  // big size
					tft_main_draw(x + i * size, y + j * size,
 80019b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019b4:	b29a      	uxth	r2, r3
 80019b6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80019ba:	b29b      	uxth	r3, r3
 80019bc:	fb12 f303 	smulbb	r3, r2, r3
 80019c0:	b29a      	uxth	r2, r3
 80019c2:	88fb      	ldrh	r3, [r7, #6]
 80019c4:	4413      	add	r3, r2
 80019c6:	b298      	uxth	r0, r3
 80019c8:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80019cc:	b29a      	uxth	r2, r3
 80019ce:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80019d2:	b29b      	uxth	r3, r3
 80019d4:	fb12 f303 	smulbb	r3, r2, r3
 80019d8:	b29a      	uxth	r2, r3
 80019da:	88bb      	ldrh	r3, [r7, #4]
 80019dc:	4413      	add	r3, r2
 80019de:	b299      	uxth	r1, r3
							x + (i + 1) * size, y + (j + 1) * size, color);
 80019e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019e4:	3301      	adds	r3, #1
					tft_main_draw(x + i * size, y + j * size,
 80019e6:	b29a      	uxth	r2, r3
 80019e8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80019ec:	b29b      	uxth	r3, r3
 80019ee:	fb12 f303 	smulbb	r3, r2, r3
 80019f2:	b29a      	uxth	r2, r3
 80019f4:	88fb      	ldrh	r3, [r7, #6]
 80019f6:	4413      	add	r3, r2
 80019f8:	b29c      	uxth	r4, r3
							x + (i + 1) * size, y + (j + 1) * size, color);
 80019fa:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80019fe:	3301      	adds	r3, #1
					tft_main_draw(x + i * size, y + j * size,
 8001a00:	b29a      	uxth	r2, r3
 8001a02:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001a06:	b29b      	uxth	r3, r3
 8001a08:	fb12 f303 	smulbb	r3, r2, r3
 8001a0c:	b29a      	uxth	r2, r3
 8001a0e:	88bb      	ldrh	r3, [r7, #4]
 8001a10:	4413      	add	r3, r2
 8001a12:	b29a      	uxth	r2, r3
 8001a14:	883b      	ldrh	r3, [r7, #0]
 8001a16:	9300      	str	r3, [sp, #0]
 8001a18:	4613      	mov	r3, r2
 8001a1a:	4622      	mov	r2, r4
 8001a1c:	f7ff fc9e 	bl	800135c <tft_main_draw>
 8001a20:	e050      	b.n	8001ac4 <tft_draw_char+0x24c>
				}
			} else if (bg != color) {
 8001a22:	8c3a      	ldrh	r2, [r7, #32]
 8001a24:	883b      	ldrh	r3, [r7, #0]
 8001a26:	429a      	cmp	r2, r3
 8001a28:	d04c      	beq.n	8001ac4 <tft_draw_char+0x24c>
				if (size == 1) // default size
 8001a2a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001a2e:	2b01      	cmp	r3, #1
 8001a30:	d110      	bne.n	8001a54 <tft_draw_char+0x1dc>
					tft_draw_pixel(x + i, y + j, bg);
 8001a32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a36:	b29a      	uxth	r2, r3
 8001a38:	88fb      	ldrh	r3, [r7, #6]
 8001a3a:	4413      	add	r3, r2
 8001a3c:	b298      	uxth	r0, r3
 8001a3e:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001a42:	b29a      	uxth	r2, r3
 8001a44:	88bb      	ldrh	r3, [r7, #4]
 8001a46:	4413      	add	r3, r2
 8001a48:	b29b      	uxth	r3, r3
 8001a4a:	8c3a      	ldrh	r2, [r7, #32]
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	f7ff fd39 	bl	80014c4 <tft_draw_pixel>
 8001a52:	e037      	b.n	8001ac4 <tft_draw_char+0x24c>
				else {  // big size
					tft_main_draw(x + i * size, y + j * size,
 8001a54:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a58:	b29a      	uxth	r2, r3
 8001a5a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001a5e:	b29b      	uxth	r3, r3
 8001a60:	fb12 f303 	smulbb	r3, r2, r3
 8001a64:	b29a      	uxth	r2, r3
 8001a66:	88fb      	ldrh	r3, [r7, #6]
 8001a68:	4413      	add	r3, r2
 8001a6a:	b298      	uxth	r0, r3
 8001a6c:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001a70:	b29a      	uxth	r2, r3
 8001a72:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001a76:	b29b      	uxth	r3, r3
 8001a78:	fb12 f303 	smulbb	r3, r2, r3
 8001a7c:	b29a      	uxth	r2, r3
 8001a7e:	88bb      	ldrh	r3, [r7, #4]
 8001a80:	4413      	add	r3, r2
 8001a82:	b299      	uxth	r1, r3
							x + (i + 1) * size, y + (j + 1) * size, bg);
 8001a84:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a88:	3301      	adds	r3, #1
					tft_main_draw(x + i * size, y + j * size,
 8001a8a:	b29a      	uxth	r2, r3
 8001a8c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001a90:	b29b      	uxth	r3, r3
 8001a92:	fb12 f303 	smulbb	r3, r2, r3
 8001a96:	b29a      	uxth	r2, r3
 8001a98:	88fb      	ldrh	r3, [r7, #6]
 8001a9a:	4413      	add	r3, r2
 8001a9c:	b29c      	uxth	r4, r3
							x + (i + 1) * size, y + (j + 1) * size, bg);
 8001a9e:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001aa2:	3301      	adds	r3, #1
					tft_main_draw(x + i * size, y + j * size,
 8001aa4:	b29a      	uxth	r2, r3
 8001aa6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001aaa:	b29b      	uxth	r3, r3
 8001aac:	fb12 f303 	smulbb	r3, r2, r3
 8001ab0:	b29a      	uxth	r2, r3
 8001ab2:	88bb      	ldrh	r3, [r7, #4]
 8001ab4:	4413      	add	r3, r2
 8001ab6:	b29a      	uxth	r2, r3
 8001ab8:	8c3b      	ldrh	r3, [r7, #32]
 8001aba:	9300      	str	r3, [sp, #0]
 8001abc:	4613      	mov	r3, r2
 8001abe:	4622      	mov	r2, r4
 8001ac0:	f7ff fc4c 	bl	800135c <tft_main_draw>
				}
			}
			line >>= 1;
 8001ac4:	7bbb      	ldrb	r3, [r7, #14]
 8001ac6:	085b      	lsrs	r3, r3, #1
 8001ac8:	73bb      	strb	r3, [r7, #14]
		for (int8_t j = 0; j < 8; j++) {
 8001aca:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001ace:	b2db      	uxtb	r3, r3
 8001ad0:	3301      	adds	r3, #1
 8001ad2:	b2db      	uxtb	r3, r3
 8001ad4:	737b      	strb	r3, [r7, #13]
 8001ad6:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001ada:	2b07      	cmp	r3, #7
 8001adc:	f77f af4e 	ble.w	800197c <tft_draw_char+0x104>
	for (int8_t i = 0; i < 6; i++) {
 8001ae0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ae4:	b2db      	uxtb	r3, r3
 8001ae6:	3301      	adds	r3, #1
 8001ae8:	b2db      	uxtb	r3, r3
 8001aea:	73fb      	strb	r3, [r7, #15]
 8001aec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001af0:	2b05      	cmp	r3, #5
 8001af2:	f77f af2d 	ble.w	8001950 <tft_draw_char+0xd8>
 8001af6:	e002      	b.n	8001afe <tft_draw_char+0x286>
			return;
 8001af8:	bf00      	nop
 8001afa:	e000      	b.n	8001afe <tft_draw_char+0x286>
		return;
 8001afc:	bf00      	nop
		}
	}
}
 8001afe:	3714      	adds	r7, #20
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd90      	pop	{r4, r7, pc}
 8001b04:	20000004 	.word	0x20000004
 8001b08:	200000bc 	.word	0x200000bc
 8001b0c:	200000b8 	.word	0x200000b8
 8001b10:	200000c4 	.word	0x200000c4
 8001b14:	080090b4 	.word	0x080090b4

08001b18 <test_round_rects>:
		tft_fill_triangle(cx, cy - i, cx - i, cy + i, cx + i, cy + i, color);
		tft_draw_triangle(cx, cy - i, cx - i, cy + i, cx + i, cy + i, color);
	}
}

void test_round_rects() {
 8001b18:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001b1c:	b08b      	sub	sp, #44	; 0x2c
 8001b1e:	af02      	add	r7, sp, #8
	int w, i1, i2, red, step, cx = tft_width / 2, cy = tft_height / 2;
 8001b20:	4b2f      	ldr	r3, [pc, #188]	; (8001be0 <test_round_rects+0xc8>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	085b      	lsrs	r3, r3, #1
 8001b26:	617b      	str	r3, [r7, #20]
 8001b28:	4b2e      	ldr	r3, [pc, #184]	; (8001be4 <test_round_rects+0xcc>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	085b      	lsrs	r3, r3, #1
 8001b2e:	613b      	str	r3, [r7, #16]

	tft_fill_screen(COLOR_WHITE);
 8001b30:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001b34:	f7ff fc80 	bl	8001438 <tft_fill_screen>

	w = min(tft_width, tft_height);
 8001b38:	4b2a      	ldr	r3, [pc, #168]	; (8001be4 <test_round_rects+0xcc>)
 8001b3a:	681a      	ldr	r2, [r3, #0]
 8001b3c:	4b28      	ldr	r3, [pc, #160]	; (8001be0 <test_round_rects+0xc8>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4293      	cmp	r3, r2
 8001b42:	bf28      	it	cs
 8001b44:	4613      	movcs	r3, r2
 8001b46:	60fb      	str	r3, [r7, #12]
	red = 0;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	61bb      	str	r3, [r7, #24]
	step = (256 * 6) / w;
 8001b4c:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	fb92 f3f3 	sdiv	r3, r2, r3
 8001b56:	60bb      	str	r3, [r7, #8]
	for (i1 = 0; i1 < w; i1 += 6) {
 8001b58:	2300      	movs	r3, #0
 8001b5a:	61fb      	str	r3, [r7, #28]
 8001b5c:	e035      	b.n	8001bca <test_round_rects+0xb2>
		i2 = i1 / 2;
 8001b5e:	69fb      	ldr	r3, [r7, #28]
 8001b60:	0fda      	lsrs	r2, r3, #31
 8001b62:	4413      	add	r3, r2
 8001b64:	105b      	asrs	r3, r3, #1
 8001b66:	607b      	str	r3, [r7, #4]
		red += step;
 8001b68:	69ba      	ldr	r2, [r7, #24]
 8001b6a:	68bb      	ldr	r3, [r7, #8]
 8001b6c:	4413      	add	r3, r2
 8001b6e:	61bb      	str	r3, [r7, #24]
		tft_draw_round_rect(cx - i2, cy - i2, i1, i1, i1 / 8,
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	b29a      	uxth	r2, r3
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	b29b      	uxth	r3, r3
 8001b78:	1ad3      	subs	r3, r2, r3
 8001b7a:	b29b      	uxth	r3, r3
 8001b7c:	b21d      	sxth	r5, r3
 8001b7e:	693b      	ldr	r3, [r7, #16]
 8001b80:	b29a      	uxth	r2, r3
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	b29b      	uxth	r3, r3
 8001b86:	1ad3      	subs	r3, r2, r3
 8001b88:	b29b      	uxth	r3, r3
 8001b8a:	b21e      	sxth	r6, r3
 8001b8c:	69fb      	ldr	r3, [r7, #28]
 8001b8e:	fa0f f883 	sxth.w	r8, r3
 8001b92:	69fb      	ldr	r3, [r7, #28]
 8001b94:	fa0f f983 	sxth.w	r9, r3
 8001b98:	69fb      	ldr	r3, [r7, #28]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	da00      	bge.n	8001ba0 <test_round_rects+0x88>
 8001b9e:	3307      	adds	r3, #7
 8001ba0:	10db      	asrs	r3, r3, #3
 8001ba2:	b21c      	sxth	r4, r3
 8001ba4:	69bb      	ldr	r3, [r7, #24]
 8001ba6:	b2db      	uxtb	r3, r3
 8001ba8:	2200      	movs	r2, #0
 8001baa:	2100      	movs	r1, #0
 8001bac:	4618      	mov	r0, r3
 8001bae:	f7ff f913 	bl	8000dd8 <color565>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	9301      	str	r3, [sp, #4]
 8001bb6:	9400      	str	r4, [sp, #0]
 8001bb8:	464b      	mov	r3, r9
 8001bba:	4642      	mov	r2, r8
 8001bbc:	4631      	mov	r1, r6
 8001bbe:	4628      	mov	r0, r5
 8001bc0:	f7ff fcd4 	bl	800156c <tft_draw_round_rect>
	for (i1 = 0; i1 < w; i1 += 6) {
 8001bc4:	69fb      	ldr	r3, [r7, #28]
 8001bc6:	3306      	adds	r3, #6
 8001bc8:	61fb      	str	r3, [r7, #28]
 8001bca:	69fa      	ldr	r2, [r7, #28]
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	429a      	cmp	r2, r3
 8001bd0:	dbc5      	blt.n	8001b5e <test_round_rects+0x46>
				color565(red, 0, 0));
	}
}
 8001bd2:	bf00      	nop
 8001bd4:	bf00      	nop
 8001bd6:	3724      	adds	r7, #36	; 0x24
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001bde:	bf00      	nop
 8001be0:	200000b8 	.word	0x200000b8
 8001be4:	200000bc 	.word	0x200000bc

08001be8 <tft_send_cmd>:
 *      Author: alvenan
 */

#include "tft_spi.h"

void tft_send_cmd(TFT *tft, uint8_t cmd) {
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b082      	sub	sp, #8
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
 8001bf0:	460b      	mov	r3, r1
 8001bf2:	70fb      	strb	r3, [r7, #3]
	tft_spi_dc_cmd(tft);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6898      	ldr	r0, [r3, #8]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	8a5b      	ldrh	r3, [r3, #18]
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	4619      	mov	r1, r3
 8001c00:	f000 fbe2 	bl	80023c8 <HAL_GPIO_WritePin>
	tft_spi_cs_on(tft);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6858      	ldr	r0, [r3, #4]
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	8a1b      	ldrh	r3, [r3, #16]
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	4619      	mov	r1, r3
 8001c10:	f000 fbda 	bl	80023c8 <HAL_GPIO_WritePin>
	tft_spi_transmit(tft, cmd);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6818      	ldr	r0, [r3, #0]
 8001c18:	1cf9      	adds	r1, r7, #3
 8001c1a:	2305      	movs	r3, #5
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	f003 fd6a 	bl	80056f6 <HAL_SPI_Transmit>
	tft_spi_cs_off(tft);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6858      	ldr	r0, [r3, #4]
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	8a1b      	ldrh	r3, [r3, #16]
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	f000 fbcb 	bl	80023c8 <HAL_GPIO_WritePin>
}
 8001c32:	bf00      	nop
 8001c34:	3708      	adds	r7, #8
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}

08001c3a <tft_send_data>:

void tft_send_data(TFT *tft, uint8_t data) {
 8001c3a:	b580      	push	{r7, lr}
 8001c3c:	b082      	sub	sp, #8
 8001c3e:	af00      	add	r7, sp, #0
 8001c40:	6078      	str	r0, [r7, #4]
 8001c42:	460b      	mov	r3, r1
 8001c44:	70fb      	strb	r3, [r7, #3]
	tft_spi_dc_data(tft);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6898      	ldr	r0, [r3, #8]
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	8a5b      	ldrh	r3, [r3, #18]
 8001c4e:	2201      	movs	r2, #1
 8001c50:	4619      	mov	r1, r3
 8001c52:	f000 fbb9 	bl	80023c8 <HAL_GPIO_WritePin>
	tft_spi_cs_on(tft);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6858      	ldr	r0, [r3, #4]
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	8a1b      	ldrh	r3, [r3, #16]
 8001c5e:	2200      	movs	r2, #0
 8001c60:	4619      	mov	r1, r3
 8001c62:	f000 fbb1 	bl	80023c8 <HAL_GPIO_WritePin>
	tft_spi_transmit(tft, data);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6818      	ldr	r0, [r3, #0]
 8001c6a:	1cf9      	adds	r1, r7, #3
 8001c6c:	2305      	movs	r3, #5
 8001c6e:	2201      	movs	r2, #1
 8001c70:	f003 fd41 	bl	80056f6 <HAL_SPI_Transmit>
	tft_spi_cs_off(tft);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	6858      	ldr	r0, [r3, #4]
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	8a1b      	ldrh	r3, [r3, #16]
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	4619      	mov	r1, r3
 8001c80:	f000 fba2 	bl	80023c8 <HAL_GPIO_WritePin>
}
 8001c84:	bf00      	nop
 8001c86:	3708      	adds	r7, #8
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}

08001c8c <tft_interface_init>:
	tft_spi_cs_off(tft);
}

TFT* tft_interface_init(SPI_HandleTypeDef *spi, GPIO_TypeDef *cs_port,
		uint16_t cs_pin, GPIO_TypeDef *dc_port, uint16_t dc_pin,
		GPIO_TypeDef *rst_port, uint16_t rst_pin) {
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b086      	sub	sp, #24
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	60f8      	str	r0, [r7, #12]
 8001c94:	60b9      	str	r1, [r7, #8]
 8001c96:	603b      	str	r3, [r7, #0]
 8001c98:	4613      	mov	r3, r2
 8001c9a:	80fb      	strh	r3, [r7, #6]

	TFT *tft = (TFT*) malloc(sizeof(TFT));
 8001c9c:	2018      	movs	r0, #24
 8001c9e:	f007 f90f 	bl	8008ec0 <malloc>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	617b      	str	r3, [r7, #20]

	tft->spi_handler = spi;
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	68fa      	ldr	r2, [r7, #12]
 8001caa:	601a      	str	r2, [r3, #0]
	tft->cs_port = cs_port;
 8001cac:	697b      	ldr	r3, [r7, #20]
 8001cae:	68ba      	ldr	r2, [r7, #8]
 8001cb0:	605a      	str	r2, [r3, #4]
	tft->cs_pin = cs_pin;
 8001cb2:	697b      	ldr	r3, [r7, #20]
 8001cb4:	88fa      	ldrh	r2, [r7, #6]
 8001cb6:	821a      	strh	r2, [r3, #16]
	tft->dc_port = dc_port;
 8001cb8:	697b      	ldr	r3, [r7, #20]
 8001cba:	683a      	ldr	r2, [r7, #0]
 8001cbc:	609a      	str	r2, [r3, #8]
	tft->dc_pin = dc_pin;
 8001cbe:	697b      	ldr	r3, [r7, #20]
 8001cc0:	8c3a      	ldrh	r2, [r7, #32]
 8001cc2:	825a      	strh	r2, [r3, #18]
	tft->rst_port = rst_port;
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001cc8:	60da      	str	r2, [r3, #12]
	tft->rst_pin = rst_pin;
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001cce:	829a      	strh	r2, [r3, #20]

	tft_spi_cs_off(tft);
 8001cd0:	697b      	ldr	r3, [r7, #20]
 8001cd2:	6858      	ldr	r0, [r3, #4]
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	8a1b      	ldrh	r3, [r3, #16]
 8001cd8:	2201      	movs	r2, #1
 8001cda:	4619      	mov	r1, r3
 8001cdc:	f000 fb74 	bl	80023c8 <HAL_GPIO_WritePin>

	return tft;
 8001ce0:	697b      	ldr	r3, [r7, #20]
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	3718      	adds	r7, #24
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
	...

08001cec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001cec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d24 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001cf0:	480d      	ldr	r0, [pc, #52]	; (8001d28 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001cf2:	490e      	ldr	r1, [pc, #56]	; (8001d2c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001cf4:	4a0e      	ldr	r2, [pc, #56]	; (8001d30 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001cf6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cf8:	e002      	b.n	8001d00 <LoopCopyDataInit>

08001cfa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cfa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cfc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cfe:	3304      	adds	r3, #4

08001d00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d04:	d3f9      	bcc.n	8001cfa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d06:	4a0b      	ldr	r2, [pc, #44]	; (8001d34 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001d08:	4c0b      	ldr	r4, [pc, #44]	; (8001d38 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001d0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d0c:	e001      	b.n	8001d12 <LoopFillZerobss>

08001d0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d10:	3204      	adds	r2, #4

08001d12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d14:	d3fb      	bcc.n	8001d0e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001d16:	f7ff f84d 	bl	8000db4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d1a:	f007 f8ad 	bl	8008e78 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d1e:	f7fe fbcf 	bl	80004c0 <main>
  bx  lr    
 8001d22:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001d24:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d2c:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 8001d30:	080095c4 	.word	0x080095c4
  ldr r2, =_sbss
 8001d34:	20000094 	.word	0x20000094
  ldr r4, =_ebss
 8001d38:	2000090c 	.word	0x2000090c

08001d3c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d3c:	e7fe      	b.n	8001d3c <ADC_IRQHandler>
	...

08001d40 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d44:	4b0e      	ldr	r3, [pc, #56]	; (8001d80 <HAL_Init+0x40>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a0d      	ldr	r2, [pc, #52]	; (8001d80 <HAL_Init+0x40>)
 8001d4a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d4e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d50:	4b0b      	ldr	r3, [pc, #44]	; (8001d80 <HAL_Init+0x40>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4a0a      	ldr	r2, [pc, #40]	; (8001d80 <HAL_Init+0x40>)
 8001d56:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001d5a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d5c:	4b08      	ldr	r3, [pc, #32]	; (8001d80 <HAL_Init+0x40>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a07      	ldr	r2, [pc, #28]	; (8001d80 <HAL_Init+0x40>)
 8001d62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d66:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d68:	2003      	movs	r0, #3
 8001d6a:	f000 f94f 	bl	800200c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d6e:	2000      	movs	r0, #0
 8001d70:	f000 f808 	bl	8001d84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d74:	f7fe fe46 	bl	8000a04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d78:	2300      	movs	r3, #0
}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	40023c00 	.word	0x40023c00

08001d84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b082      	sub	sp, #8
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d8c:	4b12      	ldr	r3, [pc, #72]	; (8001dd8 <HAL_InitTick+0x54>)
 8001d8e:	681a      	ldr	r2, [r3, #0]
 8001d90:	4b12      	ldr	r3, [pc, #72]	; (8001ddc <HAL_InitTick+0x58>)
 8001d92:	781b      	ldrb	r3, [r3, #0]
 8001d94:	4619      	mov	r1, r3
 8001d96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001da2:	4618      	mov	r0, r3
 8001da4:	f000 f967 	bl	8002076 <HAL_SYSTICK_Config>
 8001da8:	4603      	mov	r3, r0
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d001      	beq.n	8001db2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001dae:	2301      	movs	r3, #1
 8001db0:	e00e      	b.n	8001dd0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2b0f      	cmp	r3, #15
 8001db6:	d80a      	bhi.n	8001dce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001db8:	2200      	movs	r2, #0
 8001dba:	6879      	ldr	r1, [r7, #4]
 8001dbc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001dc0:	f000 f92f 	bl	8002022 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001dc4:	4a06      	ldr	r2, [pc, #24]	; (8001de0 <HAL_InitTick+0x5c>)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	e000      	b.n	8001dd0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001dce:	2301      	movs	r3, #1
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	3708      	adds	r7, #8
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	20000000 	.word	0x20000000
 8001ddc:	2000000c 	.word	0x2000000c
 8001de0:	20000008 	.word	0x20000008

08001de4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001de8:	4b06      	ldr	r3, [pc, #24]	; (8001e04 <HAL_IncTick+0x20>)
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	461a      	mov	r2, r3
 8001dee:	4b06      	ldr	r3, [pc, #24]	; (8001e08 <HAL_IncTick+0x24>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4413      	add	r3, r2
 8001df4:	4a04      	ldr	r2, [pc, #16]	; (8001e08 <HAL_IncTick+0x24>)
 8001df6:	6013      	str	r3, [r2, #0]
}
 8001df8:	bf00      	nop
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e00:	4770      	bx	lr
 8001e02:	bf00      	nop
 8001e04:	2000000c 	.word	0x2000000c
 8001e08:	2000021c 	.word	0x2000021c

08001e0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0
  return uwTick;
 8001e10:	4b03      	ldr	r3, [pc, #12]	; (8001e20 <HAL_GetTick+0x14>)
 8001e12:	681b      	ldr	r3, [r3, #0]
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	46bd      	mov	sp, r7
 8001e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1c:	4770      	bx	lr
 8001e1e:	bf00      	nop
 8001e20:	2000021c 	.word	0x2000021c

08001e24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b084      	sub	sp, #16
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e2c:	f7ff ffee 	bl	8001e0c <HAL_GetTick>
 8001e30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001e3c:	d005      	beq.n	8001e4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e3e:	4b0a      	ldr	r3, [pc, #40]	; (8001e68 <HAL_Delay+0x44>)
 8001e40:	781b      	ldrb	r3, [r3, #0]
 8001e42:	461a      	mov	r2, r3
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	4413      	add	r3, r2
 8001e48:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e4a:	bf00      	nop
 8001e4c:	f7ff ffde 	bl	8001e0c <HAL_GetTick>
 8001e50:	4602      	mov	r2, r0
 8001e52:	68bb      	ldr	r3, [r7, #8]
 8001e54:	1ad3      	subs	r3, r2, r3
 8001e56:	68fa      	ldr	r2, [r7, #12]
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	d8f7      	bhi.n	8001e4c <HAL_Delay+0x28>
  {
  }
}
 8001e5c:	bf00      	nop
 8001e5e:	bf00      	nop
 8001e60:	3710      	adds	r7, #16
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	2000000c 	.word	0x2000000c

08001e6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b085      	sub	sp, #20
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	f003 0307 	and.w	r3, r3, #7
 8001e7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e7c:	4b0c      	ldr	r3, [pc, #48]	; (8001eb0 <__NVIC_SetPriorityGrouping+0x44>)
 8001e7e:	68db      	ldr	r3, [r3, #12]
 8001e80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e82:	68ba      	ldr	r2, [r7, #8]
 8001e84:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e88:	4013      	ands	r3, r2
 8001e8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e90:	68bb      	ldr	r3, [r7, #8]
 8001e92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e94:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e9e:	4a04      	ldr	r2, [pc, #16]	; (8001eb0 <__NVIC_SetPriorityGrouping+0x44>)
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	60d3      	str	r3, [r2, #12]
}
 8001ea4:	bf00      	nop
 8001ea6:	3714      	adds	r7, #20
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eae:	4770      	bx	lr
 8001eb0:	e000ed00 	.word	0xe000ed00

08001eb4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001eb8:	4b04      	ldr	r3, [pc, #16]	; (8001ecc <__NVIC_GetPriorityGrouping+0x18>)
 8001eba:	68db      	ldr	r3, [r3, #12]
 8001ebc:	0a1b      	lsrs	r3, r3, #8
 8001ebe:	f003 0307 	and.w	r3, r3, #7
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eca:	4770      	bx	lr
 8001ecc:	e000ed00 	.word	0xe000ed00

08001ed0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	b083      	sub	sp, #12
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	db0b      	blt.n	8001efa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ee2:	79fb      	ldrb	r3, [r7, #7]
 8001ee4:	f003 021f 	and.w	r2, r3, #31
 8001ee8:	4907      	ldr	r1, [pc, #28]	; (8001f08 <__NVIC_EnableIRQ+0x38>)
 8001eea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eee:	095b      	lsrs	r3, r3, #5
 8001ef0:	2001      	movs	r0, #1
 8001ef2:	fa00 f202 	lsl.w	r2, r0, r2
 8001ef6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001efa:	bf00      	nop
 8001efc:	370c      	adds	r7, #12
 8001efe:	46bd      	mov	sp, r7
 8001f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f04:	4770      	bx	lr
 8001f06:	bf00      	nop
 8001f08:	e000e100 	.word	0xe000e100

08001f0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b083      	sub	sp, #12
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	4603      	mov	r3, r0
 8001f14:	6039      	str	r1, [r7, #0]
 8001f16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	db0a      	blt.n	8001f36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	b2da      	uxtb	r2, r3
 8001f24:	490c      	ldr	r1, [pc, #48]	; (8001f58 <__NVIC_SetPriority+0x4c>)
 8001f26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f2a:	0112      	lsls	r2, r2, #4
 8001f2c:	b2d2      	uxtb	r2, r2
 8001f2e:	440b      	add	r3, r1
 8001f30:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f34:	e00a      	b.n	8001f4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	b2da      	uxtb	r2, r3
 8001f3a:	4908      	ldr	r1, [pc, #32]	; (8001f5c <__NVIC_SetPriority+0x50>)
 8001f3c:	79fb      	ldrb	r3, [r7, #7]
 8001f3e:	f003 030f 	and.w	r3, r3, #15
 8001f42:	3b04      	subs	r3, #4
 8001f44:	0112      	lsls	r2, r2, #4
 8001f46:	b2d2      	uxtb	r2, r2
 8001f48:	440b      	add	r3, r1
 8001f4a:	761a      	strb	r2, [r3, #24]
}
 8001f4c:	bf00      	nop
 8001f4e:	370c      	adds	r7, #12
 8001f50:	46bd      	mov	sp, r7
 8001f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f56:	4770      	bx	lr
 8001f58:	e000e100 	.word	0xe000e100
 8001f5c:	e000ed00 	.word	0xe000ed00

08001f60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b089      	sub	sp, #36	; 0x24
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	60f8      	str	r0, [r7, #12]
 8001f68:	60b9      	str	r1, [r7, #8]
 8001f6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	f003 0307 	and.w	r3, r3, #7
 8001f72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f74:	69fb      	ldr	r3, [r7, #28]
 8001f76:	f1c3 0307 	rsb	r3, r3, #7
 8001f7a:	2b04      	cmp	r3, #4
 8001f7c:	bf28      	it	cs
 8001f7e:	2304      	movcs	r3, #4
 8001f80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f82:	69fb      	ldr	r3, [r7, #28]
 8001f84:	3304      	adds	r3, #4
 8001f86:	2b06      	cmp	r3, #6
 8001f88:	d902      	bls.n	8001f90 <NVIC_EncodePriority+0x30>
 8001f8a:	69fb      	ldr	r3, [r7, #28]
 8001f8c:	3b03      	subs	r3, #3
 8001f8e:	e000      	b.n	8001f92 <NVIC_EncodePriority+0x32>
 8001f90:	2300      	movs	r3, #0
 8001f92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f94:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001f98:	69bb      	ldr	r3, [r7, #24]
 8001f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9e:	43da      	mvns	r2, r3
 8001fa0:	68bb      	ldr	r3, [r7, #8]
 8001fa2:	401a      	ands	r2, r3
 8001fa4:	697b      	ldr	r3, [r7, #20]
 8001fa6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fa8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	fa01 f303 	lsl.w	r3, r1, r3
 8001fb2:	43d9      	mvns	r1, r3
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fb8:	4313      	orrs	r3, r2
         );
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	3724      	adds	r7, #36	; 0x24
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc4:	4770      	bx	lr
	...

08001fc8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b082      	sub	sp, #8
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	3b01      	subs	r3, #1
 8001fd4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001fd8:	d301      	bcc.n	8001fde <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e00f      	b.n	8001ffe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fde:	4a0a      	ldr	r2, [pc, #40]	; (8002008 <SysTick_Config+0x40>)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	3b01      	subs	r3, #1
 8001fe4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fe6:	210f      	movs	r1, #15
 8001fe8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001fec:	f7ff ff8e 	bl	8001f0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ff0:	4b05      	ldr	r3, [pc, #20]	; (8002008 <SysTick_Config+0x40>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ff6:	4b04      	ldr	r3, [pc, #16]	; (8002008 <SysTick_Config+0x40>)
 8001ff8:	2207      	movs	r2, #7
 8001ffa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ffc:	2300      	movs	r3, #0
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	3708      	adds	r7, #8
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	e000e010 	.word	0xe000e010

0800200c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b082      	sub	sp, #8
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002014:	6878      	ldr	r0, [r7, #4]
 8002016:	f7ff ff29 	bl	8001e6c <__NVIC_SetPriorityGrouping>
}
 800201a:	bf00      	nop
 800201c:	3708      	adds	r7, #8
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}

08002022 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002022:	b580      	push	{r7, lr}
 8002024:	b086      	sub	sp, #24
 8002026:	af00      	add	r7, sp, #0
 8002028:	4603      	mov	r3, r0
 800202a:	60b9      	str	r1, [r7, #8]
 800202c:	607a      	str	r2, [r7, #4]
 800202e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002030:	2300      	movs	r3, #0
 8002032:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002034:	f7ff ff3e 	bl	8001eb4 <__NVIC_GetPriorityGrouping>
 8002038:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800203a:	687a      	ldr	r2, [r7, #4]
 800203c:	68b9      	ldr	r1, [r7, #8]
 800203e:	6978      	ldr	r0, [r7, #20]
 8002040:	f7ff ff8e 	bl	8001f60 <NVIC_EncodePriority>
 8002044:	4602      	mov	r2, r0
 8002046:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800204a:	4611      	mov	r1, r2
 800204c:	4618      	mov	r0, r3
 800204e:	f7ff ff5d 	bl	8001f0c <__NVIC_SetPriority>
}
 8002052:	bf00      	nop
 8002054:	3718      	adds	r7, #24
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}

0800205a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800205a:	b580      	push	{r7, lr}
 800205c:	b082      	sub	sp, #8
 800205e:	af00      	add	r7, sp, #0
 8002060:	4603      	mov	r3, r0
 8002062:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002064:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002068:	4618      	mov	r0, r3
 800206a:	f7ff ff31 	bl	8001ed0 <__NVIC_EnableIRQ>
}
 800206e:	bf00      	nop
 8002070:	3708      	adds	r7, #8
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}

08002076 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002076:	b580      	push	{r7, lr}
 8002078:	b082      	sub	sp, #8
 800207a:	af00      	add	r7, sp, #0
 800207c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	f7ff ffa2 	bl	8001fc8 <SysTick_Config>
 8002084:	4603      	mov	r3, r0
}
 8002086:	4618      	mov	r0, r3
 8002088:	3708      	adds	r7, #8
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
	...

08002090 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002090:	b480      	push	{r7}
 8002092:	b089      	sub	sp, #36	; 0x24
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
 8002098:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800209a:	2300      	movs	r3, #0
 800209c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800209e:	2300      	movs	r3, #0
 80020a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80020a2:	2300      	movs	r3, #0
 80020a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80020a6:	2300      	movs	r3, #0
 80020a8:	61fb      	str	r3, [r7, #28]
 80020aa:	e16b      	b.n	8002384 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80020ac:	2201      	movs	r2, #1
 80020ae:	69fb      	ldr	r3, [r7, #28]
 80020b0:	fa02 f303 	lsl.w	r3, r2, r3
 80020b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	697a      	ldr	r2, [r7, #20]
 80020bc:	4013      	ands	r3, r2
 80020be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80020c0:	693a      	ldr	r2, [r7, #16]
 80020c2:	697b      	ldr	r3, [r7, #20]
 80020c4:	429a      	cmp	r2, r3
 80020c6:	f040 815a 	bne.w	800237e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	f003 0303 	and.w	r3, r3, #3
 80020d2:	2b01      	cmp	r3, #1
 80020d4:	d005      	beq.n	80020e2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020de:	2b02      	cmp	r3, #2
 80020e0:	d130      	bne.n	8002144 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80020e8:	69fb      	ldr	r3, [r7, #28]
 80020ea:	005b      	lsls	r3, r3, #1
 80020ec:	2203      	movs	r2, #3
 80020ee:	fa02 f303 	lsl.w	r3, r2, r3
 80020f2:	43db      	mvns	r3, r3
 80020f4:	69ba      	ldr	r2, [r7, #24]
 80020f6:	4013      	ands	r3, r2
 80020f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	68da      	ldr	r2, [r3, #12]
 80020fe:	69fb      	ldr	r3, [r7, #28]
 8002100:	005b      	lsls	r3, r3, #1
 8002102:	fa02 f303 	lsl.w	r3, r2, r3
 8002106:	69ba      	ldr	r2, [r7, #24]
 8002108:	4313      	orrs	r3, r2
 800210a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	69ba      	ldr	r2, [r7, #24]
 8002110:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002118:	2201      	movs	r2, #1
 800211a:	69fb      	ldr	r3, [r7, #28]
 800211c:	fa02 f303 	lsl.w	r3, r2, r3
 8002120:	43db      	mvns	r3, r3
 8002122:	69ba      	ldr	r2, [r7, #24]
 8002124:	4013      	ands	r3, r2
 8002126:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	091b      	lsrs	r3, r3, #4
 800212e:	f003 0201 	and.w	r2, r3, #1
 8002132:	69fb      	ldr	r3, [r7, #28]
 8002134:	fa02 f303 	lsl.w	r3, r2, r3
 8002138:	69ba      	ldr	r2, [r7, #24]
 800213a:	4313      	orrs	r3, r2
 800213c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	69ba      	ldr	r2, [r7, #24]
 8002142:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	f003 0303 	and.w	r3, r3, #3
 800214c:	2b03      	cmp	r3, #3
 800214e:	d017      	beq.n	8002180 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	68db      	ldr	r3, [r3, #12]
 8002154:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002156:	69fb      	ldr	r3, [r7, #28]
 8002158:	005b      	lsls	r3, r3, #1
 800215a:	2203      	movs	r2, #3
 800215c:	fa02 f303 	lsl.w	r3, r2, r3
 8002160:	43db      	mvns	r3, r3
 8002162:	69ba      	ldr	r2, [r7, #24]
 8002164:	4013      	ands	r3, r2
 8002166:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	689a      	ldr	r2, [r3, #8]
 800216c:	69fb      	ldr	r3, [r7, #28]
 800216e:	005b      	lsls	r3, r3, #1
 8002170:	fa02 f303 	lsl.w	r3, r2, r3
 8002174:	69ba      	ldr	r2, [r7, #24]
 8002176:	4313      	orrs	r3, r2
 8002178:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	69ba      	ldr	r2, [r7, #24]
 800217e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	f003 0303 	and.w	r3, r3, #3
 8002188:	2b02      	cmp	r3, #2
 800218a:	d123      	bne.n	80021d4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800218c:	69fb      	ldr	r3, [r7, #28]
 800218e:	08da      	lsrs	r2, r3, #3
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	3208      	adds	r2, #8
 8002194:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002198:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800219a:	69fb      	ldr	r3, [r7, #28]
 800219c:	f003 0307 	and.w	r3, r3, #7
 80021a0:	009b      	lsls	r3, r3, #2
 80021a2:	220f      	movs	r2, #15
 80021a4:	fa02 f303 	lsl.w	r3, r2, r3
 80021a8:	43db      	mvns	r3, r3
 80021aa:	69ba      	ldr	r2, [r7, #24]
 80021ac:	4013      	ands	r3, r2
 80021ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	691a      	ldr	r2, [r3, #16]
 80021b4:	69fb      	ldr	r3, [r7, #28]
 80021b6:	f003 0307 	and.w	r3, r3, #7
 80021ba:	009b      	lsls	r3, r3, #2
 80021bc:	fa02 f303 	lsl.w	r3, r2, r3
 80021c0:	69ba      	ldr	r2, [r7, #24]
 80021c2:	4313      	orrs	r3, r2
 80021c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80021c6:	69fb      	ldr	r3, [r7, #28]
 80021c8:	08da      	lsrs	r2, r3, #3
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	3208      	adds	r2, #8
 80021ce:	69b9      	ldr	r1, [r7, #24]
 80021d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80021da:	69fb      	ldr	r3, [r7, #28]
 80021dc:	005b      	lsls	r3, r3, #1
 80021de:	2203      	movs	r2, #3
 80021e0:	fa02 f303 	lsl.w	r3, r2, r3
 80021e4:	43db      	mvns	r3, r3
 80021e6:	69ba      	ldr	r2, [r7, #24]
 80021e8:	4013      	ands	r3, r2
 80021ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	f003 0203 	and.w	r2, r3, #3
 80021f4:	69fb      	ldr	r3, [r7, #28]
 80021f6:	005b      	lsls	r3, r3, #1
 80021f8:	fa02 f303 	lsl.w	r3, r2, r3
 80021fc:	69ba      	ldr	r2, [r7, #24]
 80021fe:	4313      	orrs	r3, r2
 8002200:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	69ba      	ldr	r2, [r7, #24]
 8002206:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002210:	2b00      	cmp	r3, #0
 8002212:	f000 80b4 	beq.w	800237e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002216:	2300      	movs	r3, #0
 8002218:	60fb      	str	r3, [r7, #12]
 800221a:	4b60      	ldr	r3, [pc, #384]	; (800239c <HAL_GPIO_Init+0x30c>)
 800221c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800221e:	4a5f      	ldr	r2, [pc, #380]	; (800239c <HAL_GPIO_Init+0x30c>)
 8002220:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002224:	6453      	str	r3, [r2, #68]	; 0x44
 8002226:	4b5d      	ldr	r3, [pc, #372]	; (800239c <HAL_GPIO_Init+0x30c>)
 8002228:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800222a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800222e:	60fb      	str	r3, [r7, #12]
 8002230:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002232:	4a5b      	ldr	r2, [pc, #364]	; (80023a0 <HAL_GPIO_Init+0x310>)
 8002234:	69fb      	ldr	r3, [r7, #28]
 8002236:	089b      	lsrs	r3, r3, #2
 8002238:	3302      	adds	r3, #2
 800223a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800223e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002240:	69fb      	ldr	r3, [r7, #28]
 8002242:	f003 0303 	and.w	r3, r3, #3
 8002246:	009b      	lsls	r3, r3, #2
 8002248:	220f      	movs	r2, #15
 800224a:	fa02 f303 	lsl.w	r3, r2, r3
 800224e:	43db      	mvns	r3, r3
 8002250:	69ba      	ldr	r2, [r7, #24]
 8002252:	4013      	ands	r3, r2
 8002254:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	4a52      	ldr	r2, [pc, #328]	; (80023a4 <HAL_GPIO_Init+0x314>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d02b      	beq.n	80022b6 <HAL_GPIO_Init+0x226>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	4a51      	ldr	r2, [pc, #324]	; (80023a8 <HAL_GPIO_Init+0x318>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d025      	beq.n	80022b2 <HAL_GPIO_Init+0x222>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	4a50      	ldr	r2, [pc, #320]	; (80023ac <HAL_GPIO_Init+0x31c>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d01f      	beq.n	80022ae <HAL_GPIO_Init+0x21e>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	4a4f      	ldr	r2, [pc, #316]	; (80023b0 <HAL_GPIO_Init+0x320>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d019      	beq.n	80022aa <HAL_GPIO_Init+0x21a>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	4a4e      	ldr	r2, [pc, #312]	; (80023b4 <HAL_GPIO_Init+0x324>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d013      	beq.n	80022a6 <HAL_GPIO_Init+0x216>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	4a4d      	ldr	r2, [pc, #308]	; (80023b8 <HAL_GPIO_Init+0x328>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d00d      	beq.n	80022a2 <HAL_GPIO_Init+0x212>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	4a4c      	ldr	r2, [pc, #304]	; (80023bc <HAL_GPIO_Init+0x32c>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d007      	beq.n	800229e <HAL_GPIO_Init+0x20e>
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	4a4b      	ldr	r2, [pc, #300]	; (80023c0 <HAL_GPIO_Init+0x330>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d101      	bne.n	800229a <HAL_GPIO_Init+0x20a>
 8002296:	2307      	movs	r3, #7
 8002298:	e00e      	b.n	80022b8 <HAL_GPIO_Init+0x228>
 800229a:	2308      	movs	r3, #8
 800229c:	e00c      	b.n	80022b8 <HAL_GPIO_Init+0x228>
 800229e:	2306      	movs	r3, #6
 80022a0:	e00a      	b.n	80022b8 <HAL_GPIO_Init+0x228>
 80022a2:	2305      	movs	r3, #5
 80022a4:	e008      	b.n	80022b8 <HAL_GPIO_Init+0x228>
 80022a6:	2304      	movs	r3, #4
 80022a8:	e006      	b.n	80022b8 <HAL_GPIO_Init+0x228>
 80022aa:	2303      	movs	r3, #3
 80022ac:	e004      	b.n	80022b8 <HAL_GPIO_Init+0x228>
 80022ae:	2302      	movs	r3, #2
 80022b0:	e002      	b.n	80022b8 <HAL_GPIO_Init+0x228>
 80022b2:	2301      	movs	r3, #1
 80022b4:	e000      	b.n	80022b8 <HAL_GPIO_Init+0x228>
 80022b6:	2300      	movs	r3, #0
 80022b8:	69fa      	ldr	r2, [r7, #28]
 80022ba:	f002 0203 	and.w	r2, r2, #3
 80022be:	0092      	lsls	r2, r2, #2
 80022c0:	4093      	lsls	r3, r2
 80022c2:	69ba      	ldr	r2, [r7, #24]
 80022c4:	4313      	orrs	r3, r2
 80022c6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80022c8:	4935      	ldr	r1, [pc, #212]	; (80023a0 <HAL_GPIO_Init+0x310>)
 80022ca:	69fb      	ldr	r3, [r7, #28]
 80022cc:	089b      	lsrs	r3, r3, #2
 80022ce:	3302      	adds	r3, #2
 80022d0:	69ba      	ldr	r2, [r7, #24]
 80022d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80022d6:	4b3b      	ldr	r3, [pc, #236]	; (80023c4 <HAL_GPIO_Init+0x334>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022dc:	693b      	ldr	r3, [r7, #16]
 80022de:	43db      	mvns	r3, r3
 80022e0:	69ba      	ldr	r2, [r7, #24]
 80022e2:	4013      	ands	r3, r2
 80022e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d003      	beq.n	80022fa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80022f2:	69ba      	ldr	r2, [r7, #24]
 80022f4:	693b      	ldr	r3, [r7, #16]
 80022f6:	4313      	orrs	r3, r2
 80022f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80022fa:	4a32      	ldr	r2, [pc, #200]	; (80023c4 <HAL_GPIO_Init+0x334>)
 80022fc:	69bb      	ldr	r3, [r7, #24]
 80022fe:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002300:	4b30      	ldr	r3, [pc, #192]	; (80023c4 <HAL_GPIO_Init+0x334>)
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002306:	693b      	ldr	r3, [r7, #16]
 8002308:	43db      	mvns	r3, r3
 800230a:	69ba      	ldr	r2, [r7, #24]
 800230c:	4013      	ands	r3, r2
 800230e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002318:	2b00      	cmp	r3, #0
 800231a:	d003      	beq.n	8002324 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800231c:	69ba      	ldr	r2, [r7, #24]
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	4313      	orrs	r3, r2
 8002322:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002324:	4a27      	ldr	r2, [pc, #156]	; (80023c4 <HAL_GPIO_Init+0x334>)
 8002326:	69bb      	ldr	r3, [r7, #24]
 8002328:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800232a:	4b26      	ldr	r3, [pc, #152]	; (80023c4 <HAL_GPIO_Init+0x334>)
 800232c:	689b      	ldr	r3, [r3, #8]
 800232e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002330:	693b      	ldr	r3, [r7, #16]
 8002332:	43db      	mvns	r3, r3
 8002334:	69ba      	ldr	r2, [r7, #24]
 8002336:	4013      	ands	r3, r2
 8002338:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002342:	2b00      	cmp	r3, #0
 8002344:	d003      	beq.n	800234e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002346:	69ba      	ldr	r2, [r7, #24]
 8002348:	693b      	ldr	r3, [r7, #16]
 800234a:	4313      	orrs	r3, r2
 800234c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800234e:	4a1d      	ldr	r2, [pc, #116]	; (80023c4 <HAL_GPIO_Init+0x334>)
 8002350:	69bb      	ldr	r3, [r7, #24]
 8002352:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002354:	4b1b      	ldr	r3, [pc, #108]	; (80023c4 <HAL_GPIO_Init+0x334>)
 8002356:	68db      	ldr	r3, [r3, #12]
 8002358:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	43db      	mvns	r3, r3
 800235e:	69ba      	ldr	r2, [r7, #24]
 8002360:	4013      	ands	r3, r2
 8002362:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800236c:	2b00      	cmp	r3, #0
 800236e:	d003      	beq.n	8002378 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002370:	69ba      	ldr	r2, [r7, #24]
 8002372:	693b      	ldr	r3, [r7, #16]
 8002374:	4313      	orrs	r3, r2
 8002376:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002378:	4a12      	ldr	r2, [pc, #72]	; (80023c4 <HAL_GPIO_Init+0x334>)
 800237a:	69bb      	ldr	r3, [r7, #24]
 800237c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800237e:	69fb      	ldr	r3, [r7, #28]
 8002380:	3301      	adds	r3, #1
 8002382:	61fb      	str	r3, [r7, #28]
 8002384:	69fb      	ldr	r3, [r7, #28]
 8002386:	2b0f      	cmp	r3, #15
 8002388:	f67f ae90 	bls.w	80020ac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800238c:	bf00      	nop
 800238e:	bf00      	nop
 8002390:	3724      	adds	r7, #36	; 0x24
 8002392:	46bd      	mov	sp, r7
 8002394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002398:	4770      	bx	lr
 800239a:	bf00      	nop
 800239c:	40023800 	.word	0x40023800
 80023a0:	40013800 	.word	0x40013800
 80023a4:	40020000 	.word	0x40020000
 80023a8:	40020400 	.word	0x40020400
 80023ac:	40020800 	.word	0x40020800
 80023b0:	40020c00 	.word	0x40020c00
 80023b4:	40021000 	.word	0x40021000
 80023b8:	40021400 	.word	0x40021400
 80023bc:	40021800 	.word	0x40021800
 80023c0:	40021c00 	.word	0x40021c00
 80023c4:	40013c00 	.word	0x40013c00

080023c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b083      	sub	sp, #12
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
 80023d0:	460b      	mov	r3, r1
 80023d2:	807b      	strh	r3, [r7, #2]
 80023d4:	4613      	mov	r3, r2
 80023d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80023d8:	787b      	ldrb	r3, [r7, #1]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d003      	beq.n	80023e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80023de:	887a      	ldrh	r2, [r7, #2]
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80023e4:	e003      	b.n	80023ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80023e6:	887b      	ldrh	r3, [r7, #2]
 80023e8:	041a      	lsls	r2, r3, #16
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	619a      	str	r2, [r3, #24]
}
 80023ee:	bf00      	nop
 80023f0:	370c      	adds	r7, #12
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr

080023fa <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80023fa:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023fc:	b08f      	sub	sp, #60	; 0x3c
 80023fe:	af0a      	add	r7, sp, #40	; 0x28
 8002400:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d101      	bne.n	800240c <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002408:	2301      	movs	r3, #1
 800240a:	e054      	b.n	80024b6 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8002418:	b2db      	uxtb	r3, r3
 800241a:	2b00      	cmp	r3, #0
 800241c:	d106      	bne.n	800242c <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2200      	movs	r2, #0
 8002422:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002426:	6878      	ldr	r0, [r7, #4]
 8002428:	f006 fa76 	bl	8008918 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2203      	movs	r2, #3
 8002430:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002438:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800243c:	2b00      	cmp	r3, #0
 800243e:	d102      	bne.n	8002446 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2200      	movs	r2, #0
 8002444:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4618      	mov	r0, r3
 800244c:	f003 fbcc 	bl	8005be8 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	603b      	str	r3, [r7, #0]
 8002456:	687e      	ldr	r6, [r7, #4]
 8002458:	466d      	mov	r5, sp
 800245a:	f106 0410 	add.w	r4, r6, #16
 800245e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002460:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002462:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002464:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002466:	e894 0003 	ldmia.w	r4, {r0, r1}
 800246a:	e885 0003 	stmia.w	r5, {r0, r1}
 800246e:	1d33      	adds	r3, r6, #4
 8002470:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002472:	6838      	ldr	r0, [r7, #0]
 8002474:	f003 fb46 	bl	8005b04 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	2101      	movs	r1, #1
 800247e:	4618      	mov	r0, r3
 8002480:	f003 fbc3 	bl	8005c0a <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	603b      	str	r3, [r7, #0]
 800248a:	687e      	ldr	r6, [r7, #4]
 800248c:	466d      	mov	r5, sp
 800248e:	f106 0410 	add.w	r4, r6, #16
 8002492:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002494:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002496:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002498:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800249a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800249e:	e885 0003 	stmia.w	r5, {r0, r1}
 80024a2:	1d33      	adds	r3, r6, #4
 80024a4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80024a6:	6838      	ldr	r0, [r7, #0]
 80024a8:	f003 fd2a 	bl	8005f00 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2201      	movs	r2, #1
 80024b0:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 80024b4:	2300      	movs	r3, #0
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	3714      	adds	r7, #20
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080024be <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 80024be:	b590      	push	{r4, r7, lr}
 80024c0:	b089      	sub	sp, #36	; 0x24
 80024c2:	af04      	add	r7, sp, #16
 80024c4:	6078      	str	r0, [r7, #4]
 80024c6:	4608      	mov	r0, r1
 80024c8:	4611      	mov	r1, r2
 80024ca:	461a      	mov	r2, r3
 80024cc:	4603      	mov	r3, r0
 80024ce:	70fb      	strb	r3, [r7, #3]
 80024d0:	460b      	mov	r3, r1
 80024d2:	70bb      	strb	r3, [r7, #2]
 80024d4:	4613      	mov	r3, r2
 80024d6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80024de:	2b01      	cmp	r3, #1
 80024e0:	d101      	bne.n	80024e6 <HAL_HCD_HC_Init+0x28>
 80024e2:	2302      	movs	r3, #2
 80024e4:	e076      	b.n	80025d4 <HAL_HCD_HC_Init+0x116>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	2201      	movs	r2, #1
 80024ea:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 80024ee:	78fb      	ldrb	r3, [r7, #3]
 80024f0:	687a      	ldr	r2, [r7, #4]
 80024f2:	212c      	movs	r1, #44	; 0x2c
 80024f4:	fb01 f303 	mul.w	r3, r1, r3
 80024f8:	4413      	add	r3, r2
 80024fa:	333d      	adds	r3, #61	; 0x3d
 80024fc:	2200      	movs	r2, #0
 80024fe:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002500:	78fb      	ldrb	r3, [r7, #3]
 8002502:	687a      	ldr	r2, [r7, #4]
 8002504:	212c      	movs	r1, #44	; 0x2c
 8002506:	fb01 f303 	mul.w	r3, r1, r3
 800250a:	4413      	add	r3, r2
 800250c:	3338      	adds	r3, #56	; 0x38
 800250e:	787a      	ldrb	r2, [r7, #1]
 8002510:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8002512:	78fb      	ldrb	r3, [r7, #3]
 8002514:	687a      	ldr	r2, [r7, #4]
 8002516:	212c      	movs	r1, #44	; 0x2c
 8002518:	fb01 f303 	mul.w	r3, r1, r3
 800251c:	4413      	add	r3, r2
 800251e:	3340      	adds	r3, #64	; 0x40
 8002520:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8002522:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002524:	78fb      	ldrb	r3, [r7, #3]
 8002526:	687a      	ldr	r2, [r7, #4]
 8002528:	212c      	movs	r1, #44	; 0x2c
 800252a:	fb01 f303 	mul.w	r3, r1, r3
 800252e:	4413      	add	r3, r2
 8002530:	3339      	adds	r3, #57	; 0x39
 8002532:	78fa      	ldrb	r2, [r7, #3]
 8002534:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002536:	78fb      	ldrb	r3, [r7, #3]
 8002538:	687a      	ldr	r2, [r7, #4]
 800253a:	212c      	movs	r1, #44	; 0x2c
 800253c:	fb01 f303 	mul.w	r3, r1, r3
 8002540:	4413      	add	r3, r2
 8002542:	333f      	adds	r3, #63	; 0x3f
 8002544:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8002548:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 800254a:	78fb      	ldrb	r3, [r7, #3]
 800254c:	78ba      	ldrb	r2, [r7, #2]
 800254e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002552:	b2d0      	uxtb	r0, r2
 8002554:	687a      	ldr	r2, [r7, #4]
 8002556:	212c      	movs	r1, #44	; 0x2c
 8002558:	fb01 f303 	mul.w	r3, r1, r3
 800255c:	4413      	add	r3, r2
 800255e:	333a      	adds	r3, #58	; 0x3a
 8002560:	4602      	mov	r2, r0
 8002562:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8002564:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002568:	2b00      	cmp	r3, #0
 800256a:	da09      	bge.n	8002580 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 800256c:	78fb      	ldrb	r3, [r7, #3]
 800256e:	687a      	ldr	r2, [r7, #4]
 8002570:	212c      	movs	r1, #44	; 0x2c
 8002572:	fb01 f303 	mul.w	r3, r1, r3
 8002576:	4413      	add	r3, r2
 8002578:	333b      	adds	r3, #59	; 0x3b
 800257a:	2201      	movs	r2, #1
 800257c:	701a      	strb	r2, [r3, #0]
 800257e:	e008      	b.n	8002592 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002580:	78fb      	ldrb	r3, [r7, #3]
 8002582:	687a      	ldr	r2, [r7, #4]
 8002584:	212c      	movs	r1, #44	; 0x2c
 8002586:	fb01 f303 	mul.w	r3, r1, r3
 800258a:	4413      	add	r3, r2
 800258c:	333b      	adds	r3, #59	; 0x3b
 800258e:	2200      	movs	r2, #0
 8002590:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8002592:	78fb      	ldrb	r3, [r7, #3]
 8002594:	687a      	ldr	r2, [r7, #4]
 8002596:	212c      	movs	r1, #44	; 0x2c
 8002598:	fb01 f303 	mul.w	r3, r1, r3
 800259c:	4413      	add	r3, r2
 800259e:	333c      	adds	r3, #60	; 0x3c
 80025a0:	f897 2020 	ldrb.w	r2, [r7, #32]
 80025a4:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6818      	ldr	r0, [r3, #0]
 80025aa:	787c      	ldrb	r4, [r7, #1]
 80025ac:	78ba      	ldrb	r2, [r7, #2]
 80025ae:	78f9      	ldrb	r1, [r7, #3]
 80025b0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80025b2:	9302      	str	r3, [sp, #8]
 80025b4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80025b8:	9301      	str	r3, [sp, #4]
 80025ba:	f897 3020 	ldrb.w	r3, [r7, #32]
 80025be:	9300      	str	r3, [sp, #0]
 80025c0:	4623      	mov	r3, r4
 80025c2:	f003 fe17 	bl	80061f4 <USB_HC_Init>
 80025c6:	4603      	mov	r3, r0
 80025c8:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2200      	movs	r2, #0
 80025ce:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 80025d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	3714      	adds	r7, #20
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd90      	pop	{r4, r7, pc}

080025dc <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b084      	sub	sp, #16
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
 80025e4:	460b      	mov	r3, r1
 80025e6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80025e8:	2300      	movs	r3, #0
 80025ea:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80025f2:	2b01      	cmp	r3, #1
 80025f4:	d101      	bne.n	80025fa <HAL_HCD_HC_Halt+0x1e>
 80025f6:	2302      	movs	r3, #2
 80025f8:	e00f      	b.n	800261a <HAL_HCD_HC_Halt+0x3e>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2201      	movs	r2, #1
 80025fe:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	78fa      	ldrb	r2, [r7, #3]
 8002608:	4611      	mov	r1, r2
 800260a:	4618      	mov	r0, r3
 800260c:	f004 f853 	bl	80066b6 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2200      	movs	r2, #0
 8002614:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8002618:	7bfb      	ldrb	r3, [r7, #15]
}
 800261a:	4618      	mov	r0, r3
 800261c:	3710      	adds	r7, #16
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
	...

08002624 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b082      	sub	sp, #8
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
 800262c:	4608      	mov	r0, r1
 800262e:	4611      	mov	r1, r2
 8002630:	461a      	mov	r2, r3
 8002632:	4603      	mov	r3, r0
 8002634:	70fb      	strb	r3, [r7, #3]
 8002636:	460b      	mov	r3, r1
 8002638:	70bb      	strb	r3, [r7, #2]
 800263a:	4613      	mov	r3, r2
 800263c:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800263e:	78fb      	ldrb	r3, [r7, #3]
 8002640:	687a      	ldr	r2, [r7, #4]
 8002642:	212c      	movs	r1, #44	; 0x2c
 8002644:	fb01 f303 	mul.w	r3, r1, r3
 8002648:	4413      	add	r3, r2
 800264a:	333b      	adds	r3, #59	; 0x3b
 800264c:	78ba      	ldrb	r2, [r7, #2]
 800264e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002650:	78fb      	ldrb	r3, [r7, #3]
 8002652:	687a      	ldr	r2, [r7, #4]
 8002654:	212c      	movs	r1, #44	; 0x2c
 8002656:	fb01 f303 	mul.w	r3, r1, r3
 800265a:	4413      	add	r3, r2
 800265c:	333f      	adds	r3, #63	; 0x3f
 800265e:	787a      	ldrb	r2, [r7, #1]
 8002660:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8002662:	7c3b      	ldrb	r3, [r7, #16]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d112      	bne.n	800268e <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002668:	78fb      	ldrb	r3, [r7, #3]
 800266a:	687a      	ldr	r2, [r7, #4]
 800266c:	212c      	movs	r1, #44	; 0x2c
 800266e:	fb01 f303 	mul.w	r3, r1, r3
 8002672:	4413      	add	r3, r2
 8002674:	3342      	adds	r3, #66	; 0x42
 8002676:	2203      	movs	r2, #3
 8002678:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 800267a:	78fb      	ldrb	r3, [r7, #3]
 800267c:	687a      	ldr	r2, [r7, #4]
 800267e:	212c      	movs	r1, #44	; 0x2c
 8002680:	fb01 f303 	mul.w	r3, r1, r3
 8002684:	4413      	add	r3, r2
 8002686:	333d      	adds	r3, #61	; 0x3d
 8002688:	7f3a      	ldrb	r2, [r7, #28]
 800268a:	701a      	strb	r2, [r3, #0]
 800268c:	e008      	b.n	80026a0 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800268e:	78fb      	ldrb	r3, [r7, #3]
 8002690:	687a      	ldr	r2, [r7, #4]
 8002692:	212c      	movs	r1, #44	; 0x2c
 8002694:	fb01 f303 	mul.w	r3, r1, r3
 8002698:	4413      	add	r3, r2
 800269a:	3342      	adds	r3, #66	; 0x42
 800269c:	2202      	movs	r2, #2
 800269e:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80026a0:	787b      	ldrb	r3, [r7, #1]
 80026a2:	2b03      	cmp	r3, #3
 80026a4:	f200 80c6 	bhi.w	8002834 <HAL_HCD_HC_SubmitRequest+0x210>
 80026a8:	a201      	add	r2, pc, #4	; (adr r2, 80026b0 <HAL_HCD_HC_SubmitRequest+0x8c>)
 80026aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026ae:	bf00      	nop
 80026b0:	080026c1 	.word	0x080026c1
 80026b4:	08002821 	.word	0x08002821
 80026b8:	08002725 	.word	0x08002725
 80026bc:	080027a3 	.word	0x080027a3
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 80026c0:	7c3b      	ldrb	r3, [r7, #16]
 80026c2:	2b01      	cmp	r3, #1
 80026c4:	f040 80b8 	bne.w	8002838 <HAL_HCD_HC_SubmitRequest+0x214>
 80026c8:	78bb      	ldrb	r3, [r7, #2]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	f040 80b4 	bne.w	8002838 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 80026d0:	8b3b      	ldrh	r3, [r7, #24]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d108      	bne.n	80026e8 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 80026d6:	78fb      	ldrb	r3, [r7, #3]
 80026d8:	687a      	ldr	r2, [r7, #4]
 80026da:	212c      	movs	r1, #44	; 0x2c
 80026dc:	fb01 f303 	mul.w	r3, r1, r3
 80026e0:	4413      	add	r3, r2
 80026e2:	3355      	adds	r3, #85	; 0x55
 80026e4:	2201      	movs	r2, #1
 80026e6:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80026e8:	78fb      	ldrb	r3, [r7, #3]
 80026ea:	687a      	ldr	r2, [r7, #4]
 80026ec:	212c      	movs	r1, #44	; 0x2c
 80026ee:	fb01 f303 	mul.w	r3, r1, r3
 80026f2:	4413      	add	r3, r2
 80026f4:	3355      	adds	r3, #85	; 0x55
 80026f6:	781b      	ldrb	r3, [r3, #0]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d109      	bne.n	8002710 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80026fc:	78fb      	ldrb	r3, [r7, #3]
 80026fe:	687a      	ldr	r2, [r7, #4]
 8002700:	212c      	movs	r1, #44	; 0x2c
 8002702:	fb01 f303 	mul.w	r3, r1, r3
 8002706:	4413      	add	r3, r2
 8002708:	3342      	adds	r3, #66	; 0x42
 800270a:	2200      	movs	r2, #0
 800270c:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800270e:	e093      	b.n	8002838 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002710:	78fb      	ldrb	r3, [r7, #3]
 8002712:	687a      	ldr	r2, [r7, #4]
 8002714:	212c      	movs	r1, #44	; 0x2c
 8002716:	fb01 f303 	mul.w	r3, r1, r3
 800271a:	4413      	add	r3, r2
 800271c:	3342      	adds	r3, #66	; 0x42
 800271e:	2202      	movs	r2, #2
 8002720:	701a      	strb	r2, [r3, #0]
      break;
 8002722:	e089      	b.n	8002838 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002724:	78bb      	ldrb	r3, [r7, #2]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d11d      	bne.n	8002766 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800272a:	78fb      	ldrb	r3, [r7, #3]
 800272c:	687a      	ldr	r2, [r7, #4]
 800272e:	212c      	movs	r1, #44	; 0x2c
 8002730:	fb01 f303 	mul.w	r3, r1, r3
 8002734:	4413      	add	r3, r2
 8002736:	3355      	adds	r3, #85	; 0x55
 8002738:	781b      	ldrb	r3, [r3, #0]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d109      	bne.n	8002752 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800273e:	78fb      	ldrb	r3, [r7, #3]
 8002740:	687a      	ldr	r2, [r7, #4]
 8002742:	212c      	movs	r1, #44	; 0x2c
 8002744:	fb01 f303 	mul.w	r3, r1, r3
 8002748:	4413      	add	r3, r2
 800274a:	3342      	adds	r3, #66	; 0x42
 800274c:	2200      	movs	r2, #0
 800274e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002750:	e073      	b.n	800283a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002752:	78fb      	ldrb	r3, [r7, #3]
 8002754:	687a      	ldr	r2, [r7, #4]
 8002756:	212c      	movs	r1, #44	; 0x2c
 8002758:	fb01 f303 	mul.w	r3, r1, r3
 800275c:	4413      	add	r3, r2
 800275e:	3342      	adds	r3, #66	; 0x42
 8002760:	2202      	movs	r2, #2
 8002762:	701a      	strb	r2, [r3, #0]
      break;
 8002764:	e069      	b.n	800283a <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002766:	78fb      	ldrb	r3, [r7, #3]
 8002768:	687a      	ldr	r2, [r7, #4]
 800276a:	212c      	movs	r1, #44	; 0x2c
 800276c:	fb01 f303 	mul.w	r3, r1, r3
 8002770:	4413      	add	r3, r2
 8002772:	3354      	adds	r3, #84	; 0x54
 8002774:	781b      	ldrb	r3, [r3, #0]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d109      	bne.n	800278e <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800277a:	78fb      	ldrb	r3, [r7, #3]
 800277c:	687a      	ldr	r2, [r7, #4]
 800277e:	212c      	movs	r1, #44	; 0x2c
 8002780:	fb01 f303 	mul.w	r3, r1, r3
 8002784:	4413      	add	r3, r2
 8002786:	3342      	adds	r3, #66	; 0x42
 8002788:	2200      	movs	r2, #0
 800278a:	701a      	strb	r2, [r3, #0]
      break;
 800278c:	e055      	b.n	800283a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800278e:	78fb      	ldrb	r3, [r7, #3]
 8002790:	687a      	ldr	r2, [r7, #4]
 8002792:	212c      	movs	r1, #44	; 0x2c
 8002794:	fb01 f303 	mul.w	r3, r1, r3
 8002798:	4413      	add	r3, r2
 800279a:	3342      	adds	r3, #66	; 0x42
 800279c:	2202      	movs	r2, #2
 800279e:	701a      	strb	r2, [r3, #0]
      break;
 80027a0:	e04b      	b.n	800283a <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80027a2:	78bb      	ldrb	r3, [r7, #2]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d11d      	bne.n	80027e4 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80027a8:	78fb      	ldrb	r3, [r7, #3]
 80027aa:	687a      	ldr	r2, [r7, #4]
 80027ac:	212c      	movs	r1, #44	; 0x2c
 80027ae:	fb01 f303 	mul.w	r3, r1, r3
 80027b2:	4413      	add	r3, r2
 80027b4:	3355      	adds	r3, #85	; 0x55
 80027b6:	781b      	ldrb	r3, [r3, #0]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d109      	bne.n	80027d0 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80027bc:	78fb      	ldrb	r3, [r7, #3]
 80027be:	687a      	ldr	r2, [r7, #4]
 80027c0:	212c      	movs	r1, #44	; 0x2c
 80027c2:	fb01 f303 	mul.w	r3, r1, r3
 80027c6:	4413      	add	r3, r2
 80027c8:	3342      	adds	r3, #66	; 0x42
 80027ca:	2200      	movs	r2, #0
 80027cc:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80027ce:	e034      	b.n	800283a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80027d0:	78fb      	ldrb	r3, [r7, #3]
 80027d2:	687a      	ldr	r2, [r7, #4]
 80027d4:	212c      	movs	r1, #44	; 0x2c
 80027d6:	fb01 f303 	mul.w	r3, r1, r3
 80027da:	4413      	add	r3, r2
 80027dc:	3342      	adds	r3, #66	; 0x42
 80027de:	2202      	movs	r2, #2
 80027e0:	701a      	strb	r2, [r3, #0]
      break;
 80027e2:	e02a      	b.n	800283a <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80027e4:	78fb      	ldrb	r3, [r7, #3]
 80027e6:	687a      	ldr	r2, [r7, #4]
 80027e8:	212c      	movs	r1, #44	; 0x2c
 80027ea:	fb01 f303 	mul.w	r3, r1, r3
 80027ee:	4413      	add	r3, r2
 80027f0:	3354      	adds	r3, #84	; 0x54
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d109      	bne.n	800280c <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80027f8:	78fb      	ldrb	r3, [r7, #3]
 80027fa:	687a      	ldr	r2, [r7, #4]
 80027fc:	212c      	movs	r1, #44	; 0x2c
 80027fe:	fb01 f303 	mul.w	r3, r1, r3
 8002802:	4413      	add	r3, r2
 8002804:	3342      	adds	r3, #66	; 0x42
 8002806:	2200      	movs	r2, #0
 8002808:	701a      	strb	r2, [r3, #0]
      break;
 800280a:	e016      	b.n	800283a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800280c:	78fb      	ldrb	r3, [r7, #3]
 800280e:	687a      	ldr	r2, [r7, #4]
 8002810:	212c      	movs	r1, #44	; 0x2c
 8002812:	fb01 f303 	mul.w	r3, r1, r3
 8002816:	4413      	add	r3, r2
 8002818:	3342      	adds	r3, #66	; 0x42
 800281a:	2202      	movs	r2, #2
 800281c:	701a      	strb	r2, [r3, #0]
      break;
 800281e:	e00c      	b.n	800283a <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002820:	78fb      	ldrb	r3, [r7, #3]
 8002822:	687a      	ldr	r2, [r7, #4]
 8002824:	212c      	movs	r1, #44	; 0x2c
 8002826:	fb01 f303 	mul.w	r3, r1, r3
 800282a:	4413      	add	r3, r2
 800282c:	3342      	adds	r3, #66	; 0x42
 800282e:	2200      	movs	r2, #0
 8002830:	701a      	strb	r2, [r3, #0]
      break;
 8002832:	e002      	b.n	800283a <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8002834:	bf00      	nop
 8002836:	e000      	b.n	800283a <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8002838:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 800283a:	78fb      	ldrb	r3, [r7, #3]
 800283c:	687a      	ldr	r2, [r7, #4]
 800283e:	212c      	movs	r1, #44	; 0x2c
 8002840:	fb01 f303 	mul.w	r3, r1, r3
 8002844:	4413      	add	r3, r2
 8002846:	3344      	adds	r3, #68	; 0x44
 8002848:	697a      	ldr	r2, [r7, #20]
 800284a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 800284c:	78fb      	ldrb	r3, [r7, #3]
 800284e:	8b3a      	ldrh	r2, [r7, #24]
 8002850:	6879      	ldr	r1, [r7, #4]
 8002852:	202c      	movs	r0, #44	; 0x2c
 8002854:	fb00 f303 	mul.w	r3, r0, r3
 8002858:	440b      	add	r3, r1
 800285a:	334c      	adds	r3, #76	; 0x4c
 800285c:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800285e:	78fb      	ldrb	r3, [r7, #3]
 8002860:	687a      	ldr	r2, [r7, #4]
 8002862:	212c      	movs	r1, #44	; 0x2c
 8002864:	fb01 f303 	mul.w	r3, r1, r3
 8002868:	4413      	add	r3, r2
 800286a:	3360      	adds	r3, #96	; 0x60
 800286c:	2200      	movs	r2, #0
 800286e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8002870:	78fb      	ldrb	r3, [r7, #3]
 8002872:	687a      	ldr	r2, [r7, #4]
 8002874:	212c      	movs	r1, #44	; 0x2c
 8002876:	fb01 f303 	mul.w	r3, r1, r3
 800287a:	4413      	add	r3, r2
 800287c:	3350      	adds	r3, #80	; 0x50
 800287e:	2200      	movs	r2, #0
 8002880:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002882:	78fb      	ldrb	r3, [r7, #3]
 8002884:	687a      	ldr	r2, [r7, #4]
 8002886:	212c      	movs	r1, #44	; 0x2c
 8002888:	fb01 f303 	mul.w	r3, r1, r3
 800288c:	4413      	add	r3, r2
 800288e:	3339      	adds	r3, #57	; 0x39
 8002890:	78fa      	ldrb	r2, [r7, #3]
 8002892:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8002894:	78fb      	ldrb	r3, [r7, #3]
 8002896:	687a      	ldr	r2, [r7, #4]
 8002898:	212c      	movs	r1, #44	; 0x2c
 800289a:	fb01 f303 	mul.w	r3, r1, r3
 800289e:	4413      	add	r3, r2
 80028a0:	3361      	adds	r3, #97	; 0x61
 80028a2:	2200      	movs	r2, #0
 80028a4:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6818      	ldr	r0, [r3, #0]
 80028aa:	78fb      	ldrb	r3, [r7, #3]
 80028ac:	222c      	movs	r2, #44	; 0x2c
 80028ae:	fb02 f303 	mul.w	r3, r2, r3
 80028b2:	3338      	adds	r3, #56	; 0x38
 80028b4:	687a      	ldr	r2, [r7, #4]
 80028b6:	18d1      	adds	r1, r2, r3
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	691b      	ldr	r3, [r3, #16]
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	461a      	mov	r2, r3
 80028c0:	f003 fda6 	bl	8006410 <USB_HC_StartXfer>
 80028c4:	4603      	mov	r3, r0
}
 80028c6:	4618      	mov	r0, r3
 80028c8:	3708      	adds	r7, #8
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	bf00      	nop

080028d0 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b086      	sub	sp, #24
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80028de:	693b      	ldr	r3, [r7, #16]
 80028e0:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4618      	mov	r0, r3
 80028e8:	f003 fac9 	bl	8005e7e <USB_GetMode>
 80028ec:	4603      	mov	r3, r0
 80028ee:	2b01      	cmp	r3, #1
 80028f0:	f040 80f6 	bne.w	8002ae0 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4618      	mov	r0, r3
 80028fa:	f003 faad 	bl	8005e58 <USB_ReadInterrupts>
 80028fe:	4603      	mov	r3, r0
 8002900:	2b00      	cmp	r3, #0
 8002902:	f000 80ec 	beq.w	8002ade <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4618      	mov	r0, r3
 800290c:	f003 faa4 	bl	8005e58 <USB_ReadInterrupts>
 8002910:	4603      	mov	r3, r0
 8002912:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002916:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800291a:	d104      	bne.n	8002926 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002924:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4618      	mov	r0, r3
 800292c:	f003 fa94 	bl	8005e58 <USB_ReadInterrupts>
 8002930:	4603      	mov	r3, r0
 8002932:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002936:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800293a:	d104      	bne.n	8002946 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002944:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4618      	mov	r0, r3
 800294c:	f003 fa84 	bl	8005e58 <USB_ReadInterrupts>
 8002950:	4603      	mov	r3, r0
 8002952:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002956:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800295a:	d104      	bne.n	8002966 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002964:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4618      	mov	r0, r3
 800296c:	f003 fa74 	bl	8005e58 <USB_ReadInterrupts>
 8002970:	4603      	mov	r3, r0
 8002972:	f003 0302 	and.w	r3, r3, #2
 8002976:	2b02      	cmp	r3, #2
 8002978:	d103      	bne.n	8002982 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	2202      	movs	r2, #2
 8002980:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4618      	mov	r0, r3
 8002988:	f003 fa66 	bl	8005e58 <USB_ReadInterrupts>
 800298c:	4603      	mov	r3, r0
 800298e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002992:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002996:	d11c      	bne.n	80029d2 <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80029a0:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f003 0301 	and.w	r3, r3, #1
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d10f      	bne.n	80029d2 <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80029b2:	2110      	movs	r1, #16
 80029b4:	6938      	ldr	r0, [r7, #16]
 80029b6:	f003 f975 	bl	8005ca4 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80029ba:	6938      	ldr	r0, [r7, #16]
 80029bc:	f003 f996 	bl	8005cec <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	2101      	movs	r1, #1
 80029c6:	4618      	mov	r0, r3
 80029c8:	f003 fb4e 	bl	8006068 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80029cc:	6878      	ldr	r0, [r7, #4]
 80029ce:	f006 f821 	bl	8008a14 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4618      	mov	r0, r3
 80029d8:	f003 fa3e 	bl	8005e58 <USB_ReadInterrupts>
 80029dc:	4603      	mov	r3, r0
 80029de:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80029e2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80029e6:	d102      	bne.n	80029ee <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 80029e8:	6878      	ldr	r0, [r7, #4]
 80029ea:	f001 fa03 	bl	8003df4 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4618      	mov	r0, r3
 80029f4:	f003 fa30 	bl	8005e58 <USB_ReadInterrupts>
 80029f8:	4603      	mov	r3, r0
 80029fa:	f003 0308 	and.w	r3, r3, #8
 80029fe:	2b08      	cmp	r3, #8
 8002a00:	d106      	bne.n	8002a10 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8002a02:	6878      	ldr	r0, [r7, #4]
 8002a04:	f005 ffea 	bl	80089dc <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	2208      	movs	r2, #8
 8002a0e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4618      	mov	r0, r3
 8002a16:	f003 fa1f 	bl	8005e58 <USB_ReadInterrupts>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	f003 0310 	and.w	r3, r3, #16
 8002a20:	2b10      	cmp	r3, #16
 8002a22:	d101      	bne.n	8002a28 <HAL_HCD_IRQHandler+0x158>
 8002a24:	2301      	movs	r3, #1
 8002a26:	e000      	b.n	8002a2a <HAL_HCD_IRQHandler+0x15a>
 8002a28:	2300      	movs	r3, #0
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d012      	beq.n	8002a54 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	699a      	ldr	r2, [r3, #24]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f022 0210 	bic.w	r2, r2, #16
 8002a3c:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8002a3e:	6878      	ldr	r0, [r7, #4]
 8002a40:	f001 f906 	bl	8003c50 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	699a      	ldr	r2, [r3, #24]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f042 0210 	orr.w	r2, r2, #16
 8002a52:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f003 f9fd 	bl	8005e58 <USB_ReadInterrupts>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a64:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002a68:	d13a      	bne.n	8002ae0 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4618      	mov	r0, r3
 8002a70:	f003 fe10 	bl	8006694 <USB_HC_ReadInterrupt>
 8002a74:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002a76:	2300      	movs	r3, #0
 8002a78:	617b      	str	r3, [r7, #20]
 8002a7a:	e025      	b.n	8002ac8 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8002a7c:	697b      	ldr	r3, [r7, #20]
 8002a7e:	f003 030f 	and.w	r3, r3, #15
 8002a82:	68ba      	ldr	r2, [r7, #8]
 8002a84:	fa22 f303 	lsr.w	r3, r2, r3
 8002a88:	f003 0301 	and.w	r3, r3, #1
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d018      	beq.n	8002ac2 <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8002a90:	697b      	ldr	r3, [r7, #20]
 8002a92:	015a      	lsls	r2, r3, #5
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	4413      	add	r3, r2
 8002a98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002aa2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002aa6:	d106      	bne.n	8002ab6 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	b2db      	uxtb	r3, r3
 8002aac:	4619      	mov	r1, r3
 8002aae:	6878      	ldr	r0, [r7, #4]
 8002ab0:	f000 f8ab 	bl	8002c0a <HCD_HC_IN_IRQHandler>
 8002ab4:	e005      	b.n	8002ac2 <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	b2db      	uxtb	r3, r3
 8002aba:	4619      	mov	r1, r3
 8002abc:	6878      	ldr	r0, [r7, #4]
 8002abe:	f000 fcc6 	bl	800344e <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	3301      	adds	r3, #1
 8002ac6:	617b      	str	r3, [r7, #20]
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	697a      	ldr	r2, [r7, #20]
 8002ace:	429a      	cmp	r2, r3
 8002ad0:	d3d4      	bcc.n	8002a7c <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002ada:	615a      	str	r2, [r3, #20]
 8002adc:	e000      	b.n	8002ae0 <HAL_HCD_IRQHandler+0x210>
      return;
 8002ade:	bf00      	nop
    }
  }
}
 8002ae0:	3718      	adds	r7, #24
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}

08002ae6 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8002ae6:	b580      	push	{r7, lr}
 8002ae8:	b082      	sub	sp, #8
 8002aea:	af00      	add	r7, sp, #0
 8002aec:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d101      	bne.n	8002afc <HAL_HCD_Start+0x16>
 8002af8:	2302      	movs	r3, #2
 8002afa:	e013      	b.n	8002b24 <HAL_HCD_Start+0x3e>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2201      	movs	r2, #1
 8002b00:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	2101      	movs	r1, #1
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f003 fb10 	bl	8006130 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	4618      	mov	r0, r3
 8002b16:	f003 f856 	bl	8005bc6 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8002b22:	2300      	movs	r3, #0
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	3708      	adds	r7, #8
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd80      	pop	{r7, pc}

08002b2c <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b082      	sub	sp, #8
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8002b3a:	2b01      	cmp	r3, #1
 8002b3c:	d101      	bne.n	8002b42 <HAL_HCD_Stop+0x16>
 8002b3e:	2302      	movs	r3, #2
 8002b40:	e00d      	b.n	8002b5e <HAL_HCD_Stop+0x32>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2201      	movs	r2, #1
 8002b46:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4618      	mov	r0, r3
 8002b50:	f003 ff0a 	bl	8006968 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2200      	movs	r2, #0
 8002b58:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8002b5c:	2300      	movs	r3, #0
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	3708      	adds	r7, #8
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}

08002b66 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8002b66:	b580      	push	{r7, lr}
 8002b68:	b082      	sub	sp, #8
 8002b6a:	af00      	add	r7, sp, #0
 8002b6c:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4618      	mov	r0, r3
 8002b74:	f003 fab2 	bl	80060dc <USB_ResetPort>
 8002b78:	4603      	mov	r3, r0
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	3708      	adds	r7, #8
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}

08002b82 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002b82:	b480      	push	{r7}
 8002b84:	b083      	sub	sp, #12
 8002b86:	af00      	add	r7, sp, #0
 8002b88:	6078      	str	r0, [r7, #4]
 8002b8a:	460b      	mov	r3, r1
 8002b8c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8002b8e:	78fb      	ldrb	r3, [r7, #3]
 8002b90:	687a      	ldr	r2, [r7, #4]
 8002b92:	212c      	movs	r1, #44	; 0x2c
 8002b94:	fb01 f303 	mul.w	r3, r1, r3
 8002b98:	4413      	add	r3, r2
 8002b9a:	3360      	adds	r3, #96	; 0x60
 8002b9c:	781b      	ldrb	r3, [r3, #0]
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	370c      	adds	r7, #12
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr

08002baa <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002baa:	b480      	push	{r7}
 8002bac:	b083      	sub	sp, #12
 8002bae:	af00      	add	r7, sp, #0
 8002bb0:	6078      	str	r0, [r7, #4]
 8002bb2:	460b      	mov	r3, r1
 8002bb4:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8002bb6:	78fb      	ldrb	r3, [r7, #3]
 8002bb8:	687a      	ldr	r2, [r7, #4]
 8002bba:	212c      	movs	r1, #44	; 0x2c
 8002bbc:	fb01 f303 	mul.w	r3, r1, r3
 8002bc0:	4413      	add	r3, r2
 8002bc2:	3350      	adds	r3, #80	; 0x50
 8002bc4:	681b      	ldr	r3, [r3, #0]
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	370c      	adds	r7, #12
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd0:	4770      	bx	lr

08002bd2 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8002bd2:	b580      	push	{r7, lr}
 8002bd4:	b082      	sub	sp, #8
 8002bd6:	af00      	add	r7, sp, #0
 8002bd8:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4618      	mov	r0, r3
 8002be0:	f003 faf6 	bl	80061d0 <USB_GetCurrentFrame>
 8002be4:	4603      	mov	r3, r0
}
 8002be6:	4618      	mov	r0, r3
 8002be8:	3708      	adds	r7, #8
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}

08002bee <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8002bee:	b580      	push	{r7, lr}
 8002bf0:	b082      	sub	sp, #8
 8002bf2:	af00      	add	r7, sp, #0
 8002bf4:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f003 fad1 	bl	80061a2 <USB_GetHostSpeed>
 8002c00:	4603      	mov	r3, r0
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	3708      	adds	r7, #8
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}

08002c0a <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002c0a:	b580      	push	{r7, lr}
 8002c0c:	b086      	sub	sp, #24
 8002c0e:	af00      	add	r7, sp, #0
 8002c10:	6078      	str	r0, [r7, #4]
 8002c12:	460b      	mov	r3, r1
 8002c14:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002c1c:	697b      	ldr	r3, [r7, #20]
 8002c1e:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8002c20:	78fb      	ldrb	r3, [r7, #3]
 8002c22:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	015a      	lsls	r2, r3, #5
 8002c28:	693b      	ldr	r3, [r7, #16]
 8002c2a:	4413      	add	r3, r2
 8002c2c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c30:	689b      	ldr	r3, [r3, #8]
 8002c32:	f003 0304 	and.w	r3, r3, #4
 8002c36:	2b04      	cmp	r3, #4
 8002c38:	d119      	bne.n	8002c6e <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	015a      	lsls	r2, r3, #5
 8002c3e:	693b      	ldr	r3, [r7, #16]
 8002c40:	4413      	add	r3, r2
 8002c42:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c46:	461a      	mov	r2, r3
 8002c48:	2304      	movs	r3, #4
 8002c4a:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	015a      	lsls	r2, r3, #5
 8002c50:	693b      	ldr	r3, [r7, #16]
 8002c52:	4413      	add	r3, r2
 8002c54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c58:	68db      	ldr	r3, [r3, #12]
 8002c5a:	68fa      	ldr	r2, [r7, #12]
 8002c5c:	0151      	lsls	r1, r2, #5
 8002c5e:	693a      	ldr	r2, [r7, #16]
 8002c60:	440a      	add	r2, r1
 8002c62:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002c66:	f043 0302 	orr.w	r3, r3, #2
 8002c6a:	60d3      	str	r3, [r2, #12]
 8002c6c:	e101      	b.n	8002e72 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	015a      	lsls	r2, r3, #5
 8002c72:	693b      	ldr	r3, [r7, #16]
 8002c74:	4413      	add	r3, r2
 8002c76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002c84:	d12b      	bne.n	8002cde <HCD_HC_IN_IRQHandler+0xd4>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	015a      	lsls	r2, r3, #5
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	4413      	add	r3, r2
 8002c8e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c92:	461a      	mov	r2, r3
 8002c94:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002c98:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8002c9a:	687a      	ldr	r2, [r7, #4]
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	212c      	movs	r1, #44	; 0x2c
 8002ca0:	fb01 f303 	mul.w	r3, r1, r3
 8002ca4:	4413      	add	r3, r2
 8002ca6:	3361      	adds	r3, #97	; 0x61
 8002ca8:	2207      	movs	r2, #7
 8002caa:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	015a      	lsls	r2, r3, #5
 8002cb0:	693b      	ldr	r3, [r7, #16]
 8002cb2:	4413      	add	r3, r2
 8002cb4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002cb8:	68db      	ldr	r3, [r3, #12]
 8002cba:	68fa      	ldr	r2, [r7, #12]
 8002cbc:	0151      	lsls	r1, r2, #5
 8002cbe:	693a      	ldr	r2, [r7, #16]
 8002cc0:	440a      	add	r2, r1
 8002cc2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002cc6:	f043 0302 	orr.w	r3, r3, #2
 8002cca:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	68fa      	ldr	r2, [r7, #12]
 8002cd2:	b2d2      	uxtb	r2, r2
 8002cd4:	4611      	mov	r1, r2
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f003 fced 	bl	80066b6 <USB_HC_Halt>
 8002cdc:	e0c9      	b.n	8002e72 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	015a      	lsls	r2, r3, #5
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	4413      	add	r3, r2
 8002ce6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	f003 0320 	and.w	r3, r3, #32
 8002cf0:	2b20      	cmp	r3, #32
 8002cf2:	d109      	bne.n	8002d08 <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	015a      	lsls	r2, r3, #5
 8002cf8:	693b      	ldr	r3, [r7, #16]
 8002cfa:	4413      	add	r3, r2
 8002cfc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d00:	461a      	mov	r2, r3
 8002d02:	2320      	movs	r3, #32
 8002d04:	6093      	str	r3, [r2, #8]
 8002d06:	e0b4      	b.n	8002e72 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	015a      	lsls	r2, r3, #5
 8002d0c:	693b      	ldr	r3, [r7, #16]
 8002d0e:	4413      	add	r3, r2
 8002d10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d14:	689b      	ldr	r3, [r3, #8]
 8002d16:	f003 0308 	and.w	r3, r3, #8
 8002d1a:	2b08      	cmp	r3, #8
 8002d1c:	d133      	bne.n	8002d86 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	015a      	lsls	r2, r3, #5
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	4413      	add	r3, r2
 8002d26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d2a:	68db      	ldr	r3, [r3, #12]
 8002d2c:	68fa      	ldr	r2, [r7, #12]
 8002d2e:	0151      	lsls	r1, r2, #5
 8002d30:	693a      	ldr	r2, [r7, #16]
 8002d32:	440a      	add	r2, r1
 8002d34:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002d38:	f043 0302 	orr.w	r3, r3, #2
 8002d3c:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8002d3e:	687a      	ldr	r2, [r7, #4]
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	212c      	movs	r1, #44	; 0x2c
 8002d44:	fb01 f303 	mul.w	r3, r1, r3
 8002d48:	4413      	add	r3, r2
 8002d4a:	3361      	adds	r3, #97	; 0x61
 8002d4c:	2205      	movs	r2, #5
 8002d4e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	015a      	lsls	r2, r3, #5
 8002d54:	693b      	ldr	r3, [r7, #16]
 8002d56:	4413      	add	r3, r2
 8002d58:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d5c:	461a      	mov	r2, r3
 8002d5e:	2310      	movs	r3, #16
 8002d60:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	015a      	lsls	r2, r3, #5
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	4413      	add	r3, r2
 8002d6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d6e:	461a      	mov	r2, r3
 8002d70:	2308      	movs	r3, #8
 8002d72:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	68fa      	ldr	r2, [r7, #12]
 8002d7a:	b2d2      	uxtb	r2, r2
 8002d7c:	4611      	mov	r1, r2
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f003 fc99 	bl	80066b6 <USB_HC_Halt>
 8002d84:	e075      	b.n	8002e72 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	015a      	lsls	r2, r3, #5
 8002d8a:	693b      	ldr	r3, [r7, #16]
 8002d8c:	4413      	add	r3, r2
 8002d8e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d92:	689b      	ldr	r3, [r3, #8]
 8002d94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d9c:	d134      	bne.n	8002e08 <HCD_HC_IN_IRQHandler+0x1fe>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	015a      	lsls	r2, r3, #5
 8002da2:	693b      	ldr	r3, [r7, #16]
 8002da4:	4413      	add	r3, r2
 8002da6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002daa:	68db      	ldr	r3, [r3, #12]
 8002dac:	68fa      	ldr	r2, [r7, #12]
 8002dae:	0151      	lsls	r1, r2, #5
 8002db0:	693a      	ldr	r2, [r7, #16]
 8002db2:	440a      	add	r2, r1
 8002db4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002db8:	f043 0302 	orr.w	r3, r3, #2
 8002dbc:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8002dbe:	687a      	ldr	r2, [r7, #4]
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	212c      	movs	r1, #44	; 0x2c
 8002dc4:	fb01 f303 	mul.w	r3, r1, r3
 8002dc8:	4413      	add	r3, r2
 8002dca:	3361      	adds	r3, #97	; 0x61
 8002dcc:	2208      	movs	r2, #8
 8002dce:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	015a      	lsls	r2, r3, #5
 8002dd4:	693b      	ldr	r3, [r7, #16]
 8002dd6:	4413      	add	r3, r2
 8002dd8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ddc:	461a      	mov	r2, r3
 8002dde:	2310      	movs	r3, #16
 8002de0:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	015a      	lsls	r2, r3, #5
 8002de6:	693b      	ldr	r3, [r7, #16]
 8002de8:	4413      	add	r3, r2
 8002dea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002dee:	461a      	mov	r2, r3
 8002df0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002df4:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	68fa      	ldr	r2, [r7, #12]
 8002dfc:	b2d2      	uxtb	r2, r2
 8002dfe:	4611      	mov	r1, r2
 8002e00:	4618      	mov	r0, r3
 8002e02:	f003 fc58 	bl	80066b6 <USB_HC_Halt>
 8002e06:	e034      	b.n	8002e72 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	015a      	lsls	r2, r3, #5
 8002e0c:	693b      	ldr	r3, [r7, #16]
 8002e0e:	4413      	add	r3, r2
 8002e10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e1a:	2b80      	cmp	r3, #128	; 0x80
 8002e1c:	d129      	bne.n	8002e72 <HCD_HC_IN_IRQHandler+0x268>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	015a      	lsls	r2, r3, #5
 8002e22:	693b      	ldr	r3, [r7, #16]
 8002e24:	4413      	add	r3, r2
 8002e26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	68fa      	ldr	r2, [r7, #12]
 8002e2e:	0151      	lsls	r1, r2, #5
 8002e30:	693a      	ldr	r2, [r7, #16]
 8002e32:	440a      	add	r2, r1
 8002e34:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002e38:	f043 0302 	orr.w	r3, r3, #2
 8002e3c:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8002e3e:	687a      	ldr	r2, [r7, #4]
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	212c      	movs	r1, #44	; 0x2c
 8002e44:	fb01 f303 	mul.w	r3, r1, r3
 8002e48:	4413      	add	r3, r2
 8002e4a:	3361      	adds	r3, #97	; 0x61
 8002e4c:	2206      	movs	r2, #6
 8002e4e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	68fa      	ldr	r2, [r7, #12]
 8002e56:	b2d2      	uxtb	r2, r2
 8002e58:	4611      	mov	r1, r2
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f003 fc2b 	bl	80066b6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	015a      	lsls	r2, r3, #5
 8002e64:	693b      	ldr	r3, [r7, #16]
 8002e66:	4413      	add	r3, r2
 8002e68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e6c:	461a      	mov	r2, r3
 8002e6e:	2380      	movs	r3, #128	; 0x80
 8002e70:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	015a      	lsls	r2, r3, #5
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	4413      	add	r3, r2
 8002e7a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e7e:	689b      	ldr	r3, [r3, #8]
 8002e80:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e88:	d122      	bne.n	8002ed0 <HCD_HC_IN_IRQHandler+0x2c6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	015a      	lsls	r2, r3, #5
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	4413      	add	r3, r2
 8002e92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e96:	68db      	ldr	r3, [r3, #12]
 8002e98:	68fa      	ldr	r2, [r7, #12]
 8002e9a:	0151      	lsls	r1, r2, #5
 8002e9c:	693a      	ldr	r2, [r7, #16]
 8002e9e:	440a      	add	r2, r1
 8002ea0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002ea4:	f043 0302 	orr.w	r3, r3, #2
 8002ea8:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	68fa      	ldr	r2, [r7, #12]
 8002eb0:	b2d2      	uxtb	r2, r2
 8002eb2:	4611      	mov	r1, r2
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	f003 fbfe 	bl	80066b6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	015a      	lsls	r2, r3, #5
 8002ebe:	693b      	ldr	r3, [r7, #16]
 8002ec0:	4413      	add	r3, r2
 8002ec2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ec6:	461a      	mov	r2, r3
 8002ec8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002ecc:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8002ece:	e2ba      	b.n	8003446 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	015a      	lsls	r2, r3, #5
 8002ed4:	693b      	ldr	r3, [r7, #16]
 8002ed6:	4413      	add	r3, r2
 8002ed8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002edc:	689b      	ldr	r3, [r3, #8]
 8002ede:	f003 0301 	and.w	r3, r3, #1
 8002ee2:	2b01      	cmp	r3, #1
 8002ee4:	f040 811b 	bne.w	800311e <HCD_HC_IN_IRQHandler+0x514>
    if (hhcd->Init.dma_enable != 0U)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	691b      	ldr	r3, [r3, #16]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d019      	beq.n	8002f24 <HCD_HC_IN_IRQHandler+0x31a>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8002ef0:	687a      	ldr	r2, [r7, #4]
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	212c      	movs	r1, #44	; 0x2c
 8002ef6:	fb01 f303 	mul.w	r3, r1, r3
 8002efa:	4413      	add	r3, r2
 8002efc:	3348      	adds	r3, #72	; 0x48
 8002efe:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	0159      	lsls	r1, r3, #5
 8002f04:	693b      	ldr	r3, [r7, #16]
 8002f06:	440b      	add	r3, r1
 8002f08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f0c:	691b      	ldr	r3, [r3, #16]
 8002f0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8002f12:	1ad2      	subs	r2, r2, r3
 8002f14:	6879      	ldr	r1, [r7, #4]
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	202c      	movs	r0, #44	; 0x2c
 8002f1a:	fb00 f303 	mul.w	r3, r0, r3
 8002f1e:	440b      	add	r3, r1
 8002f20:	3350      	adds	r3, #80	; 0x50
 8002f22:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8002f24:	687a      	ldr	r2, [r7, #4]
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	212c      	movs	r1, #44	; 0x2c
 8002f2a:	fb01 f303 	mul.w	r3, r1, r3
 8002f2e:	4413      	add	r3, r2
 8002f30:	3361      	adds	r3, #97	; 0x61
 8002f32:	2201      	movs	r2, #1
 8002f34:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002f36:	687a      	ldr	r2, [r7, #4]
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	212c      	movs	r1, #44	; 0x2c
 8002f3c:	fb01 f303 	mul.w	r3, r1, r3
 8002f40:	4413      	add	r3, r2
 8002f42:	335c      	adds	r3, #92	; 0x5c
 8002f44:	2200      	movs	r2, #0
 8002f46:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	015a      	lsls	r2, r3, #5
 8002f4c:	693b      	ldr	r3, [r7, #16]
 8002f4e:	4413      	add	r3, r2
 8002f50:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f54:	461a      	mov	r2, r3
 8002f56:	2301      	movs	r3, #1
 8002f58:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002f5a:	687a      	ldr	r2, [r7, #4]
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	212c      	movs	r1, #44	; 0x2c
 8002f60:	fb01 f303 	mul.w	r3, r1, r3
 8002f64:	4413      	add	r3, r2
 8002f66:	333f      	adds	r3, #63	; 0x3f
 8002f68:	781b      	ldrb	r3, [r3, #0]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d009      	beq.n	8002f82 <HCD_HC_IN_IRQHandler+0x378>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8002f6e:	687a      	ldr	r2, [r7, #4]
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	212c      	movs	r1, #44	; 0x2c
 8002f74:	fb01 f303 	mul.w	r3, r1, r3
 8002f78:	4413      	add	r3, r2
 8002f7a:	333f      	adds	r3, #63	; 0x3f
 8002f7c:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002f7e:	2b02      	cmp	r3, #2
 8002f80:	d121      	bne.n	8002fc6 <HCD_HC_IN_IRQHandler+0x3bc>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	015a      	lsls	r2, r3, #5
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	4413      	add	r3, r2
 8002f8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f8e:	68db      	ldr	r3, [r3, #12]
 8002f90:	68fa      	ldr	r2, [r7, #12]
 8002f92:	0151      	lsls	r1, r2, #5
 8002f94:	693a      	ldr	r2, [r7, #16]
 8002f96:	440a      	add	r2, r1
 8002f98:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002f9c:	f043 0302 	orr.w	r3, r3, #2
 8002fa0:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	68fa      	ldr	r2, [r7, #12]
 8002fa8:	b2d2      	uxtb	r2, r2
 8002faa:	4611      	mov	r1, r2
 8002fac:	4618      	mov	r0, r3
 8002fae:	f003 fb82 	bl	80066b6 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	015a      	lsls	r2, r3, #5
 8002fb6:	693b      	ldr	r3, [r7, #16]
 8002fb8:	4413      	add	r3, r2
 8002fba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002fbe:	461a      	mov	r2, r3
 8002fc0:	2310      	movs	r3, #16
 8002fc2:	6093      	str	r3, [r2, #8]
 8002fc4:	e066      	b.n	8003094 <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8002fc6:	687a      	ldr	r2, [r7, #4]
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	212c      	movs	r1, #44	; 0x2c
 8002fcc:	fb01 f303 	mul.w	r3, r1, r3
 8002fd0:	4413      	add	r3, r2
 8002fd2:	333f      	adds	r3, #63	; 0x3f
 8002fd4:	781b      	ldrb	r3, [r3, #0]
 8002fd6:	2b03      	cmp	r3, #3
 8002fd8:	d127      	bne.n	800302a <HCD_HC_IN_IRQHandler+0x420>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	015a      	lsls	r2, r3, #5
 8002fde:	693b      	ldr	r3, [r7, #16]
 8002fe0:	4413      	add	r3, r2
 8002fe2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	68fa      	ldr	r2, [r7, #12]
 8002fea:	0151      	lsls	r1, r2, #5
 8002fec:	693a      	ldr	r2, [r7, #16]
 8002fee:	440a      	add	r2, r1
 8002ff0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002ff4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002ff8:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8002ffa:	687a      	ldr	r2, [r7, #4]
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	212c      	movs	r1, #44	; 0x2c
 8003000:	fb01 f303 	mul.w	r3, r1, r3
 8003004:	4413      	add	r3, r2
 8003006:	3360      	adds	r3, #96	; 0x60
 8003008:	2201      	movs	r2, #1
 800300a:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	b2d9      	uxtb	r1, r3
 8003010:	687a      	ldr	r2, [r7, #4]
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	202c      	movs	r0, #44	; 0x2c
 8003016:	fb00 f303 	mul.w	r3, r0, r3
 800301a:	4413      	add	r3, r2
 800301c:	3360      	adds	r3, #96	; 0x60
 800301e:	781b      	ldrb	r3, [r3, #0]
 8003020:	461a      	mov	r2, r3
 8003022:	6878      	ldr	r0, [r7, #4]
 8003024:	f005 fd04 	bl	8008a30 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003028:	e034      	b.n	8003094 <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 800302a:	687a      	ldr	r2, [r7, #4]
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	212c      	movs	r1, #44	; 0x2c
 8003030:	fb01 f303 	mul.w	r3, r1, r3
 8003034:	4413      	add	r3, r2
 8003036:	333f      	adds	r3, #63	; 0x3f
 8003038:	781b      	ldrb	r3, [r3, #0]
 800303a:	2b01      	cmp	r3, #1
 800303c:	d12a      	bne.n	8003094 <HCD_HC_IN_IRQHandler+0x48a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 800303e:	687a      	ldr	r2, [r7, #4]
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	212c      	movs	r1, #44	; 0x2c
 8003044:	fb01 f303 	mul.w	r3, r1, r3
 8003048:	4413      	add	r3, r2
 800304a:	3360      	adds	r3, #96	; 0x60
 800304c:	2201      	movs	r2, #1
 800304e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8003050:	687a      	ldr	r2, [r7, #4]
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	212c      	movs	r1, #44	; 0x2c
 8003056:	fb01 f303 	mul.w	r3, r1, r3
 800305a:	4413      	add	r3, r2
 800305c:	3354      	adds	r3, #84	; 0x54
 800305e:	781b      	ldrb	r3, [r3, #0]
 8003060:	f083 0301 	eor.w	r3, r3, #1
 8003064:	b2d8      	uxtb	r0, r3
 8003066:	687a      	ldr	r2, [r7, #4]
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	212c      	movs	r1, #44	; 0x2c
 800306c:	fb01 f303 	mul.w	r3, r1, r3
 8003070:	4413      	add	r3, r2
 8003072:	3354      	adds	r3, #84	; 0x54
 8003074:	4602      	mov	r2, r0
 8003076:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	b2d9      	uxtb	r1, r3
 800307c:	687a      	ldr	r2, [r7, #4]
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	202c      	movs	r0, #44	; 0x2c
 8003082:	fb00 f303 	mul.w	r3, r0, r3
 8003086:	4413      	add	r3, r2
 8003088:	3360      	adds	r3, #96	; 0x60
 800308a:	781b      	ldrb	r3, [r3, #0]
 800308c:	461a      	mov	r2, r3
 800308e:	6878      	ldr	r0, [r7, #4]
 8003090:	f005 fcce 	bl	8008a30 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	691b      	ldr	r3, [r3, #16]
 8003098:	2b01      	cmp	r3, #1
 800309a:	d12b      	bne.n	80030f4 <HCD_HC_IN_IRQHandler+0x4ea>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 800309c:	687a      	ldr	r2, [r7, #4]
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	212c      	movs	r1, #44	; 0x2c
 80030a2:	fb01 f303 	mul.w	r3, r1, r3
 80030a6:	4413      	add	r3, r2
 80030a8:	3348      	adds	r3, #72	; 0x48
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	6879      	ldr	r1, [r7, #4]
 80030ae:	68fa      	ldr	r2, [r7, #12]
 80030b0:	202c      	movs	r0, #44	; 0x2c
 80030b2:	fb00 f202 	mul.w	r2, r0, r2
 80030b6:	440a      	add	r2, r1
 80030b8:	3240      	adds	r2, #64	; 0x40
 80030ba:	8812      	ldrh	r2, [r2, #0]
 80030bc:	fbb3 f3f2 	udiv	r3, r3, r2
 80030c0:	f003 0301 	and.w	r3, r3, #1
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	f000 81be 	beq.w	8003446 <HCD_HC_IN_IRQHandler+0x83c>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 80030ca:	687a      	ldr	r2, [r7, #4]
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	212c      	movs	r1, #44	; 0x2c
 80030d0:	fb01 f303 	mul.w	r3, r1, r3
 80030d4:	4413      	add	r3, r2
 80030d6:	3354      	adds	r3, #84	; 0x54
 80030d8:	781b      	ldrb	r3, [r3, #0]
 80030da:	f083 0301 	eor.w	r3, r3, #1
 80030de:	b2d8      	uxtb	r0, r3
 80030e0:	687a      	ldr	r2, [r7, #4]
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	212c      	movs	r1, #44	; 0x2c
 80030e6:	fb01 f303 	mul.w	r3, r1, r3
 80030ea:	4413      	add	r3, r2
 80030ec:	3354      	adds	r3, #84	; 0x54
 80030ee:	4602      	mov	r2, r0
 80030f0:	701a      	strb	r2, [r3, #0]
}
 80030f2:	e1a8      	b.n	8003446 <HCD_HC_IN_IRQHandler+0x83c>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 80030f4:	687a      	ldr	r2, [r7, #4]
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	212c      	movs	r1, #44	; 0x2c
 80030fa:	fb01 f303 	mul.w	r3, r1, r3
 80030fe:	4413      	add	r3, r2
 8003100:	3354      	adds	r3, #84	; 0x54
 8003102:	781b      	ldrb	r3, [r3, #0]
 8003104:	f083 0301 	eor.w	r3, r3, #1
 8003108:	b2d8      	uxtb	r0, r3
 800310a:	687a      	ldr	r2, [r7, #4]
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	212c      	movs	r1, #44	; 0x2c
 8003110:	fb01 f303 	mul.w	r3, r1, r3
 8003114:	4413      	add	r3, r2
 8003116:	3354      	adds	r3, #84	; 0x54
 8003118:	4602      	mov	r2, r0
 800311a:	701a      	strb	r2, [r3, #0]
}
 800311c:	e193      	b.n	8003446 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	015a      	lsls	r2, r3, #5
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	4413      	add	r3, r2
 8003126:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	f003 0302 	and.w	r3, r3, #2
 8003130:	2b02      	cmp	r3, #2
 8003132:	f040 8106 	bne.w	8003342 <HCD_HC_IN_IRQHandler+0x738>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	015a      	lsls	r2, r3, #5
 800313a:	693b      	ldr	r3, [r7, #16]
 800313c:	4413      	add	r3, r2
 800313e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003142:	68db      	ldr	r3, [r3, #12]
 8003144:	68fa      	ldr	r2, [r7, #12]
 8003146:	0151      	lsls	r1, r2, #5
 8003148:	693a      	ldr	r2, [r7, #16]
 800314a:	440a      	add	r2, r1
 800314c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003150:	f023 0302 	bic.w	r3, r3, #2
 8003154:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8003156:	687a      	ldr	r2, [r7, #4]
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	212c      	movs	r1, #44	; 0x2c
 800315c:	fb01 f303 	mul.w	r3, r1, r3
 8003160:	4413      	add	r3, r2
 8003162:	3361      	adds	r3, #97	; 0x61
 8003164:	781b      	ldrb	r3, [r3, #0]
 8003166:	2b01      	cmp	r3, #1
 8003168:	d109      	bne.n	800317e <HCD_HC_IN_IRQHandler+0x574>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 800316a:	687a      	ldr	r2, [r7, #4]
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	212c      	movs	r1, #44	; 0x2c
 8003170:	fb01 f303 	mul.w	r3, r1, r3
 8003174:	4413      	add	r3, r2
 8003176:	3360      	adds	r3, #96	; 0x60
 8003178:	2201      	movs	r2, #1
 800317a:	701a      	strb	r2, [r3, #0]
 800317c:	e0c9      	b.n	8003312 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800317e:	687a      	ldr	r2, [r7, #4]
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	212c      	movs	r1, #44	; 0x2c
 8003184:	fb01 f303 	mul.w	r3, r1, r3
 8003188:	4413      	add	r3, r2
 800318a:	3361      	adds	r3, #97	; 0x61
 800318c:	781b      	ldrb	r3, [r3, #0]
 800318e:	2b05      	cmp	r3, #5
 8003190:	d109      	bne.n	80031a6 <HCD_HC_IN_IRQHandler+0x59c>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8003192:	687a      	ldr	r2, [r7, #4]
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	212c      	movs	r1, #44	; 0x2c
 8003198:	fb01 f303 	mul.w	r3, r1, r3
 800319c:	4413      	add	r3, r2
 800319e:	3360      	adds	r3, #96	; 0x60
 80031a0:	2205      	movs	r2, #5
 80031a2:	701a      	strb	r2, [r3, #0]
 80031a4:	e0b5      	b.n	8003312 <HCD_HC_IN_IRQHandler+0x708>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80031a6:	687a      	ldr	r2, [r7, #4]
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	212c      	movs	r1, #44	; 0x2c
 80031ac:	fb01 f303 	mul.w	r3, r1, r3
 80031b0:	4413      	add	r3, r2
 80031b2:	3361      	adds	r3, #97	; 0x61
 80031b4:	781b      	ldrb	r3, [r3, #0]
 80031b6:	2b06      	cmp	r3, #6
 80031b8:	d009      	beq.n	80031ce <HCD_HC_IN_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80031ba:	687a      	ldr	r2, [r7, #4]
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	212c      	movs	r1, #44	; 0x2c
 80031c0:	fb01 f303 	mul.w	r3, r1, r3
 80031c4:	4413      	add	r3, r2
 80031c6:	3361      	adds	r3, #97	; 0x61
 80031c8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80031ca:	2b08      	cmp	r3, #8
 80031cc:	d150      	bne.n	8003270 <HCD_HC_IN_IRQHandler+0x666>
      hhcd->hc[ch_num].ErrCnt++;
 80031ce:	687a      	ldr	r2, [r7, #4]
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	212c      	movs	r1, #44	; 0x2c
 80031d4:	fb01 f303 	mul.w	r3, r1, r3
 80031d8:	4413      	add	r3, r2
 80031da:	335c      	adds	r3, #92	; 0x5c
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	1c5a      	adds	r2, r3, #1
 80031e0:	6879      	ldr	r1, [r7, #4]
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	202c      	movs	r0, #44	; 0x2c
 80031e6:	fb00 f303 	mul.w	r3, r0, r3
 80031ea:	440b      	add	r3, r1
 80031ec:	335c      	adds	r3, #92	; 0x5c
 80031ee:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80031f0:	687a      	ldr	r2, [r7, #4]
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	212c      	movs	r1, #44	; 0x2c
 80031f6:	fb01 f303 	mul.w	r3, r1, r3
 80031fa:	4413      	add	r3, r2
 80031fc:	335c      	adds	r3, #92	; 0x5c
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	2b02      	cmp	r3, #2
 8003202:	d912      	bls.n	800322a <HCD_HC_IN_IRQHandler+0x620>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003204:	687a      	ldr	r2, [r7, #4]
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	212c      	movs	r1, #44	; 0x2c
 800320a:	fb01 f303 	mul.w	r3, r1, r3
 800320e:	4413      	add	r3, r2
 8003210:	335c      	adds	r3, #92	; 0x5c
 8003212:	2200      	movs	r2, #0
 8003214:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003216:	687a      	ldr	r2, [r7, #4]
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	212c      	movs	r1, #44	; 0x2c
 800321c:	fb01 f303 	mul.w	r3, r1, r3
 8003220:	4413      	add	r3, r2
 8003222:	3360      	adds	r3, #96	; 0x60
 8003224:	2204      	movs	r2, #4
 8003226:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003228:	e073      	b.n	8003312 <HCD_HC_IN_IRQHandler+0x708>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800322a:	687a      	ldr	r2, [r7, #4]
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	212c      	movs	r1, #44	; 0x2c
 8003230:	fb01 f303 	mul.w	r3, r1, r3
 8003234:	4413      	add	r3, r2
 8003236:	3360      	adds	r3, #96	; 0x60
 8003238:	2202      	movs	r2, #2
 800323a:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	015a      	lsls	r2, r3, #5
 8003240:	693b      	ldr	r3, [r7, #16]
 8003242:	4413      	add	r3, r2
 8003244:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800324c:	68bb      	ldr	r3, [r7, #8]
 800324e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003252:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800325a:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	015a      	lsls	r2, r3, #5
 8003260:	693b      	ldr	r3, [r7, #16]
 8003262:	4413      	add	r3, r2
 8003264:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003268:	461a      	mov	r2, r3
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800326e:	e050      	b.n	8003312 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8003270:	687a      	ldr	r2, [r7, #4]
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	212c      	movs	r1, #44	; 0x2c
 8003276:	fb01 f303 	mul.w	r3, r1, r3
 800327a:	4413      	add	r3, r2
 800327c:	3361      	adds	r3, #97	; 0x61
 800327e:	781b      	ldrb	r3, [r3, #0]
 8003280:	2b03      	cmp	r3, #3
 8003282:	d122      	bne.n	80032ca <HCD_HC_IN_IRQHandler+0x6c0>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003284:	687a      	ldr	r2, [r7, #4]
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	212c      	movs	r1, #44	; 0x2c
 800328a:	fb01 f303 	mul.w	r3, r1, r3
 800328e:	4413      	add	r3, r2
 8003290:	3360      	adds	r3, #96	; 0x60
 8003292:	2202      	movs	r2, #2
 8003294:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	015a      	lsls	r2, r3, #5
 800329a:	693b      	ldr	r3, [r7, #16]
 800329c:	4413      	add	r3, r2
 800329e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80032ac:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80032ae:	68bb      	ldr	r3, [r7, #8]
 80032b0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80032b4:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	015a      	lsls	r2, r3, #5
 80032ba:	693b      	ldr	r3, [r7, #16]
 80032bc:	4413      	add	r3, r2
 80032be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032c2:	461a      	mov	r2, r3
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	6013      	str	r3, [r2, #0]
 80032c8:	e023      	b.n	8003312 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 80032ca:	687a      	ldr	r2, [r7, #4]
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	212c      	movs	r1, #44	; 0x2c
 80032d0:	fb01 f303 	mul.w	r3, r1, r3
 80032d4:	4413      	add	r3, r2
 80032d6:	3361      	adds	r3, #97	; 0x61
 80032d8:	781b      	ldrb	r3, [r3, #0]
 80032da:	2b07      	cmp	r3, #7
 80032dc:	d119      	bne.n	8003312 <HCD_HC_IN_IRQHandler+0x708>
      hhcd->hc[ch_num].ErrCnt++;
 80032de:	687a      	ldr	r2, [r7, #4]
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	212c      	movs	r1, #44	; 0x2c
 80032e4:	fb01 f303 	mul.w	r3, r1, r3
 80032e8:	4413      	add	r3, r2
 80032ea:	335c      	adds	r3, #92	; 0x5c
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	1c5a      	adds	r2, r3, #1
 80032f0:	6879      	ldr	r1, [r7, #4]
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	202c      	movs	r0, #44	; 0x2c
 80032f6:	fb00 f303 	mul.w	r3, r0, r3
 80032fa:	440b      	add	r3, r1
 80032fc:	335c      	adds	r3, #92	; 0x5c
 80032fe:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003300:	687a      	ldr	r2, [r7, #4]
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	212c      	movs	r1, #44	; 0x2c
 8003306:	fb01 f303 	mul.w	r3, r1, r3
 800330a:	4413      	add	r3, r2
 800330c:	3360      	adds	r3, #96	; 0x60
 800330e:	2204      	movs	r2, #4
 8003310:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	015a      	lsls	r2, r3, #5
 8003316:	693b      	ldr	r3, [r7, #16]
 8003318:	4413      	add	r3, r2
 800331a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800331e:	461a      	mov	r2, r3
 8003320:	2302      	movs	r3, #2
 8003322:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	b2d9      	uxtb	r1, r3
 8003328:	687a      	ldr	r2, [r7, #4]
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	202c      	movs	r0, #44	; 0x2c
 800332e:	fb00 f303 	mul.w	r3, r0, r3
 8003332:	4413      	add	r3, r2
 8003334:	3360      	adds	r3, #96	; 0x60
 8003336:	781b      	ldrb	r3, [r3, #0]
 8003338:	461a      	mov	r2, r3
 800333a:	6878      	ldr	r0, [r7, #4]
 800333c:	f005 fb78 	bl	8008a30 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8003340:	e081      	b.n	8003446 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	015a      	lsls	r2, r3, #5
 8003346:	693b      	ldr	r3, [r7, #16]
 8003348:	4413      	add	r3, r2
 800334a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800334e:	689b      	ldr	r3, [r3, #8]
 8003350:	f003 0310 	and.w	r3, r3, #16
 8003354:	2b10      	cmp	r3, #16
 8003356:	d176      	bne.n	8003446 <HCD_HC_IN_IRQHandler+0x83c>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8003358:	687a      	ldr	r2, [r7, #4]
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	212c      	movs	r1, #44	; 0x2c
 800335e:	fb01 f303 	mul.w	r3, r1, r3
 8003362:	4413      	add	r3, r2
 8003364:	333f      	adds	r3, #63	; 0x3f
 8003366:	781b      	ldrb	r3, [r3, #0]
 8003368:	2b03      	cmp	r3, #3
 800336a:	d121      	bne.n	80033b0 <HCD_HC_IN_IRQHandler+0x7a6>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800336c:	687a      	ldr	r2, [r7, #4]
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	212c      	movs	r1, #44	; 0x2c
 8003372:	fb01 f303 	mul.w	r3, r1, r3
 8003376:	4413      	add	r3, r2
 8003378:	335c      	adds	r3, #92	; 0x5c
 800337a:	2200      	movs	r2, #0
 800337c:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	015a      	lsls	r2, r3, #5
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	4413      	add	r3, r2
 8003386:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800338a:	68db      	ldr	r3, [r3, #12]
 800338c:	68fa      	ldr	r2, [r7, #12]
 800338e:	0151      	lsls	r1, r2, #5
 8003390:	693a      	ldr	r2, [r7, #16]
 8003392:	440a      	add	r2, r1
 8003394:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003398:	f043 0302 	orr.w	r3, r3, #2
 800339c:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	68fa      	ldr	r2, [r7, #12]
 80033a4:	b2d2      	uxtb	r2, r2
 80033a6:	4611      	mov	r1, r2
 80033a8:	4618      	mov	r0, r3
 80033aa:	f003 f984 	bl	80066b6 <USB_HC_Halt>
 80033ae:	e041      	b.n	8003434 <HCD_HC_IN_IRQHandler+0x82a>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80033b0:	687a      	ldr	r2, [r7, #4]
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	212c      	movs	r1, #44	; 0x2c
 80033b6:	fb01 f303 	mul.w	r3, r1, r3
 80033ba:	4413      	add	r3, r2
 80033bc:	333f      	adds	r3, #63	; 0x3f
 80033be:	781b      	ldrb	r3, [r3, #0]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d009      	beq.n	80033d8 <HCD_HC_IN_IRQHandler+0x7ce>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80033c4:	687a      	ldr	r2, [r7, #4]
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	212c      	movs	r1, #44	; 0x2c
 80033ca:	fb01 f303 	mul.w	r3, r1, r3
 80033ce:	4413      	add	r3, r2
 80033d0:	333f      	adds	r3, #63	; 0x3f
 80033d2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80033d4:	2b02      	cmp	r3, #2
 80033d6:	d12d      	bne.n	8003434 <HCD_HC_IN_IRQHandler+0x82a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80033d8:	687a      	ldr	r2, [r7, #4]
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	212c      	movs	r1, #44	; 0x2c
 80033de:	fb01 f303 	mul.w	r3, r1, r3
 80033e2:	4413      	add	r3, r2
 80033e4:	335c      	adds	r3, #92	; 0x5c
 80033e6:	2200      	movs	r2, #0
 80033e8:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	691b      	ldr	r3, [r3, #16]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d120      	bne.n	8003434 <HCD_HC_IN_IRQHandler+0x82a>
        hhcd->hc[ch_num].state = HC_NAK;
 80033f2:	687a      	ldr	r2, [r7, #4]
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	212c      	movs	r1, #44	; 0x2c
 80033f8:	fb01 f303 	mul.w	r3, r1, r3
 80033fc:	4413      	add	r3, r2
 80033fe:	3361      	adds	r3, #97	; 0x61
 8003400:	2203      	movs	r2, #3
 8003402:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	015a      	lsls	r2, r3, #5
 8003408:	693b      	ldr	r3, [r7, #16]
 800340a:	4413      	add	r3, r2
 800340c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003410:	68db      	ldr	r3, [r3, #12]
 8003412:	68fa      	ldr	r2, [r7, #12]
 8003414:	0151      	lsls	r1, r2, #5
 8003416:	693a      	ldr	r2, [r7, #16]
 8003418:	440a      	add	r2, r1
 800341a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800341e:	f043 0302 	orr.w	r3, r3, #2
 8003422:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	68fa      	ldr	r2, [r7, #12]
 800342a:	b2d2      	uxtb	r2, r2
 800342c:	4611      	mov	r1, r2
 800342e:	4618      	mov	r0, r3
 8003430:	f003 f941 	bl	80066b6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	015a      	lsls	r2, r3, #5
 8003438:	693b      	ldr	r3, [r7, #16]
 800343a:	4413      	add	r3, r2
 800343c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003440:	461a      	mov	r2, r3
 8003442:	2310      	movs	r3, #16
 8003444:	6093      	str	r3, [r2, #8]
}
 8003446:	bf00      	nop
 8003448:	3718      	adds	r7, #24
 800344a:	46bd      	mov	sp, r7
 800344c:	bd80      	pop	{r7, pc}

0800344e <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800344e:	b580      	push	{r7, lr}
 8003450:	b088      	sub	sp, #32
 8003452:	af00      	add	r7, sp, #0
 8003454:	6078      	str	r0, [r7, #4]
 8003456:	460b      	mov	r3, r1
 8003458:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003460:	69fb      	ldr	r3, [r7, #28]
 8003462:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8003464:	78fb      	ldrb	r3, [r7, #3]
 8003466:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8003468:	697b      	ldr	r3, [r7, #20]
 800346a:	015a      	lsls	r2, r3, #5
 800346c:	69bb      	ldr	r3, [r7, #24]
 800346e:	4413      	add	r3, r2
 8003470:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003474:	689b      	ldr	r3, [r3, #8]
 8003476:	f003 0304 	and.w	r3, r3, #4
 800347a:	2b04      	cmp	r3, #4
 800347c:	d119      	bne.n	80034b2 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	015a      	lsls	r2, r3, #5
 8003482:	69bb      	ldr	r3, [r7, #24]
 8003484:	4413      	add	r3, r2
 8003486:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800348a:	461a      	mov	r2, r3
 800348c:	2304      	movs	r3, #4
 800348e:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003490:	697b      	ldr	r3, [r7, #20]
 8003492:	015a      	lsls	r2, r3, #5
 8003494:	69bb      	ldr	r3, [r7, #24]
 8003496:	4413      	add	r3, r2
 8003498:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800349c:	68db      	ldr	r3, [r3, #12]
 800349e:	697a      	ldr	r2, [r7, #20]
 80034a0:	0151      	lsls	r1, r2, #5
 80034a2:	69ba      	ldr	r2, [r7, #24]
 80034a4:	440a      	add	r2, r1
 80034a6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80034aa:	f043 0302 	orr.w	r3, r3, #2
 80034ae:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 80034b0:	e3ca      	b.n	8003c48 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	015a      	lsls	r2, r3, #5
 80034b6:	69bb      	ldr	r3, [r7, #24]
 80034b8:	4413      	add	r3, r2
 80034ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034be:	689b      	ldr	r3, [r3, #8]
 80034c0:	f003 0320 	and.w	r3, r3, #32
 80034c4:	2b20      	cmp	r3, #32
 80034c6:	d13e      	bne.n	8003546 <HCD_HC_OUT_IRQHandler+0xf8>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80034c8:	697b      	ldr	r3, [r7, #20]
 80034ca:	015a      	lsls	r2, r3, #5
 80034cc:	69bb      	ldr	r3, [r7, #24]
 80034ce:	4413      	add	r3, r2
 80034d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034d4:	461a      	mov	r2, r3
 80034d6:	2320      	movs	r3, #32
 80034d8:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 80034da:	687a      	ldr	r2, [r7, #4]
 80034dc:	697b      	ldr	r3, [r7, #20]
 80034de:	212c      	movs	r1, #44	; 0x2c
 80034e0:	fb01 f303 	mul.w	r3, r1, r3
 80034e4:	4413      	add	r3, r2
 80034e6:	333d      	adds	r3, #61	; 0x3d
 80034e8:	781b      	ldrb	r3, [r3, #0]
 80034ea:	2b01      	cmp	r3, #1
 80034ec:	f040 83ac 	bne.w	8003c48 <HCD_HC_OUT_IRQHandler+0x7fa>
      hhcd->hc[ch_num].do_ping = 0U;
 80034f0:	687a      	ldr	r2, [r7, #4]
 80034f2:	697b      	ldr	r3, [r7, #20]
 80034f4:	212c      	movs	r1, #44	; 0x2c
 80034f6:	fb01 f303 	mul.w	r3, r1, r3
 80034fa:	4413      	add	r3, r2
 80034fc:	333d      	adds	r3, #61	; 0x3d
 80034fe:	2200      	movs	r2, #0
 8003500:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003502:	687a      	ldr	r2, [r7, #4]
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	212c      	movs	r1, #44	; 0x2c
 8003508:	fb01 f303 	mul.w	r3, r1, r3
 800350c:	4413      	add	r3, r2
 800350e:	3360      	adds	r3, #96	; 0x60
 8003510:	2202      	movs	r2, #2
 8003512:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003514:	697b      	ldr	r3, [r7, #20]
 8003516:	015a      	lsls	r2, r3, #5
 8003518:	69bb      	ldr	r3, [r7, #24]
 800351a:	4413      	add	r3, r2
 800351c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003520:	68db      	ldr	r3, [r3, #12]
 8003522:	697a      	ldr	r2, [r7, #20]
 8003524:	0151      	lsls	r1, r2, #5
 8003526:	69ba      	ldr	r2, [r7, #24]
 8003528:	440a      	add	r2, r1
 800352a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800352e:	f043 0302 	orr.w	r3, r3, #2
 8003532:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	697a      	ldr	r2, [r7, #20]
 800353a:	b2d2      	uxtb	r2, r2
 800353c:	4611      	mov	r1, r2
 800353e:	4618      	mov	r0, r3
 8003540:	f003 f8b9 	bl	80066b6 <USB_HC_Halt>
}
 8003544:	e380      	b.n	8003c48 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003546:	697b      	ldr	r3, [r7, #20]
 8003548:	015a      	lsls	r2, r3, #5
 800354a:	69bb      	ldr	r3, [r7, #24]
 800354c:	4413      	add	r3, r2
 800354e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003552:	689b      	ldr	r3, [r3, #8]
 8003554:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003558:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800355c:	d122      	bne.n	80035a4 <HCD_HC_OUT_IRQHandler+0x156>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800355e:	697b      	ldr	r3, [r7, #20]
 8003560:	015a      	lsls	r2, r3, #5
 8003562:	69bb      	ldr	r3, [r7, #24]
 8003564:	4413      	add	r3, r2
 8003566:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800356a:	68db      	ldr	r3, [r3, #12]
 800356c:	697a      	ldr	r2, [r7, #20]
 800356e:	0151      	lsls	r1, r2, #5
 8003570:	69ba      	ldr	r2, [r7, #24]
 8003572:	440a      	add	r2, r1
 8003574:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003578:	f043 0302 	orr.w	r3, r3, #2
 800357c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	697a      	ldr	r2, [r7, #20]
 8003584:	b2d2      	uxtb	r2, r2
 8003586:	4611      	mov	r1, r2
 8003588:	4618      	mov	r0, r3
 800358a:	f003 f894 	bl	80066b6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800358e:	697b      	ldr	r3, [r7, #20]
 8003590:	015a      	lsls	r2, r3, #5
 8003592:	69bb      	ldr	r3, [r7, #24]
 8003594:	4413      	add	r3, r2
 8003596:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800359a:	461a      	mov	r2, r3
 800359c:	f44f 7300 	mov.w	r3, #512	; 0x200
 80035a0:	6093      	str	r3, [r2, #8]
}
 80035a2:	e351      	b.n	8003c48 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80035a4:	697b      	ldr	r3, [r7, #20]
 80035a6:	015a      	lsls	r2, r3, #5
 80035a8:	69bb      	ldr	r3, [r7, #24]
 80035aa:	4413      	add	r3, r2
 80035ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035b0:	689b      	ldr	r3, [r3, #8]
 80035b2:	f003 0301 	and.w	r3, r3, #1
 80035b6:	2b01      	cmp	r3, #1
 80035b8:	d150      	bne.n	800365c <HCD_HC_OUT_IRQHandler+0x20e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80035ba:	687a      	ldr	r2, [r7, #4]
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	212c      	movs	r1, #44	; 0x2c
 80035c0:	fb01 f303 	mul.w	r3, r1, r3
 80035c4:	4413      	add	r3, r2
 80035c6:	335c      	adds	r3, #92	; 0x5c
 80035c8:	2200      	movs	r2, #0
 80035ca:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80035cc:	697b      	ldr	r3, [r7, #20]
 80035ce:	015a      	lsls	r2, r3, #5
 80035d0:	69bb      	ldr	r3, [r7, #24]
 80035d2:	4413      	add	r3, r2
 80035d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035d8:	689b      	ldr	r3, [r3, #8]
 80035da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035de:	2b40      	cmp	r3, #64	; 0x40
 80035e0:	d111      	bne.n	8003606 <HCD_HC_OUT_IRQHandler+0x1b8>
      hhcd->hc[ch_num].do_ping = 1U;
 80035e2:	687a      	ldr	r2, [r7, #4]
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	212c      	movs	r1, #44	; 0x2c
 80035e8:	fb01 f303 	mul.w	r3, r1, r3
 80035ec:	4413      	add	r3, r2
 80035ee:	333d      	adds	r3, #61	; 0x3d
 80035f0:	2201      	movs	r2, #1
 80035f2:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80035f4:	697b      	ldr	r3, [r7, #20]
 80035f6:	015a      	lsls	r2, r3, #5
 80035f8:	69bb      	ldr	r3, [r7, #24]
 80035fa:	4413      	add	r3, r2
 80035fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003600:	461a      	mov	r2, r3
 8003602:	2340      	movs	r3, #64	; 0x40
 8003604:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003606:	697b      	ldr	r3, [r7, #20]
 8003608:	015a      	lsls	r2, r3, #5
 800360a:	69bb      	ldr	r3, [r7, #24]
 800360c:	4413      	add	r3, r2
 800360e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003612:	68db      	ldr	r3, [r3, #12]
 8003614:	697a      	ldr	r2, [r7, #20]
 8003616:	0151      	lsls	r1, r2, #5
 8003618:	69ba      	ldr	r2, [r7, #24]
 800361a:	440a      	add	r2, r1
 800361c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003620:	f043 0302 	orr.w	r3, r3, #2
 8003624:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	697a      	ldr	r2, [r7, #20]
 800362c:	b2d2      	uxtb	r2, r2
 800362e:	4611      	mov	r1, r2
 8003630:	4618      	mov	r0, r3
 8003632:	f003 f840 	bl	80066b6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8003636:	697b      	ldr	r3, [r7, #20]
 8003638:	015a      	lsls	r2, r3, #5
 800363a:	69bb      	ldr	r3, [r7, #24]
 800363c:	4413      	add	r3, r2
 800363e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003642:	461a      	mov	r2, r3
 8003644:	2301      	movs	r3, #1
 8003646:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8003648:	687a      	ldr	r2, [r7, #4]
 800364a:	697b      	ldr	r3, [r7, #20]
 800364c:	212c      	movs	r1, #44	; 0x2c
 800364e:	fb01 f303 	mul.w	r3, r1, r3
 8003652:	4413      	add	r3, r2
 8003654:	3361      	adds	r3, #97	; 0x61
 8003656:	2201      	movs	r2, #1
 8003658:	701a      	strb	r2, [r3, #0]
}
 800365a:	e2f5      	b.n	8003c48 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	015a      	lsls	r2, r3, #5
 8003660:	69bb      	ldr	r3, [r7, #24]
 8003662:	4413      	add	r3, r2
 8003664:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800366e:	2b40      	cmp	r3, #64	; 0x40
 8003670:	d13c      	bne.n	80036ec <HCD_HC_OUT_IRQHandler+0x29e>
    hhcd->hc[ch_num].state = HC_NYET;
 8003672:	687a      	ldr	r2, [r7, #4]
 8003674:	697b      	ldr	r3, [r7, #20]
 8003676:	212c      	movs	r1, #44	; 0x2c
 8003678:	fb01 f303 	mul.w	r3, r1, r3
 800367c:	4413      	add	r3, r2
 800367e:	3361      	adds	r3, #97	; 0x61
 8003680:	2204      	movs	r2, #4
 8003682:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8003684:	687a      	ldr	r2, [r7, #4]
 8003686:	697b      	ldr	r3, [r7, #20]
 8003688:	212c      	movs	r1, #44	; 0x2c
 800368a:	fb01 f303 	mul.w	r3, r1, r3
 800368e:	4413      	add	r3, r2
 8003690:	333d      	adds	r3, #61	; 0x3d
 8003692:	2201      	movs	r2, #1
 8003694:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003696:	687a      	ldr	r2, [r7, #4]
 8003698:	697b      	ldr	r3, [r7, #20]
 800369a:	212c      	movs	r1, #44	; 0x2c
 800369c:	fb01 f303 	mul.w	r3, r1, r3
 80036a0:	4413      	add	r3, r2
 80036a2:	335c      	adds	r3, #92	; 0x5c
 80036a4:	2200      	movs	r2, #0
 80036a6:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80036a8:	697b      	ldr	r3, [r7, #20]
 80036aa:	015a      	lsls	r2, r3, #5
 80036ac:	69bb      	ldr	r3, [r7, #24]
 80036ae:	4413      	add	r3, r2
 80036b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036b4:	68db      	ldr	r3, [r3, #12]
 80036b6:	697a      	ldr	r2, [r7, #20]
 80036b8:	0151      	lsls	r1, r2, #5
 80036ba:	69ba      	ldr	r2, [r7, #24]
 80036bc:	440a      	add	r2, r1
 80036be:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80036c2:	f043 0302 	orr.w	r3, r3, #2
 80036c6:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	697a      	ldr	r2, [r7, #20]
 80036ce:	b2d2      	uxtb	r2, r2
 80036d0:	4611      	mov	r1, r2
 80036d2:	4618      	mov	r0, r3
 80036d4:	f002 ffef 	bl	80066b6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80036d8:	697b      	ldr	r3, [r7, #20]
 80036da:	015a      	lsls	r2, r3, #5
 80036dc:	69bb      	ldr	r3, [r7, #24]
 80036de:	4413      	add	r3, r2
 80036e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036e4:	461a      	mov	r2, r3
 80036e6:	2340      	movs	r3, #64	; 0x40
 80036e8:	6093      	str	r3, [r2, #8]
}
 80036ea:	e2ad      	b.n	8003c48 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80036ec:	697b      	ldr	r3, [r7, #20]
 80036ee:	015a      	lsls	r2, r3, #5
 80036f0:	69bb      	ldr	r3, [r7, #24]
 80036f2:	4413      	add	r3, r2
 80036f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036f8:	689b      	ldr	r3, [r3, #8]
 80036fa:	f003 0308 	and.w	r3, r3, #8
 80036fe:	2b08      	cmp	r3, #8
 8003700:	d12a      	bne.n	8003758 <HCD_HC_OUT_IRQHandler+0x30a>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8003702:	697b      	ldr	r3, [r7, #20]
 8003704:	015a      	lsls	r2, r3, #5
 8003706:	69bb      	ldr	r3, [r7, #24]
 8003708:	4413      	add	r3, r2
 800370a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800370e:	461a      	mov	r2, r3
 8003710:	2308      	movs	r3, #8
 8003712:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003714:	697b      	ldr	r3, [r7, #20]
 8003716:	015a      	lsls	r2, r3, #5
 8003718:	69bb      	ldr	r3, [r7, #24]
 800371a:	4413      	add	r3, r2
 800371c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003720:	68db      	ldr	r3, [r3, #12]
 8003722:	697a      	ldr	r2, [r7, #20]
 8003724:	0151      	lsls	r1, r2, #5
 8003726:	69ba      	ldr	r2, [r7, #24]
 8003728:	440a      	add	r2, r1
 800372a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800372e:	f043 0302 	orr.w	r3, r3, #2
 8003732:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	697a      	ldr	r2, [r7, #20]
 800373a:	b2d2      	uxtb	r2, r2
 800373c:	4611      	mov	r1, r2
 800373e:	4618      	mov	r0, r3
 8003740:	f002 ffb9 	bl	80066b6 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8003744:	687a      	ldr	r2, [r7, #4]
 8003746:	697b      	ldr	r3, [r7, #20]
 8003748:	212c      	movs	r1, #44	; 0x2c
 800374a:	fb01 f303 	mul.w	r3, r1, r3
 800374e:	4413      	add	r3, r2
 8003750:	3361      	adds	r3, #97	; 0x61
 8003752:	2205      	movs	r2, #5
 8003754:	701a      	strb	r2, [r3, #0]
}
 8003756:	e277      	b.n	8003c48 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003758:	697b      	ldr	r3, [r7, #20]
 800375a:	015a      	lsls	r2, r3, #5
 800375c:	69bb      	ldr	r3, [r7, #24]
 800375e:	4413      	add	r3, r2
 8003760:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003764:	689b      	ldr	r3, [r3, #8]
 8003766:	f003 0310 	and.w	r3, r3, #16
 800376a:	2b10      	cmp	r3, #16
 800376c:	d150      	bne.n	8003810 <HCD_HC_OUT_IRQHandler+0x3c2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800376e:	687a      	ldr	r2, [r7, #4]
 8003770:	697b      	ldr	r3, [r7, #20]
 8003772:	212c      	movs	r1, #44	; 0x2c
 8003774:	fb01 f303 	mul.w	r3, r1, r3
 8003778:	4413      	add	r3, r2
 800377a:	335c      	adds	r3, #92	; 0x5c
 800377c:	2200      	movs	r2, #0
 800377e:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8003780:	687a      	ldr	r2, [r7, #4]
 8003782:	697b      	ldr	r3, [r7, #20]
 8003784:	212c      	movs	r1, #44	; 0x2c
 8003786:	fb01 f303 	mul.w	r3, r1, r3
 800378a:	4413      	add	r3, r2
 800378c:	3361      	adds	r3, #97	; 0x61
 800378e:	2203      	movs	r2, #3
 8003790:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8003792:	687a      	ldr	r2, [r7, #4]
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	212c      	movs	r1, #44	; 0x2c
 8003798:	fb01 f303 	mul.w	r3, r1, r3
 800379c:	4413      	add	r3, r2
 800379e:	333d      	adds	r3, #61	; 0x3d
 80037a0:	781b      	ldrb	r3, [r3, #0]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d112      	bne.n	80037cc <HCD_HC_OUT_IRQHandler+0x37e>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 80037a6:	687a      	ldr	r2, [r7, #4]
 80037a8:	697b      	ldr	r3, [r7, #20]
 80037aa:	212c      	movs	r1, #44	; 0x2c
 80037ac:	fb01 f303 	mul.w	r3, r1, r3
 80037b0:	4413      	add	r3, r2
 80037b2:	333c      	adds	r3, #60	; 0x3c
 80037b4:	781b      	ldrb	r3, [r3, #0]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d108      	bne.n	80037cc <HCD_HC_OUT_IRQHandler+0x37e>
        hhcd->hc[ch_num].do_ping = 1U;
 80037ba:	687a      	ldr	r2, [r7, #4]
 80037bc:	697b      	ldr	r3, [r7, #20]
 80037be:	212c      	movs	r1, #44	; 0x2c
 80037c0:	fb01 f303 	mul.w	r3, r1, r3
 80037c4:	4413      	add	r3, r2
 80037c6:	333d      	adds	r3, #61	; 0x3d
 80037c8:	2201      	movs	r2, #1
 80037ca:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80037cc:	697b      	ldr	r3, [r7, #20]
 80037ce:	015a      	lsls	r2, r3, #5
 80037d0:	69bb      	ldr	r3, [r7, #24]
 80037d2:	4413      	add	r3, r2
 80037d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037d8:	68db      	ldr	r3, [r3, #12]
 80037da:	697a      	ldr	r2, [r7, #20]
 80037dc:	0151      	lsls	r1, r2, #5
 80037de:	69ba      	ldr	r2, [r7, #24]
 80037e0:	440a      	add	r2, r1
 80037e2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80037e6:	f043 0302 	orr.w	r3, r3, #2
 80037ea:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	697a      	ldr	r2, [r7, #20]
 80037f2:	b2d2      	uxtb	r2, r2
 80037f4:	4611      	mov	r1, r2
 80037f6:	4618      	mov	r0, r3
 80037f8:	f002 ff5d 	bl	80066b6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80037fc:	697b      	ldr	r3, [r7, #20]
 80037fe:	015a      	lsls	r2, r3, #5
 8003800:	69bb      	ldr	r3, [r7, #24]
 8003802:	4413      	add	r3, r2
 8003804:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003808:	461a      	mov	r2, r3
 800380a:	2310      	movs	r3, #16
 800380c:	6093      	str	r3, [r2, #8]
}
 800380e:	e21b      	b.n	8003c48 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	015a      	lsls	r2, r3, #5
 8003814:	69bb      	ldr	r3, [r7, #24]
 8003816:	4413      	add	r3, r2
 8003818:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800381c:	689b      	ldr	r3, [r3, #8]
 800381e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003822:	2b80      	cmp	r3, #128	; 0x80
 8003824:	d174      	bne.n	8003910 <HCD_HC_OUT_IRQHandler+0x4c2>
    if (hhcd->Init.dma_enable == 0U)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	691b      	ldr	r3, [r3, #16]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d121      	bne.n	8003872 <HCD_HC_OUT_IRQHandler+0x424>
      hhcd->hc[ch_num].state = HC_XACTERR;
 800382e:	687a      	ldr	r2, [r7, #4]
 8003830:	697b      	ldr	r3, [r7, #20]
 8003832:	212c      	movs	r1, #44	; 0x2c
 8003834:	fb01 f303 	mul.w	r3, r1, r3
 8003838:	4413      	add	r3, r2
 800383a:	3361      	adds	r3, #97	; 0x61
 800383c:	2206      	movs	r2, #6
 800383e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003840:	697b      	ldr	r3, [r7, #20]
 8003842:	015a      	lsls	r2, r3, #5
 8003844:	69bb      	ldr	r3, [r7, #24]
 8003846:	4413      	add	r3, r2
 8003848:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800384c:	68db      	ldr	r3, [r3, #12]
 800384e:	697a      	ldr	r2, [r7, #20]
 8003850:	0151      	lsls	r1, r2, #5
 8003852:	69ba      	ldr	r2, [r7, #24]
 8003854:	440a      	add	r2, r1
 8003856:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800385a:	f043 0302 	orr.w	r3, r3, #2
 800385e:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	697a      	ldr	r2, [r7, #20]
 8003866:	b2d2      	uxtb	r2, r2
 8003868:	4611      	mov	r1, r2
 800386a:	4618      	mov	r0, r3
 800386c:	f002 ff23 	bl	80066b6 <USB_HC_Halt>
 8003870:	e044      	b.n	80038fc <HCD_HC_OUT_IRQHandler+0x4ae>
      hhcd->hc[ch_num].ErrCnt++;
 8003872:	687a      	ldr	r2, [r7, #4]
 8003874:	697b      	ldr	r3, [r7, #20]
 8003876:	212c      	movs	r1, #44	; 0x2c
 8003878:	fb01 f303 	mul.w	r3, r1, r3
 800387c:	4413      	add	r3, r2
 800387e:	335c      	adds	r3, #92	; 0x5c
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	1c5a      	adds	r2, r3, #1
 8003884:	6879      	ldr	r1, [r7, #4]
 8003886:	697b      	ldr	r3, [r7, #20]
 8003888:	202c      	movs	r0, #44	; 0x2c
 800388a:	fb00 f303 	mul.w	r3, r0, r3
 800388e:	440b      	add	r3, r1
 8003890:	335c      	adds	r3, #92	; 0x5c
 8003892:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003894:	687a      	ldr	r2, [r7, #4]
 8003896:	697b      	ldr	r3, [r7, #20]
 8003898:	212c      	movs	r1, #44	; 0x2c
 800389a:	fb01 f303 	mul.w	r3, r1, r3
 800389e:	4413      	add	r3, r2
 80038a0:	335c      	adds	r3, #92	; 0x5c
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	2b02      	cmp	r3, #2
 80038a6:	d920      	bls.n	80038ea <HCD_HC_OUT_IRQHandler+0x49c>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80038a8:	687a      	ldr	r2, [r7, #4]
 80038aa:	697b      	ldr	r3, [r7, #20]
 80038ac:	212c      	movs	r1, #44	; 0x2c
 80038ae:	fb01 f303 	mul.w	r3, r1, r3
 80038b2:	4413      	add	r3, r2
 80038b4:	335c      	adds	r3, #92	; 0x5c
 80038b6:	2200      	movs	r2, #0
 80038b8:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80038ba:	687a      	ldr	r2, [r7, #4]
 80038bc:	697b      	ldr	r3, [r7, #20]
 80038be:	212c      	movs	r1, #44	; 0x2c
 80038c0:	fb01 f303 	mul.w	r3, r1, r3
 80038c4:	4413      	add	r3, r2
 80038c6:	3360      	adds	r3, #96	; 0x60
 80038c8:	2204      	movs	r2, #4
 80038ca:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num,
 80038cc:	697b      	ldr	r3, [r7, #20]
 80038ce:	b2d9      	uxtb	r1, r3
 80038d0:	687a      	ldr	r2, [r7, #4]
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	202c      	movs	r0, #44	; 0x2c
 80038d6:	fb00 f303 	mul.w	r3, r0, r3
 80038da:	4413      	add	r3, r2
 80038dc:	3360      	adds	r3, #96	; 0x60
 80038de:	781b      	ldrb	r3, [r3, #0]
 80038e0:	461a      	mov	r2, r3
 80038e2:	6878      	ldr	r0, [r7, #4]
 80038e4:	f005 f8a4 	bl	8008a30 <HAL_HCD_HC_NotifyURBChange_Callback>
 80038e8:	e008      	b.n	80038fc <HCD_HC_OUT_IRQHandler+0x4ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80038ea:	687a      	ldr	r2, [r7, #4]
 80038ec:	697b      	ldr	r3, [r7, #20]
 80038ee:	212c      	movs	r1, #44	; 0x2c
 80038f0:	fb01 f303 	mul.w	r3, r1, r3
 80038f4:	4413      	add	r3, r2
 80038f6:	3360      	adds	r3, #96	; 0x60
 80038f8:	2202      	movs	r2, #2
 80038fa:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80038fc:	697b      	ldr	r3, [r7, #20]
 80038fe:	015a      	lsls	r2, r3, #5
 8003900:	69bb      	ldr	r3, [r7, #24]
 8003902:	4413      	add	r3, r2
 8003904:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003908:	461a      	mov	r2, r3
 800390a:	2380      	movs	r3, #128	; 0x80
 800390c:	6093      	str	r3, [r2, #8]
}
 800390e:	e19b      	b.n	8003c48 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8003910:	697b      	ldr	r3, [r7, #20]
 8003912:	015a      	lsls	r2, r3, #5
 8003914:	69bb      	ldr	r3, [r7, #24]
 8003916:	4413      	add	r3, r2
 8003918:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800391c:	689b      	ldr	r3, [r3, #8]
 800391e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003922:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003926:	d134      	bne.n	8003992 <HCD_HC_OUT_IRQHandler+0x544>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	015a      	lsls	r2, r3, #5
 800392c:	69bb      	ldr	r3, [r7, #24]
 800392e:	4413      	add	r3, r2
 8003930:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003934:	68db      	ldr	r3, [r3, #12]
 8003936:	697a      	ldr	r2, [r7, #20]
 8003938:	0151      	lsls	r1, r2, #5
 800393a:	69ba      	ldr	r2, [r7, #24]
 800393c:	440a      	add	r2, r1
 800393e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003942:	f043 0302 	orr.w	r3, r3, #2
 8003946:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	697a      	ldr	r2, [r7, #20]
 800394e:	b2d2      	uxtb	r2, r2
 8003950:	4611      	mov	r1, r2
 8003952:	4618      	mov	r0, r3
 8003954:	f002 feaf 	bl	80066b6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003958:	697b      	ldr	r3, [r7, #20]
 800395a:	015a      	lsls	r2, r3, #5
 800395c:	69bb      	ldr	r3, [r7, #24]
 800395e:	4413      	add	r3, r2
 8003960:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003964:	461a      	mov	r2, r3
 8003966:	2310      	movs	r3, #16
 8003968:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800396a:	697b      	ldr	r3, [r7, #20]
 800396c:	015a      	lsls	r2, r3, #5
 800396e:	69bb      	ldr	r3, [r7, #24]
 8003970:	4413      	add	r3, r2
 8003972:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003976:	461a      	mov	r2, r3
 8003978:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800397c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800397e:	687a      	ldr	r2, [r7, #4]
 8003980:	697b      	ldr	r3, [r7, #20]
 8003982:	212c      	movs	r1, #44	; 0x2c
 8003984:	fb01 f303 	mul.w	r3, r1, r3
 8003988:	4413      	add	r3, r2
 800398a:	3361      	adds	r3, #97	; 0x61
 800398c:	2208      	movs	r2, #8
 800398e:	701a      	strb	r2, [r3, #0]
}
 8003990:	e15a      	b.n	8003c48 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8003992:	697b      	ldr	r3, [r7, #20]
 8003994:	015a      	lsls	r2, r3, #5
 8003996:	69bb      	ldr	r3, [r7, #24]
 8003998:	4413      	add	r3, r2
 800399a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800399e:	689b      	ldr	r3, [r3, #8]
 80039a0:	f003 0302 	and.w	r3, r3, #2
 80039a4:	2b02      	cmp	r3, #2
 80039a6:	f040 814f 	bne.w	8003c48 <HCD_HC_OUT_IRQHandler+0x7fa>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 80039aa:	697b      	ldr	r3, [r7, #20]
 80039ac:	015a      	lsls	r2, r3, #5
 80039ae:	69bb      	ldr	r3, [r7, #24]
 80039b0:	4413      	add	r3, r2
 80039b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039b6:	68db      	ldr	r3, [r3, #12]
 80039b8:	697a      	ldr	r2, [r7, #20]
 80039ba:	0151      	lsls	r1, r2, #5
 80039bc:	69ba      	ldr	r2, [r7, #24]
 80039be:	440a      	add	r2, r1
 80039c0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80039c4:	f023 0302 	bic.w	r3, r3, #2
 80039c8:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80039ca:	687a      	ldr	r2, [r7, #4]
 80039cc:	697b      	ldr	r3, [r7, #20]
 80039ce:	212c      	movs	r1, #44	; 0x2c
 80039d0:	fb01 f303 	mul.w	r3, r1, r3
 80039d4:	4413      	add	r3, r2
 80039d6:	3361      	adds	r3, #97	; 0x61
 80039d8:	781b      	ldrb	r3, [r3, #0]
 80039da:	2b01      	cmp	r3, #1
 80039dc:	d17d      	bne.n	8003ada <HCD_HC_OUT_IRQHandler+0x68c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80039de:	687a      	ldr	r2, [r7, #4]
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	212c      	movs	r1, #44	; 0x2c
 80039e4:	fb01 f303 	mul.w	r3, r1, r3
 80039e8:	4413      	add	r3, r2
 80039ea:	3360      	adds	r3, #96	; 0x60
 80039ec:	2201      	movs	r2, #1
 80039ee:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80039f0:	687a      	ldr	r2, [r7, #4]
 80039f2:	697b      	ldr	r3, [r7, #20]
 80039f4:	212c      	movs	r1, #44	; 0x2c
 80039f6:	fb01 f303 	mul.w	r3, r1, r3
 80039fa:	4413      	add	r3, r2
 80039fc:	333f      	adds	r3, #63	; 0x3f
 80039fe:	781b      	ldrb	r3, [r3, #0]
 8003a00:	2b02      	cmp	r3, #2
 8003a02:	d00a      	beq.n	8003a1a <HCD_HC_OUT_IRQHandler+0x5cc>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8003a04:	687a      	ldr	r2, [r7, #4]
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	212c      	movs	r1, #44	; 0x2c
 8003a0a:	fb01 f303 	mul.w	r3, r1, r3
 8003a0e:	4413      	add	r3, r2
 8003a10:	333f      	adds	r3, #63	; 0x3f
 8003a12:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8003a14:	2b03      	cmp	r3, #3
 8003a16:	f040 8100 	bne.w	8003c1a <HCD_HC_OUT_IRQHandler+0x7cc>
        if (hhcd->Init.dma_enable == 0U)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	691b      	ldr	r3, [r3, #16]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d113      	bne.n	8003a4a <HCD_HC_OUT_IRQHandler+0x5fc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8003a22:	687a      	ldr	r2, [r7, #4]
 8003a24:	697b      	ldr	r3, [r7, #20]
 8003a26:	212c      	movs	r1, #44	; 0x2c
 8003a28:	fb01 f303 	mul.w	r3, r1, r3
 8003a2c:	4413      	add	r3, r2
 8003a2e:	3355      	adds	r3, #85	; 0x55
 8003a30:	781b      	ldrb	r3, [r3, #0]
 8003a32:	f083 0301 	eor.w	r3, r3, #1
 8003a36:	b2d8      	uxtb	r0, r3
 8003a38:	687a      	ldr	r2, [r7, #4]
 8003a3a:	697b      	ldr	r3, [r7, #20]
 8003a3c:	212c      	movs	r1, #44	; 0x2c
 8003a3e:	fb01 f303 	mul.w	r3, r1, r3
 8003a42:	4413      	add	r3, r2
 8003a44:	3355      	adds	r3, #85	; 0x55
 8003a46:	4602      	mov	r2, r0
 8003a48:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	691b      	ldr	r3, [r3, #16]
 8003a4e:	2b01      	cmp	r3, #1
 8003a50:	f040 80e3 	bne.w	8003c1a <HCD_HC_OUT_IRQHandler+0x7cc>
 8003a54:	687a      	ldr	r2, [r7, #4]
 8003a56:	697b      	ldr	r3, [r7, #20]
 8003a58:	212c      	movs	r1, #44	; 0x2c
 8003a5a:	fb01 f303 	mul.w	r3, r1, r3
 8003a5e:	4413      	add	r3, r2
 8003a60:	334c      	adds	r3, #76	; 0x4c
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	f000 80d8 	beq.w	8003c1a <HCD_HC_OUT_IRQHandler+0x7cc>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8003a6a:	687a      	ldr	r2, [r7, #4]
 8003a6c:	697b      	ldr	r3, [r7, #20]
 8003a6e:	212c      	movs	r1, #44	; 0x2c
 8003a70:	fb01 f303 	mul.w	r3, r1, r3
 8003a74:	4413      	add	r3, r2
 8003a76:	334c      	adds	r3, #76	; 0x4c
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	6879      	ldr	r1, [r7, #4]
 8003a7c:	697a      	ldr	r2, [r7, #20]
 8003a7e:	202c      	movs	r0, #44	; 0x2c
 8003a80:	fb00 f202 	mul.w	r2, r0, r2
 8003a84:	440a      	add	r2, r1
 8003a86:	3240      	adds	r2, #64	; 0x40
 8003a88:	8812      	ldrh	r2, [r2, #0]
 8003a8a:	4413      	add	r3, r2
 8003a8c:	3b01      	subs	r3, #1
 8003a8e:	6879      	ldr	r1, [r7, #4]
 8003a90:	697a      	ldr	r2, [r7, #20]
 8003a92:	202c      	movs	r0, #44	; 0x2c
 8003a94:	fb00 f202 	mul.w	r2, r0, r2
 8003a98:	440a      	add	r2, r1
 8003a9a:	3240      	adds	r2, #64	; 0x40
 8003a9c:	8812      	ldrh	r2, [r2, #0]
 8003a9e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003aa2:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	f003 0301 	and.w	r3, r3, #1
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	f000 80b5 	beq.w	8003c1a <HCD_HC_OUT_IRQHandler+0x7cc>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 8003ab0:	687a      	ldr	r2, [r7, #4]
 8003ab2:	697b      	ldr	r3, [r7, #20]
 8003ab4:	212c      	movs	r1, #44	; 0x2c
 8003ab6:	fb01 f303 	mul.w	r3, r1, r3
 8003aba:	4413      	add	r3, r2
 8003abc:	3355      	adds	r3, #85	; 0x55
 8003abe:	781b      	ldrb	r3, [r3, #0]
 8003ac0:	f083 0301 	eor.w	r3, r3, #1
 8003ac4:	b2d8      	uxtb	r0, r3
 8003ac6:	687a      	ldr	r2, [r7, #4]
 8003ac8:	697b      	ldr	r3, [r7, #20]
 8003aca:	212c      	movs	r1, #44	; 0x2c
 8003acc:	fb01 f303 	mul.w	r3, r1, r3
 8003ad0:	4413      	add	r3, r2
 8003ad2:	3355      	adds	r3, #85	; 0x55
 8003ad4:	4602      	mov	r2, r0
 8003ad6:	701a      	strb	r2, [r3, #0]
 8003ad8:	e09f      	b.n	8003c1a <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8003ada:	687a      	ldr	r2, [r7, #4]
 8003adc:	697b      	ldr	r3, [r7, #20]
 8003ade:	212c      	movs	r1, #44	; 0x2c
 8003ae0:	fb01 f303 	mul.w	r3, r1, r3
 8003ae4:	4413      	add	r3, r2
 8003ae6:	3361      	adds	r3, #97	; 0x61
 8003ae8:	781b      	ldrb	r3, [r3, #0]
 8003aea:	2b03      	cmp	r3, #3
 8003aec:	d109      	bne.n	8003b02 <HCD_HC_OUT_IRQHandler+0x6b4>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003aee:	687a      	ldr	r2, [r7, #4]
 8003af0:	697b      	ldr	r3, [r7, #20]
 8003af2:	212c      	movs	r1, #44	; 0x2c
 8003af4:	fb01 f303 	mul.w	r3, r1, r3
 8003af8:	4413      	add	r3, r2
 8003afa:	3360      	adds	r3, #96	; 0x60
 8003afc:	2202      	movs	r2, #2
 8003afe:	701a      	strb	r2, [r3, #0]
 8003b00:	e08b      	b.n	8003c1a <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8003b02:	687a      	ldr	r2, [r7, #4]
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	212c      	movs	r1, #44	; 0x2c
 8003b08:	fb01 f303 	mul.w	r3, r1, r3
 8003b0c:	4413      	add	r3, r2
 8003b0e:	3361      	adds	r3, #97	; 0x61
 8003b10:	781b      	ldrb	r3, [r3, #0]
 8003b12:	2b04      	cmp	r3, #4
 8003b14:	d109      	bne.n	8003b2a <HCD_HC_OUT_IRQHandler+0x6dc>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003b16:	687a      	ldr	r2, [r7, #4]
 8003b18:	697b      	ldr	r3, [r7, #20]
 8003b1a:	212c      	movs	r1, #44	; 0x2c
 8003b1c:	fb01 f303 	mul.w	r3, r1, r3
 8003b20:	4413      	add	r3, r2
 8003b22:	3360      	adds	r3, #96	; 0x60
 8003b24:	2202      	movs	r2, #2
 8003b26:	701a      	strb	r2, [r3, #0]
 8003b28:	e077      	b.n	8003c1a <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8003b2a:	687a      	ldr	r2, [r7, #4]
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	212c      	movs	r1, #44	; 0x2c
 8003b30:	fb01 f303 	mul.w	r3, r1, r3
 8003b34:	4413      	add	r3, r2
 8003b36:	3361      	adds	r3, #97	; 0x61
 8003b38:	781b      	ldrb	r3, [r3, #0]
 8003b3a:	2b05      	cmp	r3, #5
 8003b3c:	d109      	bne.n	8003b52 <HCD_HC_OUT_IRQHandler+0x704>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8003b3e:	687a      	ldr	r2, [r7, #4]
 8003b40:	697b      	ldr	r3, [r7, #20]
 8003b42:	212c      	movs	r1, #44	; 0x2c
 8003b44:	fb01 f303 	mul.w	r3, r1, r3
 8003b48:	4413      	add	r3, r2
 8003b4a:	3360      	adds	r3, #96	; 0x60
 8003b4c:	2205      	movs	r2, #5
 8003b4e:	701a      	strb	r2, [r3, #0]
 8003b50:	e063      	b.n	8003c1a <HCD_HC_OUT_IRQHandler+0x7cc>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003b52:	687a      	ldr	r2, [r7, #4]
 8003b54:	697b      	ldr	r3, [r7, #20]
 8003b56:	212c      	movs	r1, #44	; 0x2c
 8003b58:	fb01 f303 	mul.w	r3, r1, r3
 8003b5c:	4413      	add	r3, r2
 8003b5e:	3361      	adds	r3, #97	; 0x61
 8003b60:	781b      	ldrb	r3, [r3, #0]
 8003b62:	2b06      	cmp	r3, #6
 8003b64:	d009      	beq.n	8003b7a <HCD_HC_OUT_IRQHandler+0x72c>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8003b66:	687a      	ldr	r2, [r7, #4]
 8003b68:	697b      	ldr	r3, [r7, #20]
 8003b6a:	212c      	movs	r1, #44	; 0x2c
 8003b6c:	fb01 f303 	mul.w	r3, r1, r3
 8003b70:	4413      	add	r3, r2
 8003b72:	3361      	adds	r3, #97	; 0x61
 8003b74:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003b76:	2b08      	cmp	r3, #8
 8003b78:	d14f      	bne.n	8003c1a <HCD_HC_OUT_IRQHandler+0x7cc>
      hhcd->hc[ch_num].ErrCnt++;
 8003b7a:	687a      	ldr	r2, [r7, #4]
 8003b7c:	697b      	ldr	r3, [r7, #20]
 8003b7e:	212c      	movs	r1, #44	; 0x2c
 8003b80:	fb01 f303 	mul.w	r3, r1, r3
 8003b84:	4413      	add	r3, r2
 8003b86:	335c      	adds	r3, #92	; 0x5c
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	1c5a      	adds	r2, r3, #1
 8003b8c:	6879      	ldr	r1, [r7, #4]
 8003b8e:	697b      	ldr	r3, [r7, #20]
 8003b90:	202c      	movs	r0, #44	; 0x2c
 8003b92:	fb00 f303 	mul.w	r3, r0, r3
 8003b96:	440b      	add	r3, r1
 8003b98:	335c      	adds	r3, #92	; 0x5c
 8003b9a:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003b9c:	687a      	ldr	r2, [r7, #4]
 8003b9e:	697b      	ldr	r3, [r7, #20]
 8003ba0:	212c      	movs	r1, #44	; 0x2c
 8003ba2:	fb01 f303 	mul.w	r3, r1, r3
 8003ba6:	4413      	add	r3, r2
 8003ba8:	335c      	adds	r3, #92	; 0x5c
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	2b02      	cmp	r3, #2
 8003bae:	d912      	bls.n	8003bd6 <HCD_HC_OUT_IRQHandler+0x788>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003bb0:	687a      	ldr	r2, [r7, #4]
 8003bb2:	697b      	ldr	r3, [r7, #20]
 8003bb4:	212c      	movs	r1, #44	; 0x2c
 8003bb6:	fb01 f303 	mul.w	r3, r1, r3
 8003bba:	4413      	add	r3, r2
 8003bbc:	335c      	adds	r3, #92	; 0x5c
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003bc2:	687a      	ldr	r2, [r7, #4]
 8003bc4:	697b      	ldr	r3, [r7, #20]
 8003bc6:	212c      	movs	r1, #44	; 0x2c
 8003bc8:	fb01 f303 	mul.w	r3, r1, r3
 8003bcc:	4413      	add	r3, r2
 8003bce:	3360      	adds	r3, #96	; 0x60
 8003bd0:	2204      	movs	r2, #4
 8003bd2:	701a      	strb	r2, [r3, #0]
 8003bd4:	e021      	b.n	8003c1a <HCD_HC_OUT_IRQHandler+0x7cc>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003bd6:	687a      	ldr	r2, [r7, #4]
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	212c      	movs	r1, #44	; 0x2c
 8003bdc:	fb01 f303 	mul.w	r3, r1, r3
 8003be0:	4413      	add	r3, r2
 8003be2:	3360      	adds	r3, #96	; 0x60
 8003be4:	2202      	movs	r2, #2
 8003be6:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003be8:	697b      	ldr	r3, [r7, #20]
 8003bea:	015a      	lsls	r2, r3, #5
 8003bec:	69bb      	ldr	r3, [r7, #24]
 8003bee:	4413      	add	r3, r2
 8003bf0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003bf8:	693b      	ldr	r3, [r7, #16]
 8003bfa:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003bfe:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003c06:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003c08:	697b      	ldr	r3, [r7, #20]
 8003c0a:	015a      	lsls	r2, r3, #5
 8003c0c:	69bb      	ldr	r3, [r7, #24]
 8003c0e:	4413      	add	r3, r2
 8003c10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c14:	461a      	mov	r2, r3
 8003c16:	693b      	ldr	r3, [r7, #16]
 8003c18:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8003c1a:	697b      	ldr	r3, [r7, #20]
 8003c1c:	015a      	lsls	r2, r3, #5
 8003c1e:	69bb      	ldr	r3, [r7, #24]
 8003c20:	4413      	add	r3, r2
 8003c22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c26:	461a      	mov	r2, r3
 8003c28:	2302      	movs	r3, #2
 8003c2a:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003c2c:	697b      	ldr	r3, [r7, #20]
 8003c2e:	b2d9      	uxtb	r1, r3
 8003c30:	687a      	ldr	r2, [r7, #4]
 8003c32:	697b      	ldr	r3, [r7, #20]
 8003c34:	202c      	movs	r0, #44	; 0x2c
 8003c36:	fb00 f303 	mul.w	r3, r0, r3
 8003c3a:	4413      	add	r3, r2
 8003c3c:	3360      	adds	r3, #96	; 0x60
 8003c3e:	781b      	ldrb	r3, [r3, #0]
 8003c40:	461a      	mov	r2, r3
 8003c42:	6878      	ldr	r0, [r7, #4]
 8003c44:	f004 fef4 	bl	8008a30 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8003c48:	bf00      	nop
 8003c4a:	3720      	adds	r7, #32
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	bd80      	pop	{r7, pc}

08003c50 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b08a      	sub	sp, #40	; 0x28
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c60:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	6a1b      	ldr	r3, [r3, #32]
 8003c68:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8003c6a:	69fb      	ldr	r3, [r7, #28]
 8003c6c:	f003 030f 	and.w	r3, r3, #15
 8003c70:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8003c72:	69fb      	ldr	r3, [r7, #28]
 8003c74:	0c5b      	lsrs	r3, r3, #17
 8003c76:	f003 030f 	and.w	r3, r3, #15
 8003c7a:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003c7c:	69fb      	ldr	r3, [r7, #28]
 8003c7e:	091b      	lsrs	r3, r3, #4
 8003c80:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003c84:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8003c86:	697b      	ldr	r3, [r7, #20]
 8003c88:	2b02      	cmp	r3, #2
 8003c8a:	d004      	beq.n	8003c96 <HCD_RXQLVL_IRQHandler+0x46>
 8003c8c:	697b      	ldr	r3, [r7, #20]
 8003c8e:	2b05      	cmp	r3, #5
 8003c90:	f000 80a9 	beq.w	8003de6 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8003c94:	e0aa      	b.n	8003dec <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8003c96:	693b      	ldr	r3, [r7, #16]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	f000 80a6 	beq.w	8003dea <HCD_RXQLVL_IRQHandler+0x19a>
 8003c9e:	687a      	ldr	r2, [r7, #4]
 8003ca0:	69bb      	ldr	r3, [r7, #24]
 8003ca2:	212c      	movs	r1, #44	; 0x2c
 8003ca4:	fb01 f303 	mul.w	r3, r1, r3
 8003ca8:	4413      	add	r3, r2
 8003caa:	3344      	adds	r3, #68	; 0x44
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	f000 809b 	beq.w	8003dea <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8003cb4:	687a      	ldr	r2, [r7, #4]
 8003cb6:	69bb      	ldr	r3, [r7, #24]
 8003cb8:	212c      	movs	r1, #44	; 0x2c
 8003cba:	fb01 f303 	mul.w	r3, r1, r3
 8003cbe:	4413      	add	r3, r2
 8003cc0:	3350      	adds	r3, #80	; 0x50
 8003cc2:	681a      	ldr	r2, [r3, #0]
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	441a      	add	r2, r3
 8003cc8:	6879      	ldr	r1, [r7, #4]
 8003cca:	69bb      	ldr	r3, [r7, #24]
 8003ccc:	202c      	movs	r0, #44	; 0x2c
 8003cce:	fb00 f303 	mul.w	r3, r0, r3
 8003cd2:	440b      	add	r3, r1
 8003cd4:	334c      	adds	r3, #76	; 0x4c
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	429a      	cmp	r2, r3
 8003cda:	d87a      	bhi.n	8003dd2 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6818      	ldr	r0, [r3, #0]
 8003ce0:	687a      	ldr	r2, [r7, #4]
 8003ce2:	69bb      	ldr	r3, [r7, #24]
 8003ce4:	212c      	movs	r1, #44	; 0x2c
 8003ce6:	fb01 f303 	mul.w	r3, r1, r3
 8003cea:	4413      	add	r3, r2
 8003cec:	3344      	adds	r3, #68	; 0x44
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	693a      	ldr	r2, [r7, #16]
 8003cf2:	b292      	uxth	r2, r2
 8003cf4:	4619      	mov	r1, r3
 8003cf6:	f002 f857 	bl	8005da8 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8003cfa:	687a      	ldr	r2, [r7, #4]
 8003cfc:	69bb      	ldr	r3, [r7, #24]
 8003cfe:	212c      	movs	r1, #44	; 0x2c
 8003d00:	fb01 f303 	mul.w	r3, r1, r3
 8003d04:	4413      	add	r3, r2
 8003d06:	3344      	adds	r3, #68	; 0x44
 8003d08:	681a      	ldr	r2, [r3, #0]
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	441a      	add	r2, r3
 8003d0e:	6879      	ldr	r1, [r7, #4]
 8003d10:	69bb      	ldr	r3, [r7, #24]
 8003d12:	202c      	movs	r0, #44	; 0x2c
 8003d14:	fb00 f303 	mul.w	r3, r0, r3
 8003d18:	440b      	add	r3, r1
 8003d1a:	3344      	adds	r3, #68	; 0x44
 8003d1c:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8003d1e:	687a      	ldr	r2, [r7, #4]
 8003d20:	69bb      	ldr	r3, [r7, #24]
 8003d22:	212c      	movs	r1, #44	; 0x2c
 8003d24:	fb01 f303 	mul.w	r3, r1, r3
 8003d28:	4413      	add	r3, r2
 8003d2a:	3350      	adds	r3, #80	; 0x50
 8003d2c:	681a      	ldr	r2, [r3, #0]
 8003d2e:	693b      	ldr	r3, [r7, #16]
 8003d30:	441a      	add	r2, r3
 8003d32:	6879      	ldr	r1, [r7, #4]
 8003d34:	69bb      	ldr	r3, [r7, #24]
 8003d36:	202c      	movs	r0, #44	; 0x2c
 8003d38:	fb00 f303 	mul.w	r3, r0, r3
 8003d3c:	440b      	add	r3, r1
 8003d3e:	3350      	adds	r3, #80	; 0x50
 8003d40:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8003d42:	69bb      	ldr	r3, [r7, #24]
 8003d44:	015a      	lsls	r2, r3, #5
 8003d46:	6a3b      	ldr	r3, [r7, #32]
 8003d48:	4413      	add	r3, r2
 8003d4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d4e:	691b      	ldr	r3, [r3, #16]
 8003d50:	0cdb      	lsrs	r3, r3, #19
 8003d52:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003d56:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8003d58:	687a      	ldr	r2, [r7, #4]
 8003d5a:	69bb      	ldr	r3, [r7, #24]
 8003d5c:	212c      	movs	r1, #44	; 0x2c
 8003d5e:	fb01 f303 	mul.w	r3, r1, r3
 8003d62:	4413      	add	r3, r2
 8003d64:	3340      	adds	r3, #64	; 0x40
 8003d66:	881b      	ldrh	r3, [r3, #0]
 8003d68:	461a      	mov	r2, r3
 8003d6a:	693b      	ldr	r3, [r7, #16]
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d13c      	bne.n	8003dea <HCD_RXQLVL_IRQHandler+0x19a>
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d039      	beq.n	8003dea <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003d76:	69bb      	ldr	r3, [r7, #24]
 8003d78:	015a      	lsls	r2, r3, #5
 8003d7a:	6a3b      	ldr	r3, [r7, #32]
 8003d7c:	4413      	add	r3, r2
 8003d7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003d86:	68bb      	ldr	r3, [r7, #8]
 8003d88:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003d8c:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003d94:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003d96:	69bb      	ldr	r3, [r7, #24]
 8003d98:	015a      	lsls	r2, r3, #5
 8003d9a:	6a3b      	ldr	r3, [r7, #32]
 8003d9c:	4413      	add	r3, r2
 8003d9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003da2:	461a      	mov	r2, r3
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8003da8:	687a      	ldr	r2, [r7, #4]
 8003daa:	69bb      	ldr	r3, [r7, #24]
 8003dac:	212c      	movs	r1, #44	; 0x2c
 8003dae:	fb01 f303 	mul.w	r3, r1, r3
 8003db2:	4413      	add	r3, r2
 8003db4:	3354      	adds	r3, #84	; 0x54
 8003db6:	781b      	ldrb	r3, [r3, #0]
 8003db8:	f083 0301 	eor.w	r3, r3, #1
 8003dbc:	b2d8      	uxtb	r0, r3
 8003dbe:	687a      	ldr	r2, [r7, #4]
 8003dc0:	69bb      	ldr	r3, [r7, #24]
 8003dc2:	212c      	movs	r1, #44	; 0x2c
 8003dc4:	fb01 f303 	mul.w	r3, r1, r3
 8003dc8:	4413      	add	r3, r2
 8003dca:	3354      	adds	r3, #84	; 0x54
 8003dcc:	4602      	mov	r2, r0
 8003dce:	701a      	strb	r2, [r3, #0]
      break;
 8003dd0:	e00b      	b.n	8003dea <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003dd2:	687a      	ldr	r2, [r7, #4]
 8003dd4:	69bb      	ldr	r3, [r7, #24]
 8003dd6:	212c      	movs	r1, #44	; 0x2c
 8003dd8:	fb01 f303 	mul.w	r3, r1, r3
 8003ddc:	4413      	add	r3, r2
 8003dde:	3360      	adds	r3, #96	; 0x60
 8003de0:	2204      	movs	r2, #4
 8003de2:	701a      	strb	r2, [r3, #0]
      break;
 8003de4:	e001      	b.n	8003dea <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8003de6:	bf00      	nop
 8003de8:	e000      	b.n	8003dec <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8003dea:	bf00      	nop
  }
}
 8003dec:	bf00      	nop
 8003dee:	3728      	adds	r7, #40	; 0x28
 8003df0:	46bd      	mov	sp, r7
 8003df2:	bd80      	pop	{r7, pc}

08003df4 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b086      	sub	sp, #24
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003e02:	697b      	ldr	r3, [r7, #20]
 8003e04:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8003e1a:	68bb      	ldr	r3, [r7, #8]
 8003e1c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8003e20:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	f003 0302 	and.w	r3, r3, #2
 8003e28:	2b02      	cmp	r3, #2
 8003e2a:	d10b      	bne.n	8003e44 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	f003 0301 	and.w	r3, r3, #1
 8003e32:	2b01      	cmp	r3, #1
 8003e34:	d102      	bne.n	8003e3c <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8003e36:	6878      	ldr	r0, [r7, #4]
 8003e38:	f004 fdde 	bl	80089f8 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	f043 0302 	orr.w	r3, r3, #2
 8003e42:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	f003 0308 	and.w	r3, r3, #8
 8003e4a:	2b08      	cmp	r3, #8
 8003e4c:	d132      	bne.n	8003eb4 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8003e4e:	68bb      	ldr	r3, [r7, #8]
 8003e50:	f043 0308 	orr.w	r3, r3, #8
 8003e54:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	f003 0304 	and.w	r3, r3, #4
 8003e5c:	2b04      	cmp	r3, #4
 8003e5e:	d126      	bne.n	8003eae <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	699b      	ldr	r3, [r3, #24]
 8003e64:	2b02      	cmp	r3, #2
 8003e66:	d113      	bne.n	8003e90 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8003e6e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003e72:	d106      	bne.n	8003e82 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	2102      	movs	r1, #2
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	f002 f8f4 	bl	8006068 <USB_InitFSLSPClkSel>
 8003e80:	e011      	b.n	8003ea6 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	2101      	movs	r1, #1
 8003e88:	4618      	mov	r0, r3
 8003e8a:	f002 f8ed 	bl	8006068 <USB_InitFSLSPClkSel>
 8003e8e:	e00a      	b.n	8003ea6 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	68db      	ldr	r3, [r3, #12]
 8003e94:	2b01      	cmp	r3, #1
 8003e96:	d106      	bne.n	8003ea6 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8003e98:	693b      	ldr	r3, [r7, #16]
 8003e9a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003e9e:	461a      	mov	r2, r3
 8003ea0:	f64e 2360 	movw	r3, #60000	; 0xea60
 8003ea4:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8003ea6:	6878      	ldr	r0, [r7, #4]
 8003ea8:	f004 fdd0 	bl	8008a4c <HAL_HCD_PortEnabled_Callback>
 8003eac:	e002      	b.n	8003eb4 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8003eae:	6878      	ldr	r0, [r7, #4]
 8003eb0:	f004 fdda 	bl	8008a68 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	f003 0320 	and.w	r3, r3, #32
 8003eba:	2b20      	cmp	r3, #32
 8003ebc:	d103      	bne.n	8003ec6 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8003ebe:	68bb      	ldr	r3, [r7, #8]
 8003ec0:	f043 0320 	orr.w	r3, r3, #32
 8003ec4:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8003ec6:	693b      	ldr	r3, [r7, #16]
 8003ec8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003ecc:	461a      	mov	r2, r3
 8003ece:	68bb      	ldr	r3, [r7, #8]
 8003ed0:	6013      	str	r3, [r2, #0]
}
 8003ed2:	bf00      	nop
 8003ed4:	3718      	adds	r7, #24
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bd80      	pop	{r7, pc}
	...

08003edc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b084      	sub	sp, #16
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d101      	bne.n	8003eee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003eea:	2301      	movs	r3, #1
 8003eec:	e12b      	b.n	8004146 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ef4:	b2db      	uxtb	r3, r3
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d106      	bne.n	8003f08 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2200      	movs	r2, #0
 8003efe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003f02:	6878      	ldr	r0, [r7, #4]
 8003f04:	f7fc fda6 	bl	8000a54 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2224      	movs	r2, #36	; 0x24
 8003f0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	681a      	ldr	r2, [r3, #0]
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f022 0201 	bic.w	r2, r2, #1
 8003f1e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	681a      	ldr	r2, [r3, #0]
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003f2e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	681a      	ldr	r2, [r3, #0]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003f3e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003f40:	f001 f9fc 	bl	800533c <HAL_RCC_GetPCLK1Freq>
 8003f44:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	685b      	ldr	r3, [r3, #4]
 8003f4a:	4a81      	ldr	r2, [pc, #516]	; (8004150 <HAL_I2C_Init+0x274>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d807      	bhi.n	8003f60 <HAL_I2C_Init+0x84>
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	4a80      	ldr	r2, [pc, #512]	; (8004154 <HAL_I2C_Init+0x278>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	bf94      	ite	ls
 8003f58:	2301      	movls	r3, #1
 8003f5a:	2300      	movhi	r3, #0
 8003f5c:	b2db      	uxtb	r3, r3
 8003f5e:	e006      	b.n	8003f6e <HAL_I2C_Init+0x92>
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	4a7d      	ldr	r2, [pc, #500]	; (8004158 <HAL_I2C_Init+0x27c>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	bf94      	ite	ls
 8003f68:	2301      	movls	r3, #1
 8003f6a:	2300      	movhi	r3, #0
 8003f6c:	b2db      	uxtb	r3, r3
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d001      	beq.n	8003f76 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	e0e7      	b.n	8004146 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	4a78      	ldr	r2, [pc, #480]	; (800415c <HAL_I2C_Init+0x280>)
 8003f7a:	fba2 2303 	umull	r2, r3, r2, r3
 8003f7e:	0c9b      	lsrs	r3, r3, #18
 8003f80:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	68ba      	ldr	r2, [r7, #8]
 8003f92:	430a      	orrs	r2, r1
 8003f94:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	6a1b      	ldr	r3, [r3, #32]
 8003f9c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	4a6a      	ldr	r2, [pc, #424]	; (8004150 <HAL_I2C_Init+0x274>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d802      	bhi.n	8003fb0 <HAL_I2C_Init+0xd4>
 8003faa:	68bb      	ldr	r3, [r7, #8]
 8003fac:	3301      	adds	r3, #1
 8003fae:	e009      	b.n	8003fc4 <HAL_I2C_Init+0xe8>
 8003fb0:	68bb      	ldr	r3, [r7, #8]
 8003fb2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003fb6:	fb02 f303 	mul.w	r3, r2, r3
 8003fba:	4a69      	ldr	r2, [pc, #420]	; (8004160 <HAL_I2C_Init+0x284>)
 8003fbc:	fba2 2303 	umull	r2, r3, r2, r3
 8003fc0:	099b      	lsrs	r3, r3, #6
 8003fc2:	3301      	adds	r3, #1
 8003fc4:	687a      	ldr	r2, [r7, #4]
 8003fc6:	6812      	ldr	r2, [r2, #0]
 8003fc8:	430b      	orrs	r3, r1
 8003fca:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	69db      	ldr	r3, [r3, #28]
 8003fd2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003fd6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	495c      	ldr	r1, [pc, #368]	; (8004150 <HAL_I2C_Init+0x274>)
 8003fe0:	428b      	cmp	r3, r1
 8003fe2:	d819      	bhi.n	8004018 <HAL_I2C_Init+0x13c>
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	1e59      	subs	r1, r3, #1
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	005b      	lsls	r3, r3, #1
 8003fee:	fbb1 f3f3 	udiv	r3, r1, r3
 8003ff2:	1c59      	adds	r1, r3, #1
 8003ff4:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003ff8:	400b      	ands	r3, r1
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d00a      	beq.n	8004014 <HAL_I2C_Init+0x138>
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	1e59      	subs	r1, r3, #1
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	005b      	lsls	r3, r3, #1
 8004008:	fbb1 f3f3 	udiv	r3, r1, r3
 800400c:	3301      	adds	r3, #1
 800400e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004012:	e051      	b.n	80040b8 <HAL_I2C_Init+0x1dc>
 8004014:	2304      	movs	r3, #4
 8004016:	e04f      	b.n	80040b8 <HAL_I2C_Init+0x1dc>
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	689b      	ldr	r3, [r3, #8]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d111      	bne.n	8004044 <HAL_I2C_Init+0x168>
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	1e58      	subs	r0, r3, #1
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6859      	ldr	r1, [r3, #4]
 8004028:	460b      	mov	r3, r1
 800402a:	005b      	lsls	r3, r3, #1
 800402c:	440b      	add	r3, r1
 800402e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004032:	3301      	adds	r3, #1
 8004034:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004038:	2b00      	cmp	r3, #0
 800403a:	bf0c      	ite	eq
 800403c:	2301      	moveq	r3, #1
 800403e:	2300      	movne	r3, #0
 8004040:	b2db      	uxtb	r3, r3
 8004042:	e012      	b.n	800406a <HAL_I2C_Init+0x18e>
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	1e58      	subs	r0, r3, #1
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6859      	ldr	r1, [r3, #4]
 800404c:	460b      	mov	r3, r1
 800404e:	009b      	lsls	r3, r3, #2
 8004050:	440b      	add	r3, r1
 8004052:	0099      	lsls	r1, r3, #2
 8004054:	440b      	add	r3, r1
 8004056:	fbb0 f3f3 	udiv	r3, r0, r3
 800405a:	3301      	adds	r3, #1
 800405c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004060:	2b00      	cmp	r3, #0
 8004062:	bf0c      	ite	eq
 8004064:	2301      	moveq	r3, #1
 8004066:	2300      	movne	r3, #0
 8004068:	b2db      	uxtb	r3, r3
 800406a:	2b00      	cmp	r3, #0
 800406c:	d001      	beq.n	8004072 <HAL_I2C_Init+0x196>
 800406e:	2301      	movs	r3, #1
 8004070:	e022      	b.n	80040b8 <HAL_I2C_Init+0x1dc>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	689b      	ldr	r3, [r3, #8]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d10e      	bne.n	8004098 <HAL_I2C_Init+0x1bc>
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	1e58      	subs	r0, r3, #1
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6859      	ldr	r1, [r3, #4]
 8004082:	460b      	mov	r3, r1
 8004084:	005b      	lsls	r3, r3, #1
 8004086:	440b      	add	r3, r1
 8004088:	fbb0 f3f3 	udiv	r3, r0, r3
 800408c:	3301      	adds	r3, #1
 800408e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004092:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004096:	e00f      	b.n	80040b8 <HAL_I2C_Init+0x1dc>
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	1e58      	subs	r0, r3, #1
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6859      	ldr	r1, [r3, #4]
 80040a0:	460b      	mov	r3, r1
 80040a2:	009b      	lsls	r3, r3, #2
 80040a4:	440b      	add	r3, r1
 80040a6:	0099      	lsls	r1, r3, #2
 80040a8:	440b      	add	r3, r1
 80040aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80040ae:	3301      	adds	r3, #1
 80040b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040b4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80040b8:	6879      	ldr	r1, [r7, #4]
 80040ba:	6809      	ldr	r1, [r1, #0]
 80040bc:	4313      	orrs	r3, r2
 80040be:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	69da      	ldr	r2, [r3, #28]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6a1b      	ldr	r3, [r3, #32]
 80040d2:	431a      	orrs	r2, r3
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	430a      	orrs	r2, r1
 80040da:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	689b      	ldr	r3, [r3, #8]
 80040e2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80040e6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80040ea:	687a      	ldr	r2, [r7, #4]
 80040ec:	6911      	ldr	r1, [r2, #16]
 80040ee:	687a      	ldr	r2, [r7, #4]
 80040f0:	68d2      	ldr	r2, [r2, #12]
 80040f2:	4311      	orrs	r1, r2
 80040f4:	687a      	ldr	r2, [r7, #4]
 80040f6:	6812      	ldr	r2, [r2, #0]
 80040f8:	430b      	orrs	r3, r1
 80040fa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	68db      	ldr	r3, [r3, #12]
 8004102:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	695a      	ldr	r2, [r3, #20]
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	699b      	ldr	r3, [r3, #24]
 800410e:	431a      	orrs	r2, r3
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	430a      	orrs	r2, r1
 8004116:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	681a      	ldr	r2, [r3, #0]
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f042 0201 	orr.w	r2, r2, #1
 8004126:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2200      	movs	r2, #0
 800412c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2220      	movs	r2, #32
 8004132:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2200      	movs	r2, #0
 800413a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2200      	movs	r2, #0
 8004140:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004144:	2300      	movs	r3, #0
}
 8004146:	4618      	mov	r0, r3
 8004148:	3710      	adds	r7, #16
 800414a:	46bd      	mov	sp, r7
 800414c:	bd80      	pop	{r7, pc}
 800414e:	bf00      	nop
 8004150:	000186a0 	.word	0x000186a0
 8004154:	001e847f 	.word	0x001e847f
 8004158:	003d08ff 	.word	0x003d08ff
 800415c:	431bde83 	.word	0x431bde83
 8004160:	10624dd3 	.word	0x10624dd3

08004164 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b088      	sub	sp, #32
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2b00      	cmp	r3, #0
 8004170:	d101      	bne.n	8004176 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8004172:	2301      	movs	r3, #1
 8004174:	e128      	b.n	80043c8 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800417c:	b2db      	uxtb	r3, r3
 800417e:	2b00      	cmp	r3, #0
 8004180:	d109      	bne.n	8004196 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2200      	movs	r2, #0
 8004186:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	4a90      	ldr	r2, [pc, #576]	; (80043d0 <HAL_I2S_Init+0x26c>)
 800418e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8004190:	6878      	ldr	r0, [r7, #4]
 8004192:	f7fc fca7 	bl	8000ae4 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2202      	movs	r2, #2
 800419a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	69db      	ldr	r3, [r3, #28]
 80041a4:	687a      	ldr	r2, [r7, #4]
 80041a6:	6812      	ldr	r2, [r2, #0]
 80041a8:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80041ac:	f023 030f 	bic.w	r3, r3, #15
 80041b0:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	2202      	movs	r2, #2
 80041b8:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	695b      	ldr	r3, [r3, #20]
 80041be:	2b02      	cmp	r3, #2
 80041c0:	d060      	beq.n	8004284 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	68db      	ldr	r3, [r3, #12]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d102      	bne.n	80041d0 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80041ca:	2310      	movs	r3, #16
 80041cc:	617b      	str	r3, [r7, #20]
 80041ce:	e001      	b.n	80041d4 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80041d0:	2320      	movs	r3, #32
 80041d2:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	689b      	ldr	r3, [r3, #8]
 80041d8:	2b20      	cmp	r3, #32
 80041da:	d802      	bhi.n	80041e2 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80041dc:	697b      	ldr	r3, [r7, #20]
 80041de:	005b      	lsls	r3, r3, #1
 80041e0:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80041e2:	2001      	movs	r0, #1
 80041e4:	f001 f9a0 	bl	8005528 <HAL_RCCEx_GetPeriphCLKFreq>
 80041e8:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	691b      	ldr	r3, [r3, #16]
 80041ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80041f2:	d125      	bne.n	8004240 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	68db      	ldr	r3, [r3, #12]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d010      	beq.n	800421e <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80041fc:	697b      	ldr	r3, [r7, #20]
 80041fe:	009b      	lsls	r3, r3, #2
 8004200:	68fa      	ldr	r2, [r7, #12]
 8004202:	fbb2 f2f3 	udiv	r2, r2, r3
 8004206:	4613      	mov	r3, r2
 8004208:	009b      	lsls	r3, r3, #2
 800420a:	4413      	add	r3, r2
 800420c:	005b      	lsls	r3, r3, #1
 800420e:	461a      	mov	r2, r3
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	695b      	ldr	r3, [r3, #20]
 8004214:	fbb2 f3f3 	udiv	r3, r2, r3
 8004218:	3305      	adds	r3, #5
 800421a:	613b      	str	r3, [r7, #16]
 800421c:	e01f      	b.n	800425e <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800421e:	697b      	ldr	r3, [r7, #20]
 8004220:	00db      	lsls	r3, r3, #3
 8004222:	68fa      	ldr	r2, [r7, #12]
 8004224:	fbb2 f2f3 	udiv	r2, r2, r3
 8004228:	4613      	mov	r3, r2
 800422a:	009b      	lsls	r3, r3, #2
 800422c:	4413      	add	r3, r2
 800422e:	005b      	lsls	r3, r3, #1
 8004230:	461a      	mov	r2, r3
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	695b      	ldr	r3, [r3, #20]
 8004236:	fbb2 f3f3 	udiv	r3, r2, r3
 800423a:	3305      	adds	r3, #5
 800423c:	613b      	str	r3, [r7, #16]
 800423e:	e00e      	b.n	800425e <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004240:	68fa      	ldr	r2, [r7, #12]
 8004242:	697b      	ldr	r3, [r7, #20]
 8004244:	fbb2 f2f3 	udiv	r2, r2, r3
 8004248:	4613      	mov	r3, r2
 800424a:	009b      	lsls	r3, r3, #2
 800424c:	4413      	add	r3, r2
 800424e:	005b      	lsls	r3, r3, #1
 8004250:	461a      	mov	r2, r3
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	695b      	ldr	r3, [r3, #20]
 8004256:	fbb2 f3f3 	udiv	r3, r2, r3
 800425a:	3305      	adds	r3, #5
 800425c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800425e:	693b      	ldr	r3, [r7, #16]
 8004260:	4a5c      	ldr	r2, [pc, #368]	; (80043d4 <HAL_I2S_Init+0x270>)
 8004262:	fba2 2303 	umull	r2, r3, r2, r3
 8004266:	08db      	lsrs	r3, r3, #3
 8004268:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800426a:	693b      	ldr	r3, [r7, #16]
 800426c:	f003 0301 	and.w	r3, r3, #1
 8004270:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8004272:	693a      	ldr	r2, [r7, #16]
 8004274:	69bb      	ldr	r3, [r7, #24]
 8004276:	1ad3      	subs	r3, r2, r3
 8004278:	085b      	lsrs	r3, r3, #1
 800427a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800427c:	69bb      	ldr	r3, [r7, #24]
 800427e:	021b      	lsls	r3, r3, #8
 8004280:	61bb      	str	r3, [r7, #24]
 8004282:	e003      	b.n	800428c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8004284:	2302      	movs	r3, #2
 8004286:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8004288:	2300      	movs	r3, #0
 800428a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800428c:	69fb      	ldr	r3, [r7, #28]
 800428e:	2b01      	cmp	r3, #1
 8004290:	d902      	bls.n	8004298 <HAL_I2S_Init+0x134>
 8004292:	69fb      	ldr	r3, [r7, #28]
 8004294:	2bff      	cmp	r3, #255	; 0xff
 8004296:	d907      	bls.n	80042a8 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800429c:	f043 0210 	orr.w	r2, r3, #16
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 80042a4:	2301      	movs	r3, #1
 80042a6:	e08f      	b.n	80043c8 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	691a      	ldr	r2, [r3, #16]
 80042ac:	69bb      	ldr	r3, [r7, #24]
 80042ae:	ea42 0103 	orr.w	r1, r2, r3
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	69fa      	ldr	r2, [r7, #28]
 80042b8:	430a      	orrs	r2, r1
 80042ba:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	69db      	ldr	r3, [r3, #28]
 80042c2:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80042c6:	f023 030f 	bic.w	r3, r3, #15
 80042ca:	687a      	ldr	r2, [r7, #4]
 80042cc:	6851      	ldr	r1, [r2, #4]
 80042ce:	687a      	ldr	r2, [r7, #4]
 80042d0:	6892      	ldr	r2, [r2, #8]
 80042d2:	4311      	orrs	r1, r2
 80042d4:	687a      	ldr	r2, [r7, #4]
 80042d6:	68d2      	ldr	r2, [r2, #12]
 80042d8:	4311      	orrs	r1, r2
 80042da:	687a      	ldr	r2, [r7, #4]
 80042dc:	6992      	ldr	r2, [r2, #24]
 80042de:	430a      	orrs	r2, r1
 80042e0:	431a      	orrs	r2, r3
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80042ea:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6a1b      	ldr	r3, [r3, #32]
 80042f0:	2b01      	cmp	r3, #1
 80042f2:	d161      	bne.n	80043b8 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	4a38      	ldr	r2, [pc, #224]	; (80043d8 <HAL_I2S_Init+0x274>)
 80042f8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4a37      	ldr	r2, [pc, #220]	; (80043dc <HAL_I2S_Init+0x278>)
 8004300:	4293      	cmp	r3, r2
 8004302:	d101      	bne.n	8004308 <HAL_I2S_Init+0x1a4>
 8004304:	4b36      	ldr	r3, [pc, #216]	; (80043e0 <HAL_I2S_Init+0x27c>)
 8004306:	e001      	b.n	800430c <HAL_I2S_Init+0x1a8>
 8004308:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800430c:	69db      	ldr	r3, [r3, #28]
 800430e:	687a      	ldr	r2, [r7, #4]
 8004310:	6812      	ldr	r2, [r2, #0]
 8004312:	4932      	ldr	r1, [pc, #200]	; (80043dc <HAL_I2S_Init+0x278>)
 8004314:	428a      	cmp	r2, r1
 8004316:	d101      	bne.n	800431c <HAL_I2S_Init+0x1b8>
 8004318:	4a31      	ldr	r2, [pc, #196]	; (80043e0 <HAL_I2S_Init+0x27c>)
 800431a:	e001      	b.n	8004320 <HAL_I2S_Init+0x1bc>
 800431c:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8004320:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004324:	f023 030f 	bic.w	r3, r3, #15
 8004328:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4a2b      	ldr	r2, [pc, #172]	; (80043dc <HAL_I2S_Init+0x278>)
 8004330:	4293      	cmp	r3, r2
 8004332:	d101      	bne.n	8004338 <HAL_I2S_Init+0x1d4>
 8004334:	4b2a      	ldr	r3, [pc, #168]	; (80043e0 <HAL_I2S_Init+0x27c>)
 8004336:	e001      	b.n	800433c <HAL_I2S_Init+0x1d8>
 8004338:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800433c:	2202      	movs	r2, #2
 800433e:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a25      	ldr	r2, [pc, #148]	; (80043dc <HAL_I2S_Init+0x278>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d101      	bne.n	800434e <HAL_I2S_Init+0x1ea>
 800434a:	4b25      	ldr	r3, [pc, #148]	; (80043e0 <HAL_I2S_Init+0x27c>)
 800434c:	e001      	b.n	8004352 <HAL_I2S_Init+0x1ee>
 800434e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004352:	69db      	ldr	r3, [r3, #28]
 8004354:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800435e:	d003      	beq.n	8004368 <HAL_I2S_Init+0x204>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d103      	bne.n	8004370 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8004368:	f44f 7380 	mov.w	r3, #256	; 0x100
 800436c:	613b      	str	r3, [r7, #16]
 800436e:	e001      	b.n	8004374 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8004370:	2300      	movs	r3, #0
 8004372:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8004374:	693b      	ldr	r3, [r7, #16]
 8004376:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	689b      	ldr	r3, [r3, #8]
 800437c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800437e:	4313      	orrs	r3, r2
 8004380:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	68db      	ldr	r3, [r3, #12]
 8004386:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004388:	4313      	orrs	r3, r2
 800438a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	699b      	ldr	r3, [r3, #24]
 8004390:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004392:	4313      	orrs	r3, r2
 8004394:	b29a      	uxth	r2, r3
 8004396:	897b      	ldrh	r3, [r7, #10]
 8004398:	4313      	orrs	r3, r2
 800439a:	b29b      	uxth	r3, r3
 800439c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80043a0:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4a0d      	ldr	r2, [pc, #52]	; (80043dc <HAL_I2S_Init+0x278>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d101      	bne.n	80043b0 <HAL_I2S_Init+0x24c>
 80043ac:	4b0c      	ldr	r3, [pc, #48]	; (80043e0 <HAL_I2S_Init+0x27c>)
 80043ae:	e001      	b.n	80043b4 <HAL_I2S_Init+0x250>
 80043b0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80043b4:	897a      	ldrh	r2, [r7, #10]
 80043b6:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2200      	movs	r2, #0
 80043bc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2201      	movs	r2, #1
 80043c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 80043c6:	2300      	movs	r3, #0
}
 80043c8:	4618      	mov	r0, r3
 80043ca:	3720      	adds	r7, #32
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bd80      	pop	{r7, pc}
 80043d0:	080044db 	.word	0x080044db
 80043d4:	cccccccd 	.word	0xcccccccd
 80043d8:	080045f1 	.word	0x080045f1
 80043dc:	40003800 	.word	0x40003800
 80043e0:	40003400 	.word	0x40003400

080043e4 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80043e4:	b480      	push	{r7}
 80043e6:	b083      	sub	sp, #12
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80043ec:	bf00      	nop
 80043ee:	370c      	adds	r7, #12
 80043f0:	46bd      	mov	sp, r7
 80043f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f6:	4770      	bx	lr

080043f8 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80043f8:	b480      	push	{r7}
 80043fa:	b083      	sub	sp, #12
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8004400:	bf00      	nop
 8004402:	370c      	adds	r7, #12
 8004404:	46bd      	mov	sp, r7
 8004406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440a:	4770      	bx	lr

0800440c <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 800440c:	b480      	push	{r7}
 800440e:	b083      	sub	sp, #12
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8004414:	bf00      	nop
 8004416:	370c      	adds	r7, #12
 8004418:	46bd      	mov	sp, r7
 800441a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441e:	4770      	bx	lr

08004420 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b082      	sub	sp, #8
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800442c:	881a      	ldrh	r2, [r3, #0]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004438:	1c9a      	adds	r2, r3, #2
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004442:	b29b      	uxth	r3, r3
 8004444:	3b01      	subs	r3, #1
 8004446:	b29a      	uxth	r2, r3
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004450:	b29b      	uxth	r3, r3
 8004452:	2b00      	cmp	r3, #0
 8004454:	d10e      	bne.n	8004474 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	685a      	ldr	r2, [r3, #4]
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004464:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2201      	movs	r2, #1
 800446a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800446e:	6878      	ldr	r0, [r7, #4]
 8004470:	f7ff ffb8 	bl	80043e4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004474:	bf00      	nop
 8004476:	3708      	adds	r7, #8
 8004478:	46bd      	mov	sp, r7
 800447a:	bd80      	pop	{r7, pc}

0800447c <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b082      	sub	sp, #8
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	68da      	ldr	r2, [r3, #12]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800448e:	b292      	uxth	r2, r2
 8004490:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004496:	1c9a      	adds	r2, r3, #2
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80044a0:	b29b      	uxth	r3, r3
 80044a2:	3b01      	subs	r3, #1
 80044a4:	b29a      	uxth	r2, r3
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80044ae:	b29b      	uxth	r3, r3
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d10e      	bne.n	80044d2 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	685a      	ldr	r2, [r3, #4]
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80044c2:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2201      	movs	r2, #1
 80044c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80044cc:	6878      	ldr	r0, [r7, #4]
 80044ce:	f7ff ff93 	bl	80043f8 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80044d2:	bf00      	nop
 80044d4:	3708      	adds	r7, #8
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}

080044da <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80044da:	b580      	push	{r7, lr}
 80044dc:	b086      	sub	sp, #24
 80044de:	af00      	add	r7, sp, #0
 80044e0:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80044f0:	b2db      	uxtb	r3, r3
 80044f2:	2b04      	cmp	r3, #4
 80044f4:	d13a      	bne.n	800456c <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80044f6:	697b      	ldr	r3, [r7, #20]
 80044f8:	f003 0301 	and.w	r3, r3, #1
 80044fc:	2b01      	cmp	r3, #1
 80044fe:	d109      	bne.n	8004514 <I2S_IRQHandler+0x3a>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	685b      	ldr	r3, [r3, #4]
 8004506:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800450a:	2b40      	cmp	r3, #64	; 0x40
 800450c:	d102      	bne.n	8004514 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800450e:	6878      	ldr	r0, [r7, #4]
 8004510:	f7ff ffb4 	bl	800447c <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800451a:	2b40      	cmp	r3, #64	; 0x40
 800451c:	d126      	bne.n	800456c <I2S_IRQHandler+0x92>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	f003 0320 	and.w	r3, r3, #32
 8004528:	2b20      	cmp	r3, #32
 800452a:	d11f      	bne.n	800456c <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	685a      	ldr	r2, [r3, #4]
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800453a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800453c:	2300      	movs	r3, #0
 800453e:	613b      	str	r3, [r7, #16]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	68db      	ldr	r3, [r3, #12]
 8004546:	613b      	str	r3, [r7, #16]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	689b      	ldr	r3, [r3, #8]
 800454e:	613b      	str	r3, [r7, #16]
 8004550:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2201      	movs	r2, #1
 8004556:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800455e:	f043 0202 	orr.w	r2, r3, #2
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004566:	6878      	ldr	r0, [r7, #4]
 8004568:	f7ff ff50 	bl	800440c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004572:	b2db      	uxtb	r3, r3
 8004574:	2b03      	cmp	r3, #3
 8004576:	d136      	bne.n	80045e6 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8004578:	697b      	ldr	r3, [r7, #20]
 800457a:	f003 0302 	and.w	r3, r3, #2
 800457e:	2b02      	cmp	r3, #2
 8004580:	d109      	bne.n	8004596 <I2S_IRQHandler+0xbc>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800458c:	2b80      	cmp	r3, #128	; 0x80
 800458e:	d102      	bne.n	8004596 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8004590:	6878      	ldr	r0, [r7, #4]
 8004592:	f7ff ff45 	bl	8004420 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	f003 0308 	and.w	r3, r3, #8
 800459c:	2b08      	cmp	r3, #8
 800459e:	d122      	bne.n	80045e6 <I2S_IRQHandler+0x10c>
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	f003 0320 	and.w	r3, r3, #32
 80045aa:	2b20      	cmp	r3, #32
 80045ac:	d11b      	bne.n	80045e6 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	685a      	ldr	r2, [r3, #4]
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80045bc:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80045be:	2300      	movs	r3, #0
 80045c0:	60fb      	str	r3, [r7, #12]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	689b      	ldr	r3, [r3, #8]
 80045c8:	60fb      	str	r3, [r7, #12]
 80045ca:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2201      	movs	r2, #1
 80045d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045d8:	f043 0204 	orr.w	r2, r3, #4
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80045e0:	6878      	ldr	r0, [r7, #4]
 80045e2:	f7ff ff13 	bl	800440c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80045e6:	bf00      	nop
 80045e8:	3718      	adds	r7, #24
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd80      	pop	{r7, pc}
	...

080045f0 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b088      	sub	sp, #32
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	689b      	ldr	r3, [r3, #8]
 80045fe:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4aa2      	ldr	r2, [pc, #648]	; (8004890 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d101      	bne.n	800460e <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800460a:	4ba2      	ldr	r3, [pc, #648]	; (8004894 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800460c:	e001      	b.n	8004612 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800460e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004612:	689b      	ldr	r3, [r3, #8]
 8004614:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4a9b      	ldr	r2, [pc, #620]	; (8004890 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004624:	4293      	cmp	r3, r2
 8004626:	d101      	bne.n	800462c <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8004628:	4b9a      	ldr	r3, [pc, #616]	; (8004894 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800462a:	e001      	b.n	8004630 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 800462c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004630:	685b      	ldr	r3, [r3, #4]
 8004632:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	685b      	ldr	r3, [r3, #4]
 8004638:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800463c:	d004      	beq.n	8004648 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	685b      	ldr	r3, [r3, #4]
 8004642:	2b00      	cmp	r3, #0
 8004644:	f040 8099 	bne.w	800477a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8004648:	69fb      	ldr	r3, [r7, #28]
 800464a:	f003 0302 	and.w	r3, r3, #2
 800464e:	2b02      	cmp	r3, #2
 8004650:	d107      	bne.n	8004662 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8004652:	697b      	ldr	r3, [r7, #20]
 8004654:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004658:	2b00      	cmp	r3, #0
 800465a:	d002      	beq.n	8004662 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 800465c:	6878      	ldr	r0, [r7, #4]
 800465e:	f000 f925 	bl	80048ac <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8004662:	69bb      	ldr	r3, [r7, #24]
 8004664:	f003 0301 	and.w	r3, r3, #1
 8004668:	2b01      	cmp	r3, #1
 800466a:	d107      	bne.n	800467c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 800466c:	693b      	ldr	r3, [r7, #16]
 800466e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004672:	2b00      	cmp	r3, #0
 8004674:	d002      	beq.n	800467c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8004676:	6878      	ldr	r0, [r7, #4]
 8004678:	f000 f9c8 	bl	8004a0c <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800467c:	69bb      	ldr	r3, [r7, #24]
 800467e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004682:	2b40      	cmp	r3, #64	; 0x40
 8004684:	d13a      	bne.n	80046fc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	f003 0320 	and.w	r3, r3, #32
 800468c:	2b00      	cmp	r3, #0
 800468e:	d035      	beq.n	80046fc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4a7e      	ldr	r2, [pc, #504]	; (8004890 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d101      	bne.n	800469e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800469a:	4b7e      	ldr	r3, [pc, #504]	; (8004894 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800469c:	e001      	b.n	80046a2 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800469e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80046a2:	685a      	ldr	r2, [r3, #4]
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	4979      	ldr	r1, [pc, #484]	; (8004890 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80046aa:	428b      	cmp	r3, r1
 80046ac:	d101      	bne.n	80046b2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80046ae:	4b79      	ldr	r3, [pc, #484]	; (8004894 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80046b0:	e001      	b.n	80046b6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80046b2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80046b6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80046ba:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	685a      	ldr	r2, [r3, #4]
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80046ca:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80046cc:	2300      	movs	r3, #0
 80046ce:	60fb      	str	r3, [r7, #12]
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	68db      	ldr	r3, [r3, #12]
 80046d6:	60fb      	str	r3, [r7, #12]
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	689b      	ldr	r3, [r3, #8]
 80046de:	60fb      	str	r3, [r7, #12]
 80046e0:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2201      	movs	r2, #1
 80046e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046ee:	f043 0202 	orr.w	r2, r3, #2
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80046f6:	6878      	ldr	r0, [r7, #4]
 80046f8:	f7ff fe88 	bl	800440c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80046fc:	69fb      	ldr	r3, [r7, #28]
 80046fe:	f003 0308 	and.w	r3, r3, #8
 8004702:	2b08      	cmp	r3, #8
 8004704:	f040 80be 	bne.w	8004884 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8004708:	697b      	ldr	r3, [r7, #20]
 800470a:	f003 0320 	and.w	r3, r3, #32
 800470e:	2b00      	cmp	r3, #0
 8004710:	f000 80b8 	beq.w	8004884 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	685a      	ldr	r2, [r3, #4]
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004722:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4a59      	ldr	r2, [pc, #356]	; (8004890 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d101      	bne.n	8004732 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800472e:	4b59      	ldr	r3, [pc, #356]	; (8004894 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004730:	e001      	b.n	8004736 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8004732:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004736:	685a      	ldr	r2, [r3, #4]
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4954      	ldr	r1, [pc, #336]	; (8004890 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800473e:	428b      	cmp	r3, r1
 8004740:	d101      	bne.n	8004746 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8004742:	4b54      	ldr	r3, [pc, #336]	; (8004894 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004744:	e001      	b.n	800474a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8004746:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800474a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800474e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004750:	2300      	movs	r3, #0
 8004752:	60bb      	str	r3, [r7, #8]
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	689b      	ldr	r3, [r3, #8]
 800475a:	60bb      	str	r3, [r7, #8]
 800475c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2201      	movs	r2, #1
 8004762:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800476a:	f043 0204 	orr.w	r2, r3, #4
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004772:	6878      	ldr	r0, [r7, #4]
 8004774:	f7ff fe4a 	bl	800440c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004778:	e084      	b.n	8004884 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800477a:	69bb      	ldr	r3, [r7, #24]
 800477c:	f003 0302 	and.w	r3, r3, #2
 8004780:	2b02      	cmp	r3, #2
 8004782:	d107      	bne.n	8004794 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004784:	693b      	ldr	r3, [r7, #16]
 8004786:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800478a:	2b00      	cmp	r3, #0
 800478c:	d002      	beq.n	8004794 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800478e:	6878      	ldr	r0, [r7, #4]
 8004790:	f000 f8be 	bl	8004910 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004794:	69fb      	ldr	r3, [r7, #28]
 8004796:	f003 0301 	and.w	r3, r3, #1
 800479a:	2b01      	cmp	r3, #1
 800479c:	d107      	bne.n	80047ae <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800479e:	697b      	ldr	r3, [r7, #20]
 80047a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d002      	beq.n	80047ae <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80047a8:	6878      	ldr	r0, [r7, #4]
 80047aa:	f000 f8fd 	bl	80049a8 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80047ae:	69fb      	ldr	r3, [r7, #28]
 80047b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047b4:	2b40      	cmp	r3, #64	; 0x40
 80047b6:	d12f      	bne.n	8004818 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80047b8:	697b      	ldr	r3, [r7, #20]
 80047ba:	f003 0320 	and.w	r3, r3, #32
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d02a      	beq.n	8004818 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	685a      	ldr	r2, [r3, #4]
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80047d0:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	4a2e      	ldr	r2, [pc, #184]	; (8004890 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80047d8:	4293      	cmp	r3, r2
 80047da:	d101      	bne.n	80047e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80047dc:	4b2d      	ldr	r3, [pc, #180]	; (8004894 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80047de:	e001      	b.n	80047e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80047e0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80047e4:	685a      	ldr	r2, [r3, #4]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	4929      	ldr	r1, [pc, #164]	; (8004890 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80047ec:	428b      	cmp	r3, r1
 80047ee:	d101      	bne.n	80047f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80047f0:	4b28      	ldr	r3, [pc, #160]	; (8004894 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80047f2:	e001      	b.n	80047f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80047f4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80047f8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80047fc:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2201      	movs	r2, #1
 8004802:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800480a:	f043 0202 	orr.w	r2, r3, #2
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004812:	6878      	ldr	r0, [r7, #4]
 8004814:	f7ff fdfa 	bl	800440c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004818:	69bb      	ldr	r3, [r7, #24]
 800481a:	f003 0308 	and.w	r3, r3, #8
 800481e:	2b08      	cmp	r3, #8
 8004820:	d131      	bne.n	8004886 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	f003 0320 	and.w	r3, r3, #32
 8004828:	2b00      	cmp	r3, #0
 800482a:	d02c      	beq.n	8004886 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	4a17      	ldr	r2, [pc, #92]	; (8004890 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d101      	bne.n	800483a <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8004836:	4b17      	ldr	r3, [pc, #92]	; (8004894 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004838:	e001      	b.n	800483e <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800483a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800483e:	685a      	ldr	r2, [r3, #4]
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	4912      	ldr	r1, [pc, #72]	; (8004890 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004846:	428b      	cmp	r3, r1
 8004848:	d101      	bne.n	800484e <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 800484a:	4b12      	ldr	r3, [pc, #72]	; (8004894 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800484c:	e001      	b.n	8004852 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 800484e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004852:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004856:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	685a      	ldr	r2, [r3, #4]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004866:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2201      	movs	r2, #1
 800486c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004874:	f043 0204 	orr.w	r2, r3, #4
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800487c:	6878      	ldr	r0, [r7, #4]
 800487e:	f7ff fdc5 	bl	800440c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004882:	e000      	b.n	8004886 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004884:	bf00      	nop
}
 8004886:	bf00      	nop
 8004888:	3720      	adds	r7, #32
 800488a:	46bd      	mov	sp, r7
 800488c:	bd80      	pop	{r7, pc}
 800488e:	bf00      	nop
 8004890:	40003800 	.word	0x40003800
 8004894:	40003400 	.word	0x40003400

08004898 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004898:	b480      	push	{r7}
 800489a:	b083      	sub	sp, #12
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80048a0:	bf00      	nop
 80048a2:	370c      	adds	r7, #12
 80048a4:	46bd      	mov	sp, r7
 80048a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048aa:	4770      	bx	lr

080048ac <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b082      	sub	sp, #8
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048b8:	1c99      	adds	r1, r3, #2
 80048ba:	687a      	ldr	r2, [r7, #4]
 80048bc:	6251      	str	r1, [r2, #36]	; 0x24
 80048be:	881a      	ldrh	r2, [r3, #0]
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048ca:	b29b      	uxth	r3, r3
 80048cc:	3b01      	subs	r3, #1
 80048ce:	b29a      	uxth	r2, r3
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048d8:	b29b      	uxth	r3, r3
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d113      	bne.n	8004906 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	685a      	ldr	r2, [r3, #4]
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80048ec:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80048f2:	b29b      	uxth	r3, r3
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d106      	bne.n	8004906 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2201      	movs	r2, #1
 80048fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004900:	6878      	ldr	r0, [r7, #4]
 8004902:	f7ff ffc9 	bl	8004898 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004906:	bf00      	nop
 8004908:	3708      	adds	r7, #8
 800490a:	46bd      	mov	sp, r7
 800490c:	bd80      	pop	{r7, pc}
	...

08004910 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b082      	sub	sp, #8
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800491c:	1c99      	adds	r1, r3, #2
 800491e:	687a      	ldr	r2, [r7, #4]
 8004920:	6251      	str	r1, [r2, #36]	; 0x24
 8004922:	8819      	ldrh	r1, [r3, #0]
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4a1d      	ldr	r2, [pc, #116]	; (80049a0 <I2SEx_TxISR_I2SExt+0x90>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d101      	bne.n	8004932 <I2SEx_TxISR_I2SExt+0x22>
 800492e:	4b1d      	ldr	r3, [pc, #116]	; (80049a4 <I2SEx_TxISR_I2SExt+0x94>)
 8004930:	e001      	b.n	8004936 <I2SEx_TxISR_I2SExt+0x26>
 8004932:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004936:	460a      	mov	r2, r1
 8004938:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800493e:	b29b      	uxth	r3, r3
 8004940:	3b01      	subs	r3, #1
 8004942:	b29a      	uxth	r2, r3
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800494c:	b29b      	uxth	r3, r3
 800494e:	2b00      	cmp	r3, #0
 8004950:	d121      	bne.n	8004996 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	4a12      	ldr	r2, [pc, #72]	; (80049a0 <I2SEx_TxISR_I2SExt+0x90>)
 8004958:	4293      	cmp	r3, r2
 800495a:	d101      	bne.n	8004960 <I2SEx_TxISR_I2SExt+0x50>
 800495c:	4b11      	ldr	r3, [pc, #68]	; (80049a4 <I2SEx_TxISR_I2SExt+0x94>)
 800495e:	e001      	b.n	8004964 <I2SEx_TxISR_I2SExt+0x54>
 8004960:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004964:	685a      	ldr	r2, [r3, #4]
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	490d      	ldr	r1, [pc, #52]	; (80049a0 <I2SEx_TxISR_I2SExt+0x90>)
 800496c:	428b      	cmp	r3, r1
 800496e:	d101      	bne.n	8004974 <I2SEx_TxISR_I2SExt+0x64>
 8004970:	4b0c      	ldr	r3, [pc, #48]	; (80049a4 <I2SEx_TxISR_I2SExt+0x94>)
 8004972:	e001      	b.n	8004978 <I2SEx_TxISR_I2SExt+0x68>
 8004974:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004978:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800497c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004982:	b29b      	uxth	r3, r3
 8004984:	2b00      	cmp	r3, #0
 8004986:	d106      	bne.n	8004996 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2201      	movs	r2, #1
 800498c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004990:	6878      	ldr	r0, [r7, #4]
 8004992:	f7ff ff81 	bl	8004898 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004996:	bf00      	nop
 8004998:	3708      	adds	r7, #8
 800499a:	46bd      	mov	sp, r7
 800499c:	bd80      	pop	{r7, pc}
 800499e:	bf00      	nop
 80049a0:	40003800 	.word	0x40003800
 80049a4:	40003400 	.word	0x40003400

080049a8 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b082      	sub	sp, #8
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	68d8      	ldr	r0, [r3, #12]
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049ba:	1c99      	adds	r1, r3, #2
 80049bc:	687a      	ldr	r2, [r7, #4]
 80049be:	62d1      	str	r1, [r2, #44]	; 0x2c
 80049c0:	b282      	uxth	r2, r0
 80049c2:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80049c8:	b29b      	uxth	r3, r3
 80049ca:	3b01      	subs	r3, #1
 80049cc:	b29a      	uxth	r2, r3
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80049d6:	b29b      	uxth	r3, r3
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d113      	bne.n	8004a04 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	685a      	ldr	r2, [r3, #4]
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80049ea:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049f0:	b29b      	uxth	r3, r3
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d106      	bne.n	8004a04 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2201      	movs	r2, #1
 80049fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80049fe:	6878      	ldr	r0, [r7, #4]
 8004a00:	f7ff ff4a 	bl	8004898 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004a04:	bf00      	nop
 8004a06:	3708      	adds	r7, #8
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	bd80      	pop	{r7, pc}

08004a0c <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b082      	sub	sp, #8
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	4a20      	ldr	r2, [pc, #128]	; (8004a9c <I2SEx_RxISR_I2SExt+0x90>)
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d101      	bne.n	8004a22 <I2SEx_RxISR_I2SExt+0x16>
 8004a1e:	4b20      	ldr	r3, [pc, #128]	; (8004aa0 <I2SEx_RxISR_I2SExt+0x94>)
 8004a20:	e001      	b.n	8004a26 <I2SEx_RxISR_I2SExt+0x1a>
 8004a22:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004a26:	68d8      	ldr	r0, [r3, #12]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a2c:	1c99      	adds	r1, r3, #2
 8004a2e:	687a      	ldr	r2, [r7, #4]
 8004a30:	62d1      	str	r1, [r2, #44]	; 0x2c
 8004a32:	b282      	uxth	r2, r0
 8004a34:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004a3a:	b29b      	uxth	r3, r3
 8004a3c:	3b01      	subs	r3, #1
 8004a3e:	b29a      	uxth	r2, r3
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004a48:	b29b      	uxth	r3, r3
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d121      	bne.n	8004a92 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	4a12      	ldr	r2, [pc, #72]	; (8004a9c <I2SEx_RxISR_I2SExt+0x90>)
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d101      	bne.n	8004a5c <I2SEx_RxISR_I2SExt+0x50>
 8004a58:	4b11      	ldr	r3, [pc, #68]	; (8004aa0 <I2SEx_RxISR_I2SExt+0x94>)
 8004a5a:	e001      	b.n	8004a60 <I2SEx_RxISR_I2SExt+0x54>
 8004a5c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004a60:	685a      	ldr	r2, [r3, #4]
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	490d      	ldr	r1, [pc, #52]	; (8004a9c <I2SEx_RxISR_I2SExt+0x90>)
 8004a68:	428b      	cmp	r3, r1
 8004a6a:	d101      	bne.n	8004a70 <I2SEx_RxISR_I2SExt+0x64>
 8004a6c:	4b0c      	ldr	r3, [pc, #48]	; (8004aa0 <I2SEx_RxISR_I2SExt+0x94>)
 8004a6e:	e001      	b.n	8004a74 <I2SEx_RxISR_I2SExt+0x68>
 8004a70:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004a74:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004a78:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a7e:	b29b      	uxth	r3, r3
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d106      	bne.n	8004a92 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2201      	movs	r2, #1
 8004a88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004a8c:	6878      	ldr	r0, [r7, #4]
 8004a8e:	f7ff ff03 	bl	8004898 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004a92:	bf00      	nop
 8004a94:	3708      	adds	r7, #8
 8004a96:	46bd      	mov	sp, r7
 8004a98:	bd80      	pop	{r7, pc}
 8004a9a:	bf00      	nop
 8004a9c:	40003800 	.word	0x40003800
 8004aa0:	40003400 	.word	0x40003400

08004aa4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b086      	sub	sp, #24
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d101      	bne.n	8004ab6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	e264      	b.n	8004f80 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f003 0301 	and.w	r3, r3, #1
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d075      	beq.n	8004bae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004ac2:	4ba3      	ldr	r3, [pc, #652]	; (8004d50 <HAL_RCC_OscConfig+0x2ac>)
 8004ac4:	689b      	ldr	r3, [r3, #8]
 8004ac6:	f003 030c 	and.w	r3, r3, #12
 8004aca:	2b04      	cmp	r3, #4
 8004acc:	d00c      	beq.n	8004ae8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004ace:	4ba0      	ldr	r3, [pc, #640]	; (8004d50 <HAL_RCC_OscConfig+0x2ac>)
 8004ad0:	689b      	ldr	r3, [r3, #8]
 8004ad2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004ad6:	2b08      	cmp	r3, #8
 8004ad8:	d112      	bne.n	8004b00 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004ada:	4b9d      	ldr	r3, [pc, #628]	; (8004d50 <HAL_RCC_OscConfig+0x2ac>)
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ae2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004ae6:	d10b      	bne.n	8004b00 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ae8:	4b99      	ldr	r3, [pc, #612]	; (8004d50 <HAL_RCC_OscConfig+0x2ac>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d05b      	beq.n	8004bac <HAL_RCC_OscConfig+0x108>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	685b      	ldr	r3, [r3, #4]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d157      	bne.n	8004bac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004afc:	2301      	movs	r3, #1
 8004afe:	e23f      	b.n	8004f80 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	685b      	ldr	r3, [r3, #4]
 8004b04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b08:	d106      	bne.n	8004b18 <HAL_RCC_OscConfig+0x74>
 8004b0a:	4b91      	ldr	r3, [pc, #580]	; (8004d50 <HAL_RCC_OscConfig+0x2ac>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	4a90      	ldr	r2, [pc, #576]	; (8004d50 <HAL_RCC_OscConfig+0x2ac>)
 8004b10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b14:	6013      	str	r3, [r2, #0]
 8004b16:	e01d      	b.n	8004b54 <HAL_RCC_OscConfig+0xb0>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	685b      	ldr	r3, [r3, #4]
 8004b1c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004b20:	d10c      	bne.n	8004b3c <HAL_RCC_OscConfig+0x98>
 8004b22:	4b8b      	ldr	r3, [pc, #556]	; (8004d50 <HAL_RCC_OscConfig+0x2ac>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	4a8a      	ldr	r2, [pc, #552]	; (8004d50 <HAL_RCC_OscConfig+0x2ac>)
 8004b28:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004b2c:	6013      	str	r3, [r2, #0]
 8004b2e:	4b88      	ldr	r3, [pc, #544]	; (8004d50 <HAL_RCC_OscConfig+0x2ac>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	4a87      	ldr	r2, [pc, #540]	; (8004d50 <HAL_RCC_OscConfig+0x2ac>)
 8004b34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b38:	6013      	str	r3, [r2, #0]
 8004b3a:	e00b      	b.n	8004b54 <HAL_RCC_OscConfig+0xb0>
 8004b3c:	4b84      	ldr	r3, [pc, #528]	; (8004d50 <HAL_RCC_OscConfig+0x2ac>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	4a83      	ldr	r2, [pc, #524]	; (8004d50 <HAL_RCC_OscConfig+0x2ac>)
 8004b42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b46:	6013      	str	r3, [r2, #0]
 8004b48:	4b81      	ldr	r3, [pc, #516]	; (8004d50 <HAL_RCC_OscConfig+0x2ac>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4a80      	ldr	r2, [pc, #512]	; (8004d50 <HAL_RCC_OscConfig+0x2ac>)
 8004b4e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b52:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	685b      	ldr	r3, [r3, #4]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d013      	beq.n	8004b84 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b5c:	f7fd f956 	bl	8001e0c <HAL_GetTick>
 8004b60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b62:	e008      	b.n	8004b76 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004b64:	f7fd f952 	bl	8001e0c <HAL_GetTick>
 8004b68:	4602      	mov	r2, r0
 8004b6a:	693b      	ldr	r3, [r7, #16]
 8004b6c:	1ad3      	subs	r3, r2, r3
 8004b6e:	2b64      	cmp	r3, #100	; 0x64
 8004b70:	d901      	bls.n	8004b76 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004b72:	2303      	movs	r3, #3
 8004b74:	e204      	b.n	8004f80 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b76:	4b76      	ldr	r3, [pc, #472]	; (8004d50 <HAL_RCC_OscConfig+0x2ac>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d0f0      	beq.n	8004b64 <HAL_RCC_OscConfig+0xc0>
 8004b82:	e014      	b.n	8004bae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b84:	f7fd f942 	bl	8001e0c <HAL_GetTick>
 8004b88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b8a:	e008      	b.n	8004b9e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004b8c:	f7fd f93e 	bl	8001e0c <HAL_GetTick>
 8004b90:	4602      	mov	r2, r0
 8004b92:	693b      	ldr	r3, [r7, #16]
 8004b94:	1ad3      	subs	r3, r2, r3
 8004b96:	2b64      	cmp	r3, #100	; 0x64
 8004b98:	d901      	bls.n	8004b9e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004b9a:	2303      	movs	r3, #3
 8004b9c:	e1f0      	b.n	8004f80 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b9e:	4b6c      	ldr	r3, [pc, #432]	; (8004d50 <HAL_RCC_OscConfig+0x2ac>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d1f0      	bne.n	8004b8c <HAL_RCC_OscConfig+0xe8>
 8004baa:	e000      	b.n	8004bae <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004bac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f003 0302 	and.w	r3, r3, #2
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d063      	beq.n	8004c82 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004bba:	4b65      	ldr	r3, [pc, #404]	; (8004d50 <HAL_RCC_OscConfig+0x2ac>)
 8004bbc:	689b      	ldr	r3, [r3, #8]
 8004bbe:	f003 030c 	and.w	r3, r3, #12
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d00b      	beq.n	8004bde <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004bc6:	4b62      	ldr	r3, [pc, #392]	; (8004d50 <HAL_RCC_OscConfig+0x2ac>)
 8004bc8:	689b      	ldr	r3, [r3, #8]
 8004bca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004bce:	2b08      	cmp	r3, #8
 8004bd0:	d11c      	bne.n	8004c0c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004bd2:	4b5f      	ldr	r3, [pc, #380]	; (8004d50 <HAL_RCC_OscConfig+0x2ac>)
 8004bd4:	685b      	ldr	r3, [r3, #4]
 8004bd6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d116      	bne.n	8004c0c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004bde:	4b5c      	ldr	r3, [pc, #368]	; (8004d50 <HAL_RCC_OscConfig+0x2ac>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f003 0302 	and.w	r3, r3, #2
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d005      	beq.n	8004bf6 <HAL_RCC_OscConfig+0x152>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	68db      	ldr	r3, [r3, #12]
 8004bee:	2b01      	cmp	r3, #1
 8004bf0:	d001      	beq.n	8004bf6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	e1c4      	b.n	8004f80 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bf6:	4b56      	ldr	r3, [pc, #344]	; (8004d50 <HAL_RCC_OscConfig+0x2ac>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	691b      	ldr	r3, [r3, #16]
 8004c02:	00db      	lsls	r3, r3, #3
 8004c04:	4952      	ldr	r1, [pc, #328]	; (8004d50 <HAL_RCC_OscConfig+0x2ac>)
 8004c06:	4313      	orrs	r3, r2
 8004c08:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c0a:	e03a      	b.n	8004c82 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	68db      	ldr	r3, [r3, #12]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d020      	beq.n	8004c56 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004c14:	4b4f      	ldr	r3, [pc, #316]	; (8004d54 <HAL_RCC_OscConfig+0x2b0>)
 8004c16:	2201      	movs	r2, #1
 8004c18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c1a:	f7fd f8f7 	bl	8001e0c <HAL_GetTick>
 8004c1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c20:	e008      	b.n	8004c34 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004c22:	f7fd f8f3 	bl	8001e0c <HAL_GetTick>
 8004c26:	4602      	mov	r2, r0
 8004c28:	693b      	ldr	r3, [r7, #16]
 8004c2a:	1ad3      	subs	r3, r2, r3
 8004c2c:	2b02      	cmp	r3, #2
 8004c2e:	d901      	bls.n	8004c34 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004c30:	2303      	movs	r3, #3
 8004c32:	e1a5      	b.n	8004f80 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c34:	4b46      	ldr	r3, [pc, #280]	; (8004d50 <HAL_RCC_OscConfig+0x2ac>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f003 0302 	and.w	r3, r3, #2
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d0f0      	beq.n	8004c22 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c40:	4b43      	ldr	r3, [pc, #268]	; (8004d50 <HAL_RCC_OscConfig+0x2ac>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	691b      	ldr	r3, [r3, #16]
 8004c4c:	00db      	lsls	r3, r3, #3
 8004c4e:	4940      	ldr	r1, [pc, #256]	; (8004d50 <HAL_RCC_OscConfig+0x2ac>)
 8004c50:	4313      	orrs	r3, r2
 8004c52:	600b      	str	r3, [r1, #0]
 8004c54:	e015      	b.n	8004c82 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c56:	4b3f      	ldr	r3, [pc, #252]	; (8004d54 <HAL_RCC_OscConfig+0x2b0>)
 8004c58:	2200      	movs	r2, #0
 8004c5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c5c:	f7fd f8d6 	bl	8001e0c <HAL_GetTick>
 8004c60:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c62:	e008      	b.n	8004c76 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004c64:	f7fd f8d2 	bl	8001e0c <HAL_GetTick>
 8004c68:	4602      	mov	r2, r0
 8004c6a:	693b      	ldr	r3, [r7, #16]
 8004c6c:	1ad3      	subs	r3, r2, r3
 8004c6e:	2b02      	cmp	r3, #2
 8004c70:	d901      	bls.n	8004c76 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004c72:	2303      	movs	r3, #3
 8004c74:	e184      	b.n	8004f80 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c76:	4b36      	ldr	r3, [pc, #216]	; (8004d50 <HAL_RCC_OscConfig+0x2ac>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f003 0302 	and.w	r3, r3, #2
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d1f0      	bne.n	8004c64 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f003 0308 	and.w	r3, r3, #8
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d030      	beq.n	8004cf0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	695b      	ldr	r3, [r3, #20]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d016      	beq.n	8004cc4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c96:	4b30      	ldr	r3, [pc, #192]	; (8004d58 <HAL_RCC_OscConfig+0x2b4>)
 8004c98:	2201      	movs	r2, #1
 8004c9a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c9c:	f7fd f8b6 	bl	8001e0c <HAL_GetTick>
 8004ca0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ca2:	e008      	b.n	8004cb6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004ca4:	f7fd f8b2 	bl	8001e0c <HAL_GetTick>
 8004ca8:	4602      	mov	r2, r0
 8004caa:	693b      	ldr	r3, [r7, #16]
 8004cac:	1ad3      	subs	r3, r2, r3
 8004cae:	2b02      	cmp	r3, #2
 8004cb0:	d901      	bls.n	8004cb6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004cb2:	2303      	movs	r3, #3
 8004cb4:	e164      	b.n	8004f80 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004cb6:	4b26      	ldr	r3, [pc, #152]	; (8004d50 <HAL_RCC_OscConfig+0x2ac>)
 8004cb8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004cba:	f003 0302 	and.w	r3, r3, #2
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d0f0      	beq.n	8004ca4 <HAL_RCC_OscConfig+0x200>
 8004cc2:	e015      	b.n	8004cf0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004cc4:	4b24      	ldr	r3, [pc, #144]	; (8004d58 <HAL_RCC_OscConfig+0x2b4>)
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004cca:	f7fd f89f 	bl	8001e0c <HAL_GetTick>
 8004cce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004cd0:	e008      	b.n	8004ce4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004cd2:	f7fd f89b 	bl	8001e0c <HAL_GetTick>
 8004cd6:	4602      	mov	r2, r0
 8004cd8:	693b      	ldr	r3, [r7, #16]
 8004cda:	1ad3      	subs	r3, r2, r3
 8004cdc:	2b02      	cmp	r3, #2
 8004cde:	d901      	bls.n	8004ce4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004ce0:	2303      	movs	r3, #3
 8004ce2:	e14d      	b.n	8004f80 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ce4:	4b1a      	ldr	r3, [pc, #104]	; (8004d50 <HAL_RCC_OscConfig+0x2ac>)
 8004ce6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ce8:	f003 0302 	and.w	r3, r3, #2
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d1f0      	bne.n	8004cd2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f003 0304 	and.w	r3, r3, #4
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	f000 80a0 	beq.w	8004e3e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004cfe:	2300      	movs	r3, #0
 8004d00:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d02:	4b13      	ldr	r3, [pc, #76]	; (8004d50 <HAL_RCC_OscConfig+0x2ac>)
 8004d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d10f      	bne.n	8004d2e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d0e:	2300      	movs	r3, #0
 8004d10:	60bb      	str	r3, [r7, #8]
 8004d12:	4b0f      	ldr	r3, [pc, #60]	; (8004d50 <HAL_RCC_OscConfig+0x2ac>)
 8004d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d16:	4a0e      	ldr	r2, [pc, #56]	; (8004d50 <HAL_RCC_OscConfig+0x2ac>)
 8004d18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d1c:	6413      	str	r3, [r2, #64]	; 0x40
 8004d1e:	4b0c      	ldr	r3, [pc, #48]	; (8004d50 <HAL_RCC_OscConfig+0x2ac>)
 8004d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d26:	60bb      	str	r3, [r7, #8]
 8004d28:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d2e:	4b0b      	ldr	r3, [pc, #44]	; (8004d5c <HAL_RCC_OscConfig+0x2b8>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d121      	bne.n	8004d7e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d3a:	4b08      	ldr	r3, [pc, #32]	; (8004d5c <HAL_RCC_OscConfig+0x2b8>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	4a07      	ldr	r2, [pc, #28]	; (8004d5c <HAL_RCC_OscConfig+0x2b8>)
 8004d40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d44:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d46:	f7fd f861 	bl	8001e0c <HAL_GetTick>
 8004d4a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d4c:	e011      	b.n	8004d72 <HAL_RCC_OscConfig+0x2ce>
 8004d4e:	bf00      	nop
 8004d50:	40023800 	.word	0x40023800
 8004d54:	42470000 	.word	0x42470000
 8004d58:	42470e80 	.word	0x42470e80
 8004d5c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d60:	f7fd f854 	bl	8001e0c <HAL_GetTick>
 8004d64:	4602      	mov	r2, r0
 8004d66:	693b      	ldr	r3, [r7, #16]
 8004d68:	1ad3      	subs	r3, r2, r3
 8004d6a:	2b02      	cmp	r3, #2
 8004d6c:	d901      	bls.n	8004d72 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004d6e:	2303      	movs	r3, #3
 8004d70:	e106      	b.n	8004f80 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d72:	4b85      	ldr	r3, [pc, #532]	; (8004f88 <HAL_RCC_OscConfig+0x4e4>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d0f0      	beq.n	8004d60 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	689b      	ldr	r3, [r3, #8]
 8004d82:	2b01      	cmp	r3, #1
 8004d84:	d106      	bne.n	8004d94 <HAL_RCC_OscConfig+0x2f0>
 8004d86:	4b81      	ldr	r3, [pc, #516]	; (8004f8c <HAL_RCC_OscConfig+0x4e8>)
 8004d88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d8a:	4a80      	ldr	r2, [pc, #512]	; (8004f8c <HAL_RCC_OscConfig+0x4e8>)
 8004d8c:	f043 0301 	orr.w	r3, r3, #1
 8004d90:	6713      	str	r3, [r2, #112]	; 0x70
 8004d92:	e01c      	b.n	8004dce <HAL_RCC_OscConfig+0x32a>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	689b      	ldr	r3, [r3, #8]
 8004d98:	2b05      	cmp	r3, #5
 8004d9a:	d10c      	bne.n	8004db6 <HAL_RCC_OscConfig+0x312>
 8004d9c:	4b7b      	ldr	r3, [pc, #492]	; (8004f8c <HAL_RCC_OscConfig+0x4e8>)
 8004d9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004da0:	4a7a      	ldr	r2, [pc, #488]	; (8004f8c <HAL_RCC_OscConfig+0x4e8>)
 8004da2:	f043 0304 	orr.w	r3, r3, #4
 8004da6:	6713      	str	r3, [r2, #112]	; 0x70
 8004da8:	4b78      	ldr	r3, [pc, #480]	; (8004f8c <HAL_RCC_OscConfig+0x4e8>)
 8004daa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dac:	4a77      	ldr	r2, [pc, #476]	; (8004f8c <HAL_RCC_OscConfig+0x4e8>)
 8004dae:	f043 0301 	orr.w	r3, r3, #1
 8004db2:	6713      	str	r3, [r2, #112]	; 0x70
 8004db4:	e00b      	b.n	8004dce <HAL_RCC_OscConfig+0x32a>
 8004db6:	4b75      	ldr	r3, [pc, #468]	; (8004f8c <HAL_RCC_OscConfig+0x4e8>)
 8004db8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dba:	4a74      	ldr	r2, [pc, #464]	; (8004f8c <HAL_RCC_OscConfig+0x4e8>)
 8004dbc:	f023 0301 	bic.w	r3, r3, #1
 8004dc0:	6713      	str	r3, [r2, #112]	; 0x70
 8004dc2:	4b72      	ldr	r3, [pc, #456]	; (8004f8c <HAL_RCC_OscConfig+0x4e8>)
 8004dc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dc6:	4a71      	ldr	r2, [pc, #452]	; (8004f8c <HAL_RCC_OscConfig+0x4e8>)
 8004dc8:	f023 0304 	bic.w	r3, r3, #4
 8004dcc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	689b      	ldr	r3, [r3, #8]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d015      	beq.n	8004e02 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004dd6:	f7fd f819 	bl	8001e0c <HAL_GetTick>
 8004dda:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ddc:	e00a      	b.n	8004df4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004dde:	f7fd f815 	bl	8001e0c <HAL_GetTick>
 8004de2:	4602      	mov	r2, r0
 8004de4:	693b      	ldr	r3, [r7, #16]
 8004de6:	1ad3      	subs	r3, r2, r3
 8004de8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d901      	bls.n	8004df4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004df0:	2303      	movs	r3, #3
 8004df2:	e0c5      	b.n	8004f80 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004df4:	4b65      	ldr	r3, [pc, #404]	; (8004f8c <HAL_RCC_OscConfig+0x4e8>)
 8004df6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004df8:	f003 0302 	and.w	r3, r3, #2
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d0ee      	beq.n	8004dde <HAL_RCC_OscConfig+0x33a>
 8004e00:	e014      	b.n	8004e2c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e02:	f7fd f803 	bl	8001e0c <HAL_GetTick>
 8004e06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e08:	e00a      	b.n	8004e20 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e0a:	f7fc ffff 	bl	8001e0c <HAL_GetTick>
 8004e0e:	4602      	mov	r2, r0
 8004e10:	693b      	ldr	r3, [r7, #16]
 8004e12:	1ad3      	subs	r3, r2, r3
 8004e14:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	d901      	bls.n	8004e20 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004e1c:	2303      	movs	r3, #3
 8004e1e:	e0af      	b.n	8004f80 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e20:	4b5a      	ldr	r3, [pc, #360]	; (8004f8c <HAL_RCC_OscConfig+0x4e8>)
 8004e22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e24:	f003 0302 	and.w	r3, r3, #2
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d1ee      	bne.n	8004e0a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004e2c:	7dfb      	ldrb	r3, [r7, #23]
 8004e2e:	2b01      	cmp	r3, #1
 8004e30:	d105      	bne.n	8004e3e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e32:	4b56      	ldr	r3, [pc, #344]	; (8004f8c <HAL_RCC_OscConfig+0x4e8>)
 8004e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e36:	4a55      	ldr	r2, [pc, #340]	; (8004f8c <HAL_RCC_OscConfig+0x4e8>)
 8004e38:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e3c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	699b      	ldr	r3, [r3, #24]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	f000 809b 	beq.w	8004f7e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004e48:	4b50      	ldr	r3, [pc, #320]	; (8004f8c <HAL_RCC_OscConfig+0x4e8>)
 8004e4a:	689b      	ldr	r3, [r3, #8]
 8004e4c:	f003 030c 	and.w	r3, r3, #12
 8004e50:	2b08      	cmp	r3, #8
 8004e52:	d05c      	beq.n	8004f0e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	699b      	ldr	r3, [r3, #24]
 8004e58:	2b02      	cmp	r3, #2
 8004e5a:	d141      	bne.n	8004ee0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e5c:	4b4c      	ldr	r3, [pc, #304]	; (8004f90 <HAL_RCC_OscConfig+0x4ec>)
 8004e5e:	2200      	movs	r2, #0
 8004e60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e62:	f7fc ffd3 	bl	8001e0c <HAL_GetTick>
 8004e66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e68:	e008      	b.n	8004e7c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e6a:	f7fc ffcf 	bl	8001e0c <HAL_GetTick>
 8004e6e:	4602      	mov	r2, r0
 8004e70:	693b      	ldr	r3, [r7, #16]
 8004e72:	1ad3      	subs	r3, r2, r3
 8004e74:	2b02      	cmp	r3, #2
 8004e76:	d901      	bls.n	8004e7c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004e78:	2303      	movs	r3, #3
 8004e7a:	e081      	b.n	8004f80 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e7c:	4b43      	ldr	r3, [pc, #268]	; (8004f8c <HAL_RCC_OscConfig+0x4e8>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d1f0      	bne.n	8004e6a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	69da      	ldr	r2, [r3, #28]
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6a1b      	ldr	r3, [r3, #32]
 8004e90:	431a      	orrs	r2, r3
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e96:	019b      	lsls	r3, r3, #6
 8004e98:	431a      	orrs	r2, r3
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e9e:	085b      	lsrs	r3, r3, #1
 8004ea0:	3b01      	subs	r3, #1
 8004ea2:	041b      	lsls	r3, r3, #16
 8004ea4:	431a      	orrs	r2, r3
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004eaa:	061b      	lsls	r3, r3, #24
 8004eac:	4937      	ldr	r1, [pc, #220]	; (8004f8c <HAL_RCC_OscConfig+0x4e8>)
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004eb2:	4b37      	ldr	r3, [pc, #220]	; (8004f90 <HAL_RCC_OscConfig+0x4ec>)
 8004eb4:	2201      	movs	r2, #1
 8004eb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004eb8:	f7fc ffa8 	bl	8001e0c <HAL_GetTick>
 8004ebc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ebe:	e008      	b.n	8004ed2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004ec0:	f7fc ffa4 	bl	8001e0c <HAL_GetTick>
 8004ec4:	4602      	mov	r2, r0
 8004ec6:	693b      	ldr	r3, [r7, #16]
 8004ec8:	1ad3      	subs	r3, r2, r3
 8004eca:	2b02      	cmp	r3, #2
 8004ecc:	d901      	bls.n	8004ed2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004ece:	2303      	movs	r3, #3
 8004ed0:	e056      	b.n	8004f80 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ed2:	4b2e      	ldr	r3, [pc, #184]	; (8004f8c <HAL_RCC_OscConfig+0x4e8>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d0f0      	beq.n	8004ec0 <HAL_RCC_OscConfig+0x41c>
 8004ede:	e04e      	b.n	8004f7e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ee0:	4b2b      	ldr	r3, [pc, #172]	; (8004f90 <HAL_RCC_OscConfig+0x4ec>)
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ee6:	f7fc ff91 	bl	8001e0c <HAL_GetTick>
 8004eea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004eec:	e008      	b.n	8004f00 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004eee:	f7fc ff8d 	bl	8001e0c <HAL_GetTick>
 8004ef2:	4602      	mov	r2, r0
 8004ef4:	693b      	ldr	r3, [r7, #16]
 8004ef6:	1ad3      	subs	r3, r2, r3
 8004ef8:	2b02      	cmp	r3, #2
 8004efa:	d901      	bls.n	8004f00 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004efc:	2303      	movs	r3, #3
 8004efe:	e03f      	b.n	8004f80 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f00:	4b22      	ldr	r3, [pc, #136]	; (8004f8c <HAL_RCC_OscConfig+0x4e8>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d1f0      	bne.n	8004eee <HAL_RCC_OscConfig+0x44a>
 8004f0c:	e037      	b.n	8004f7e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	699b      	ldr	r3, [r3, #24]
 8004f12:	2b01      	cmp	r3, #1
 8004f14:	d101      	bne.n	8004f1a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004f16:	2301      	movs	r3, #1
 8004f18:	e032      	b.n	8004f80 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004f1a:	4b1c      	ldr	r3, [pc, #112]	; (8004f8c <HAL_RCC_OscConfig+0x4e8>)
 8004f1c:	685b      	ldr	r3, [r3, #4]
 8004f1e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	699b      	ldr	r3, [r3, #24]
 8004f24:	2b01      	cmp	r3, #1
 8004f26:	d028      	beq.n	8004f7a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f32:	429a      	cmp	r2, r3
 8004f34:	d121      	bne.n	8004f7a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f40:	429a      	cmp	r2, r3
 8004f42:	d11a      	bne.n	8004f7a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004f44:	68fa      	ldr	r2, [r7, #12]
 8004f46:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004f4a:	4013      	ands	r3, r2
 8004f4c:	687a      	ldr	r2, [r7, #4]
 8004f4e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004f50:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d111      	bne.n	8004f7a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f60:	085b      	lsrs	r3, r3, #1
 8004f62:	3b01      	subs	r3, #1
 8004f64:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004f66:	429a      	cmp	r2, r3
 8004f68:	d107      	bne.n	8004f7a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f74:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004f76:	429a      	cmp	r2, r3
 8004f78:	d001      	beq.n	8004f7e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	e000      	b.n	8004f80 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8004f7e:	2300      	movs	r3, #0
}
 8004f80:	4618      	mov	r0, r3
 8004f82:	3718      	adds	r7, #24
 8004f84:	46bd      	mov	sp, r7
 8004f86:	bd80      	pop	{r7, pc}
 8004f88:	40007000 	.word	0x40007000
 8004f8c:	40023800 	.word	0x40023800
 8004f90:	42470060 	.word	0x42470060

08004f94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b084      	sub	sp, #16
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
 8004f9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d101      	bne.n	8004fa8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	e0cc      	b.n	8005142 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004fa8:	4b68      	ldr	r3, [pc, #416]	; (800514c <HAL_RCC_ClockConfig+0x1b8>)
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f003 0307 	and.w	r3, r3, #7
 8004fb0:	683a      	ldr	r2, [r7, #0]
 8004fb2:	429a      	cmp	r2, r3
 8004fb4:	d90c      	bls.n	8004fd0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fb6:	4b65      	ldr	r3, [pc, #404]	; (800514c <HAL_RCC_ClockConfig+0x1b8>)
 8004fb8:	683a      	ldr	r2, [r7, #0]
 8004fba:	b2d2      	uxtb	r2, r2
 8004fbc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fbe:	4b63      	ldr	r3, [pc, #396]	; (800514c <HAL_RCC_ClockConfig+0x1b8>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f003 0307 	and.w	r3, r3, #7
 8004fc6:	683a      	ldr	r2, [r7, #0]
 8004fc8:	429a      	cmp	r2, r3
 8004fca:	d001      	beq.n	8004fd0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004fcc:	2301      	movs	r3, #1
 8004fce:	e0b8      	b.n	8005142 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f003 0302 	and.w	r3, r3, #2
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d020      	beq.n	800501e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f003 0304 	and.w	r3, r3, #4
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d005      	beq.n	8004ff4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004fe8:	4b59      	ldr	r3, [pc, #356]	; (8005150 <HAL_RCC_ClockConfig+0x1bc>)
 8004fea:	689b      	ldr	r3, [r3, #8]
 8004fec:	4a58      	ldr	r2, [pc, #352]	; (8005150 <HAL_RCC_ClockConfig+0x1bc>)
 8004fee:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004ff2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f003 0308 	and.w	r3, r3, #8
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d005      	beq.n	800500c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005000:	4b53      	ldr	r3, [pc, #332]	; (8005150 <HAL_RCC_ClockConfig+0x1bc>)
 8005002:	689b      	ldr	r3, [r3, #8]
 8005004:	4a52      	ldr	r2, [pc, #328]	; (8005150 <HAL_RCC_ClockConfig+0x1bc>)
 8005006:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800500a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800500c:	4b50      	ldr	r3, [pc, #320]	; (8005150 <HAL_RCC_ClockConfig+0x1bc>)
 800500e:	689b      	ldr	r3, [r3, #8]
 8005010:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	689b      	ldr	r3, [r3, #8]
 8005018:	494d      	ldr	r1, [pc, #308]	; (8005150 <HAL_RCC_ClockConfig+0x1bc>)
 800501a:	4313      	orrs	r3, r2
 800501c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f003 0301 	and.w	r3, r3, #1
 8005026:	2b00      	cmp	r3, #0
 8005028:	d044      	beq.n	80050b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	2b01      	cmp	r3, #1
 8005030:	d107      	bne.n	8005042 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005032:	4b47      	ldr	r3, [pc, #284]	; (8005150 <HAL_RCC_ClockConfig+0x1bc>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800503a:	2b00      	cmp	r3, #0
 800503c:	d119      	bne.n	8005072 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800503e:	2301      	movs	r3, #1
 8005040:	e07f      	b.n	8005142 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	2b02      	cmp	r3, #2
 8005048:	d003      	beq.n	8005052 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800504e:	2b03      	cmp	r3, #3
 8005050:	d107      	bne.n	8005062 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005052:	4b3f      	ldr	r3, [pc, #252]	; (8005150 <HAL_RCC_ClockConfig+0x1bc>)
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800505a:	2b00      	cmp	r3, #0
 800505c:	d109      	bne.n	8005072 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800505e:	2301      	movs	r3, #1
 8005060:	e06f      	b.n	8005142 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005062:	4b3b      	ldr	r3, [pc, #236]	; (8005150 <HAL_RCC_ClockConfig+0x1bc>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f003 0302 	and.w	r3, r3, #2
 800506a:	2b00      	cmp	r3, #0
 800506c:	d101      	bne.n	8005072 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800506e:	2301      	movs	r3, #1
 8005070:	e067      	b.n	8005142 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005072:	4b37      	ldr	r3, [pc, #220]	; (8005150 <HAL_RCC_ClockConfig+0x1bc>)
 8005074:	689b      	ldr	r3, [r3, #8]
 8005076:	f023 0203 	bic.w	r2, r3, #3
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	4934      	ldr	r1, [pc, #208]	; (8005150 <HAL_RCC_ClockConfig+0x1bc>)
 8005080:	4313      	orrs	r3, r2
 8005082:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005084:	f7fc fec2 	bl	8001e0c <HAL_GetTick>
 8005088:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800508a:	e00a      	b.n	80050a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800508c:	f7fc febe 	bl	8001e0c <HAL_GetTick>
 8005090:	4602      	mov	r2, r0
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	1ad3      	subs	r3, r2, r3
 8005096:	f241 3288 	movw	r2, #5000	; 0x1388
 800509a:	4293      	cmp	r3, r2
 800509c:	d901      	bls.n	80050a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800509e:	2303      	movs	r3, #3
 80050a0:	e04f      	b.n	8005142 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050a2:	4b2b      	ldr	r3, [pc, #172]	; (8005150 <HAL_RCC_ClockConfig+0x1bc>)
 80050a4:	689b      	ldr	r3, [r3, #8]
 80050a6:	f003 020c 	and.w	r2, r3, #12
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	685b      	ldr	r3, [r3, #4]
 80050ae:	009b      	lsls	r3, r3, #2
 80050b0:	429a      	cmp	r2, r3
 80050b2:	d1eb      	bne.n	800508c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80050b4:	4b25      	ldr	r3, [pc, #148]	; (800514c <HAL_RCC_ClockConfig+0x1b8>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f003 0307 	and.w	r3, r3, #7
 80050bc:	683a      	ldr	r2, [r7, #0]
 80050be:	429a      	cmp	r2, r3
 80050c0:	d20c      	bcs.n	80050dc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050c2:	4b22      	ldr	r3, [pc, #136]	; (800514c <HAL_RCC_ClockConfig+0x1b8>)
 80050c4:	683a      	ldr	r2, [r7, #0]
 80050c6:	b2d2      	uxtb	r2, r2
 80050c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80050ca:	4b20      	ldr	r3, [pc, #128]	; (800514c <HAL_RCC_ClockConfig+0x1b8>)
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f003 0307 	and.w	r3, r3, #7
 80050d2:	683a      	ldr	r2, [r7, #0]
 80050d4:	429a      	cmp	r2, r3
 80050d6:	d001      	beq.n	80050dc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80050d8:	2301      	movs	r3, #1
 80050da:	e032      	b.n	8005142 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f003 0304 	and.w	r3, r3, #4
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d008      	beq.n	80050fa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80050e8:	4b19      	ldr	r3, [pc, #100]	; (8005150 <HAL_RCC_ClockConfig+0x1bc>)
 80050ea:	689b      	ldr	r3, [r3, #8]
 80050ec:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	68db      	ldr	r3, [r3, #12]
 80050f4:	4916      	ldr	r1, [pc, #88]	; (8005150 <HAL_RCC_ClockConfig+0x1bc>)
 80050f6:	4313      	orrs	r3, r2
 80050f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f003 0308 	and.w	r3, r3, #8
 8005102:	2b00      	cmp	r3, #0
 8005104:	d009      	beq.n	800511a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005106:	4b12      	ldr	r3, [pc, #72]	; (8005150 <HAL_RCC_ClockConfig+0x1bc>)
 8005108:	689b      	ldr	r3, [r3, #8]
 800510a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	691b      	ldr	r3, [r3, #16]
 8005112:	00db      	lsls	r3, r3, #3
 8005114:	490e      	ldr	r1, [pc, #56]	; (8005150 <HAL_RCC_ClockConfig+0x1bc>)
 8005116:	4313      	orrs	r3, r2
 8005118:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800511a:	f000 f821 	bl	8005160 <HAL_RCC_GetSysClockFreq>
 800511e:	4602      	mov	r2, r0
 8005120:	4b0b      	ldr	r3, [pc, #44]	; (8005150 <HAL_RCC_ClockConfig+0x1bc>)
 8005122:	689b      	ldr	r3, [r3, #8]
 8005124:	091b      	lsrs	r3, r3, #4
 8005126:	f003 030f 	and.w	r3, r3, #15
 800512a:	490a      	ldr	r1, [pc, #40]	; (8005154 <HAL_RCC_ClockConfig+0x1c0>)
 800512c:	5ccb      	ldrb	r3, [r1, r3]
 800512e:	fa22 f303 	lsr.w	r3, r2, r3
 8005132:	4a09      	ldr	r2, [pc, #36]	; (8005158 <HAL_RCC_ClockConfig+0x1c4>)
 8005134:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005136:	4b09      	ldr	r3, [pc, #36]	; (800515c <HAL_RCC_ClockConfig+0x1c8>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4618      	mov	r0, r3
 800513c:	f7fc fe22 	bl	8001d84 <HAL_InitTick>

  return HAL_OK;
 8005140:	2300      	movs	r3, #0
}
 8005142:	4618      	mov	r0, r3
 8005144:	3710      	adds	r7, #16
 8005146:	46bd      	mov	sp, r7
 8005148:	bd80      	pop	{r7, pc}
 800514a:	bf00      	nop
 800514c:	40023c00 	.word	0x40023c00
 8005150:	40023800 	.word	0x40023800
 8005154:	0800909c 	.word	0x0800909c
 8005158:	20000000 	.word	0x20000000
 800515c:	20000008 	.word	0x20000008

08005160 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005160:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005164:	b084      	sub	sp, #16
 8005166:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005168:	2300      	movs	r3, #0
 800516a:	607b      	str	r3, [r7, #4]
 800516c:	2300      	movs	r3, #0
 800516e:	60fb      	str	r3, [r7, #12]
 8005170:	2300      	movs	r3, #0
 8005172:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005174:	2300      	movs	r3, #0
 8005176:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005178:	4b67      	ldr	r3, [pc, #412]	; (8005318 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800517a:	689b      	ldr	r3, [r3, #8]
 800517c:	f003 030c 	and.w	r3, r3, #12
 8005180:	2b08      	cmp	r3, #8
 8005182:	d00d      	beq.n	80051a0 <HAL_RCC_GetSysClockFreq+0x40>
 8005184:	2b08      	cmp	r3, #8
 8005186:	f200 80bd 	bhi.w	8005304 <HAL_RCC_GetSysClockFreq+0x1a4>
 800518a:	2b00      	cmp	r3, #0
 800518c:	d002      	beq.n	8005194 <HAL_RCC_GetSysClockFreq+0x34>
 800518e:	2b04      	cmp	r3, #4
 8005190:	d003      	beq.n	800519a <HAL_RCC_GetSysClockFreq+0x3a>
 8005192:	e0b7      	b.n	8005304 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005194:	4b61      	ldr	r3, [pc, #388]	; (800531c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8005196:	60bb      	str	r3, [r7, #8]
       break;
 8005198:	e0b7      	b.n	800530a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800519a:	4b61      	ldr	r3, [pc, #388]	; (8005320 <HAL_RCC_GetSysClockFreq+0x1c0>)
 800519c:	60bb      	str	r3, [r7, #8]
      break;
 800519e:	e0b4      	b.n	800530a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80051a0:	4b5d      	ldr	r3, [pc, #372]	; (8005318 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80051a2:	685b      	ldr	r3, [r3, #4]
 80051a4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80051a8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80051aa:	4b5b      	ldr	r3, [pc, #364]	; (8005318 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d04d      	beq.n	8005252 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80051b6:	4b58      	ldr	r3, [pc, #352]	; (8005318 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80051b8:	685b      	ldr	r3, [r3, #4]
 80051ba:	099b      	lsrs	r3, r3, #6
 80051bc:	461a      	mov	r2, r3
 80051be:	f04f 0300 	mov.w	r3, #0
 80051c2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80051c6:	f04f 0100 	mov.w	r1, #0
 80051ca:	ea02 0800 	and.w	r8, r2, r0
 80051ce:	ea03 0901 	and.w	r9, r3, r1
 80051d2:	4640      	mov	r0, r8
 80051d4:	4649      	mov	r1, r9
 80051d6:	f04f 0200 	mov.w	r2, #0
 80051da:	f04f 0300 	mov.w	r3, #0
 80051de:	014b      	lsls	r3, r1, #5
 80051e0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80051e4:	0142      	lsls	r2, r0, #5
 80051e6:	4610      	mov	r0, r2
 80051e8:	4619      	mov	r1, r3
 80051ea:	ebb0 0008 	subs.w	r0, r0, r8
 80051ee:	eb61 0109 	sbc.w	r1, r1, r9
 80051f2:	f04f 0200 	mov.w	r2, #0
 80051f6:	f04f 0300 	mov.w	r3, #0
 80051fa:	018b      	lsls	r3, r1, #6
 80051fc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005200:	0182      	lsls	r2, r0, #6
 8005202:	1a12      	subs	r2, r2, r0
 8005204:	eb63 0301 	sbc.w	r3, r3, r1
 8005208:	f04f 0000 	mov.w	r0, #0
 800520c:	f04f 0100 	mov.w	r1, #0
 8005210:	00d9      	lsls	r1, r3, #3
 8005212:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005216:	00d0      	lsls	r0, r2, #3
 8005218:	4602      	mov	r2, r0
 800521a:	460b      	mov	r3, r1
 800521c:	eb12 0208 	adds.w	r2, r2, r8
 8005220:	eb43 0309 	adc.w	r3, r3, r9
 8005224:	f04f 0000 	mov.w	r0, #0
 8005228:	f04f 0100 	mov.w	r1, #0
 800522c:	0259      	lsls	r1, r3, #9
 800522e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8005232:	0250      	lsls	r0, r2, #9
 8005234:	4602      	mov	r2, r0
 8005236:	460b      	mov	r3, r1
 8005238:	4610      	mov	r0, r2
 800523a:	4619      	mov	r1, r3
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	461a      	mov	r2, r3
 8005240:	f04f 0300 	mov.w	r3, #0
 8005244:	f7fa ffc0 	bl	80001c8 <__aeabi_uldivmod>
 8005248:	4602      	mov	r2, r0
 800524a:	460b      	mov	r3, r1
 800524c:	4613      	mov	r3, r2
 800524e:	60fb      	str	r3, [r7, #12]
 8005250:	e04a      	b.n	80052e8 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005252:	4b31      	ldr	r3, [pc, #196]	; (8005318 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	099b      	lsrs	r3, r3, #6
 8005258:	461a      	mov	r2, r3
 800525a:	f04f 0300 	mov.w	r3, #0
 800525e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005262:	f04f 0100 	mov.w	r1, #0
 8005266:	ea02 0400 	and.w	r4, r2, r0
 800526a:	ea03 0501 	and.w	r5, r3, r1
 800526e:	4620      	mov	r0, r4
 8005270:	4629      	mov	r1, r5
 8005272:	f04f 0200 	mov.w	r2, #0
 8005276:	f04f 0300 	mov.w	r3, #0
 800527a:	014b      	lsls	r3, r1, #5
 800527c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005280:	0142      	lsls	r2, r0, #5
 8005282:	4610      	mov	r0, r2
 8005284:	4619      	mov	r1, r3
 8005286:	1b00      	subs	r0, r0, r4
 8005288:	eb61 0105 	sbc.w	r1, r1, r5
 800528c:	f04f 0200 	mov.w	r2, #0
 8005290:	f04f 0300 	mov.w	r3, #0
 8005294:	018b      	lsls	r3, r1, #6
 8005296:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800529a:	0182      	lsls	r2, r0, #6
 800529c:	1a12      	subs	r2, r2, r0
 800529e:	eb63 0301 	sbc.w	r3, r3, r1
 80052a2:	f04f 0000 	mov.w	r0, #0
 80052a6:	f04f 0100 	mov.w	r1, #0
 80052aa:	00d9      	lsls	r1, r3, #3
 80052ac:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80052b0:	00d0      	lsls	r0, r2, #3
 80052b2:	4602      	mov	r2, r0
 80052b4:	460b      	mov	r3, r1
 80052b6:	1912      	adds	r2, r2, r4
 80052b8:	eb45 0303 	adc.w	r3, r5, r3
 80052bc:	f04f 0000 	mov.w	r0, #0
 80052c0:	f04f 0100 	mov.w	r1, #0
 80052c4:	0299      	lsls	r1, r3, #10
 80052c6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80052ca:	0290      	lsls	r0, r2, #10
 80052cc:	4602      	mov	r2, r0
 80052ce:	460b      	mov	r3, r1
 80052d0:	4610      	mov	r0, r2
 80052d2:	4619      	mov	r1, r3
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	461a      	mov	r2, r3
 80052d8:	f04f 0300 	mov.w	r3, #0
 80052dc:	f7fa ff74 	bl	80001c8 <__aeabi_uldivmod>
 80052e0:	4602      	mov	r2, r0
 80052e2:	460b      	mov	r3, r1
 80052e4:	4613      	mov	r3, r2
 80052e6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80052e8:	4b0b      	ldr	r3, [pc, #44]	; (8005318 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80052ea:	685b      	ldr	r3, [r3, #4]
 80052ec:	0c1b      	lsrs	r3, r3, #16
 80052ee:	f003 0303 	and.w	r3, r3, #3
 80052f2:	3301      	adds	r3, #1
 80052f4:	005b      	lsls	r3, r3, #1
 80052f6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80052f8:	68fa      	ldr	r2, [r7, #12]
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005300:	60bb      	str	r3, [r7, #8]
      break;
 8005302:	e002      	b.n	800530a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005304:	4b05      	ldr	r3, [pc, #20]	; (800531c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8005306:	60bb      	str	r3, [r7, #8]
      break;
 8005308:	bf00      	nop
    }
  }
  return sysclockfreq;
 800530a:	68bb      	ldr	r3, [r7, #8]
}
 800530c:	4618      	mov	r0, r3
 800530e:	3710      	adds	r7, #16
 8005310:	46bd      	mov	sp, r7
 8005312:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8005316:	bf00      	nop
 8005318:	40023800 	.word	0x40023800
 800531c:	00f42400 	.word	0x00f42400
 8005320:	007a1200 	.word	0x007a1200

08005324 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005324:	b480      	push	{r7}
 8005326:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005328:	4b03      	ldr	r3, [pc, #12]	; (8005338 <HAL_RCC_GetHCLKFreq+0x14>)
 800532a:	681b      	ldr	r3, [r3, #0]
}
 800532c:	4618      	mov	r0, r3
 800532e:	46bd      	mov	sp, r7
 8005330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005334:	4770      	bx	lr
 8005336:	bf00      	nop
 8005338:	20000000 	.word	0x20000000

0800533c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005340:	f7ff fff0 	bl	8005324 <HAL_RCC_GetHCLKFreq>
 8005344:	4602      	mov	r2, r0
 8005346:	4b05      	ldr	r3, [pc, #20]	; (800535c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005348:	689b      	ldr	r3, [r3, #8]
 800534a:	0a9b      	lsrs	r3, r3, #10
 800534c:	f003 0307 	and.w	r3, r3, #7
 8005350:	4903      	ldr	r1, [pc, #12]	; (8005360 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005352:	5ccb      	ldrb	r3, [r1, r3]
 8005354:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005358:	4618      	mov	r0, r3
 800535a:	bd80      	pop	{r7, pc}
 800535c:	40023800 	.word	0x40023800
 8005360:	080090ac 	.word	0x080090ac

08005364 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b086      	sub	sp, #24
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800536c:	2300      	movs	r3, #0
 800536e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005370:	2300      	movs	r3, #0
 8005372:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f003 0301 	and.w	r3, r3, #1
 800537c:	2b00      	cmp	r3, #0
 800537e:	d105      	bne.n	800538c <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005388:	2b00      	cmp	r3, #0
 800538a:	d035      	beq.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800538c:	4b62      	ldr	r3, [pc, #392]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800538e:	2200      	movs	r2, #0
 8005390:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005392:	f7fc fd3b 	bl	8001e0c <HAL_GetTick>
 8005396:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005398:	e008      	b.n	80053ac <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800539a:	f7fc fd37 	bl	8001e0c <HAL_GetTick>
 800539e:	4602      	mov	r2, r0
 80053a0:	697b      	ldr	r3, [r7, #20]
 80053a2:	1ad3      	subs	r3, r2, r3
 80053a4:	2b02      	cmp	r3, #2
 80053a6:	d901      	bls.n	80053ac <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80053a8:	2303      	movs	r3, #3
 80053aa:	e0b0      	b.n	800550e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80053ac:	4b5b      	ldr	r3, [pc, #364]	; (800551c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d1f0      	bne.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	685b      	ldr	r3, [r3, #4]
 80053bc:	019a      	lsls	r2, r3, #6
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	689b      	ldr	r3, [r3, #8]
 80053c2:	071b      	lsls	r3, r3, #28
 80053c4:	4955      	ldr	r1, [pc, #340]	; (800551c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80053c6:	4313      	orrs	r3, r2
 80053c8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80053cc:	4b52      	ldr	r3, [pc, #328]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80053ce:	2201      	movs	r2, #1
 80053d0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80053d2:	f7fc fd1b 	bl	8001e0c <HAL_GetTick>
 80053d6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80053d8:	e008      	b.n	80053ec <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80053da:	f7fc fd17 	bl	8001e0c <HAL_GetTick>
 80053de:	4602      	mov	r2, r0
 80053e0:	697b      	ldr	r3, [r7, #20]
 80053e2:	1ad3      	subs	r3, r2, r3
 80053e4:	2b02      	cmp	r3, #2
 80053e6:	d901      	bls.n	80053ec <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80053e8:	2303      	movs	r3, #3
 80053ea:	e090      	b.n	800550e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80053ec:	4b4b      	ldr	r3, [pc, #300]	; (800551c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d0f0      	beq.n	80053da <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f003 0302 	and.w	r3, r3, #2
 8005400:	2b00      	cmp	r3, #0
 8005402:	f000 8083 	beq.w	800550c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005406:	2300      	movs	r3, #0
 8005408:	60fb      	str	r3, [r7, #12]
 800540a:	4b44      	ldr	r3, [pc, #272]	; (800551c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800540c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800540e:	4a43      	ldr	r2, [pc, #268]	; (800551c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005410:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005414:	6413      	str	r3, [r2, #64]	; 0x40
 8005416:	4b41      	ldr	r3, [pc, #260]	; (800551c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800541a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800541e:	60fb      	str	r3, [r7, #12]
 8005420:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005422:	4b3f      	ldr	r3, [pc, #252]	; (8005520 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	4a3e      	ldr	r2, [pc, #248]	; (8005520 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005428:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800542c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800542e:	f7fc fced 	bl	8001e0c <HAL_GetTick>
 8005432:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005434:	e008      	b.n	8005448 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005436:	f7fc fce9 	bl	8001e0c <HAL_GetTick>
 800543a:	4602      	mov	r2, r0
 800543c:	697b      	ldr	r3, [r7, #20]
 800543e:	1ad3      	subs	r3, r2, r3
 8005440:	2b02      	cmp	r3, #2
 8005442:	d901      	bls.n	8005448 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8005444:	2303      	movs	r3, #3
 8005446:	e062      	b.n	800550e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005448:	4b35      	ldr	r3, [pc, #212]	; (8005520 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005450:	2b00      	cmp	r3, #0
 8005452:	d0f0      	beq.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005454:	4b31      	ldr	r3, [pc, #196]	; (800551c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005456:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005458:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800545c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800545e:	693b      	ldr	r3, [r7, #16]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d02f      	beq.n	80054c4 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	68db      	ldr	r3, [r3, #12]
 8005468:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800546c:	693a      	ldr	r2, [r7, #16]
 800546e:	429a      	cmp	r2, r3
 8005470:	d028      	beq.n	80054c4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005472:	4b2a      	ldr	r3, [pc, #168]	; (800551c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005474:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005476:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800547a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800547c:	4b29      	ldr	r3, [pc, #164]	; (8005524 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800547e:	2201      	movs	r2, #1
 8005480:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005482:	4b28      	ldr	r3, [pc, #160]	; (8005524 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005484:	2200      	movs	r2, #0
 8005486:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005488:	4a24      	ldr	r2, [pc, #144]	; (800551c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800548a:	693b      	ldr	r3, [r7, #16]
 800548c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800548e:	4b23      	ldr	r3, [pc, #140]	; (800551c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005490:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005492:	f003 0301 	and.w	r3, r3, #1
 8005496:	2b01      	cmp	r3, #1
 8005498:	d114      	bne.n	80054c4 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800549a:	f7fc fcb7 	bl	8001e0c <HAL_GetTick>
 800549e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054a0:	e00a      	b.n	80054b8 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80054a2:	f7fc fcb3 	bl	8001e0c <HAL_GetTick>
 80054a6:	4602      	mov	r2, r0
 80054a8:	697b      	ldr	r3, [r7, #20]
 80054aa:	1ad3      	subs	r3, r2, r3
 80054ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d901      	bls.n	80054b8 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80054b4:	2303      	movs	r3, #3
 80054b6:	e02a      	b.n	800550e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054b8:	4b18      	ldr	r3, [pc, #96]	; (800551c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80054ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054bc:	f003 0302 	and.w	r3, r3, #2
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d0ee      	beq.n	80054a2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	68db      	ldr	r3, [r3, #12]
 80054c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054cc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80054d0:	d10d      	bne.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80054d2:	4b12      	ldr	r3, [pc, #72]	; (800551c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80054d4:	689b      	ldr	r3, [r3, #8]
 80054d6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	68db      	ldr	r3, [r3, #12]
 80054de:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80054e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054e6:	490d      	ldr	r1, [pc, #52]	; (800551c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80054e8:	4313      	orrs	r3, r2
 80054ea:	608b      	str	r3, [r1, #8]
 80054ec:	e005      	b.n	80054fa <HAL_RCCEx_PeriphCLKConfig+0x196>
 80054ee:	4b0b      	ldr	r3, [pc, #44]	; (800551c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80054f0:	689b      	ldr	r3, [r3, #8]
 80054f2:	4a0a      	ldr	r2, [pc, #40]	; (800551c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80054f4:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80054f8:	6093      	str	r3, [r2, #8]
 80054fa:	4b08      	ldr	r3, [pc, #32]	; (800551c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80054fc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	68db      	ldr	r3, [r3, #12]
 8005502:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005506:	4905      	ldr	r1, [pc, #20]	; (800551c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005508:	4313      	orrs	r3, r2
 800550a:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800550c:	2300      	movs	r3, #0
}
 800550e:	4618      	mov	r0, r3
 8005510:	3718      	adds	r7, #24
 8005512:	46bd      	mov	sp, r7
 8005514:	bd80      	pop	{r7, pc}
 8005516:	bf00      	nop
 8005518:	42470068 	.word	0x42470068
 800551c:	40023800 	.word	0x40023800
 8005520:	40007000 	.word	0x40007000
 8005524:	42470e40 	.word	0x42470e40

08005528 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005528:	b480      	push	{r7}
 800552a:	b087      	sub	sp, #28
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8005530:	2300      	movs	r3, #0
 8005532:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8005534:	2300      	movs	r3, #0
 8005536:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8005538:	2300      	movs	r3, #0
 800553a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800553c:	2300      	movs	r3, #0
 800553e:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2b01      	cmp	r3, #1
 8005544:	d13e      	bne.n	80055c4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8005546:	4b23      	ldr	r3, [pc, #140]	; (80055d4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005548:	689b      	ldr	r3, [r3, #8]
 800554a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800554e:	60fb      	str	r3, [r7, #12]
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d005      	beq.n	8005562 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	2b01      	cmp	r3, #1
 800555a:	d12f      	bne.n	80055bc <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800555c:	4b1e      	ldr	r3, [pc, #120]	; (80055d8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800555e:	617b      	str	r3, [r7, #20]
          break;
 8005560:	e02f      	b.n	80055c2 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005562:	4b1c      	ldr	r3, [pc, #112]	; (80055d4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005564:	685b      	ldr	r3, [r3, #4]
 8005566:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800556a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800556e:	d108      	bne.n	8005582 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005570:	4b18      	ldr	r3, [pc, #96]	; (80055d4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005572:	685b      	ldr	r3, [r3, #4]
 8005574:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005578:	4a18      	ldr	r2, [pc, #96]	; (80055dc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800557a:	fbb2 f3f3 	udiv	r3, r2, r3
 800557e:	613b      	str	r3, [r7, #16]
 8005580:	e007      	b.n	8005592 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005582:	4b14      	ldr	r3, [pc, #80]	; (80055d4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005584:	685b      	ldr	r3, [r3, #4]
 8005586:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800558a:	4a15      	ldr	r2, [pc, #84]	; (80055e0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 800558c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005590:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005592:	4b10      	ldr	r3, [pc, #64]	; (80055d4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005594:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005598:	099b      	lsrs	r3, r3, #6
 800559a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800559e:	693b      	ldr	r3, [r7, #16]
 80055a0:	fb02 f303 	mul.w	r3, r2, r3
 80055a4:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80055a6:	4b0b      	ldr	r3, [pc, #44]	; (80055d4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80055a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80055ac:	0f1b      	lsrs	r3, r3, #28
 80055ae:	f003 0307 	and.w	r3, r3, #7
 80055b2:	68ba      	ldr	r2, [r7, #8]
 80055b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80055b8:	617b      	str	r3, [r7, #20]
          break;
 80055ba:	e002      	b.n	80055c2 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 80055bc:	2300      	movs	r3, #0
 80055be:	617b      	str	r3, [r7, #20]
          break;
 80055c0:	bf00      	nop
        }
      }
      break;
 80055c2:	bf00      	nop
    }
  }
  return frequency;
 80055c4:	697b      	ldr	r3, [r7, #20]
}
 80055c6:	4618      	mov	r0, r3
 80055c8:	371c      	adds	r7, #28
 80055ca:	46bd      	mov	sp, r7
 80055cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d0:	4770      	bx	lr
 80055d2:	bf00      	nop
 80055d4:	40023800 	.word	0x40023800
 80055d8:	00bb8000 	.word	0x00bb8000
 80055dc:	007a1200 	.word	0x007a1200
 80055e0:	00f42400 	.word	0x00f42400

080055e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b082      	sub	sp, #8
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d101      	bne.n	80055f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80055f2:	2301      	movs	r3, #1
 80055f4:	e07b      	b.n	80056ee <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d108      	bne.n	8005610 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	685b      	ldr	r3, [r3, #4]
 8005602:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005606:	d009      	beq.n	800561c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2200      	movs	r2, #0
 800560c:	61da      	str	r2, [r3, #28]
 800560e:	e005      	b.n	800561c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2200      	movs	r2, #0
 8005614:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2200      	movs	r2, #0
 800561a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2200      	movs	r2, #0
 8005620:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005628:	b2db      	uxtb	r3, r3
 800562a:	2b00      	cmp	r3, #0
 800562c:	d106      	bne.n	800563c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2200      	movs	r2, #0
 8005632:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005636:	6878      	ldr	r0, [r7, #4]
 8005638:	f7fb fad4 	bl	8000be4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2202      	movs	r2, #2
 8005640:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	681a      	ldr	r2, [r3, #0]
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005652:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	685b      	ldr	r3, [r3, #4]
 8005658:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	689b      	ldr	r3, [r3, #8]
 8005660:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005664:	431a      	orrs	r2, r3
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	68db      	ldr	r3, [r3, #12]
 800566a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800566e:	431a      	orrs	r2, r3
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	691b      	ldr	r3, [r3, #16]
 8005674:	f003 0302 	and.w	r3, r3, #2
 8005678:	431a      	orrs	r2, r3
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	695b      	ldr	r3, [r3, #20]
 800567e:	f003 0301 	and.w	r3, r3, #1
 8005682:	431a      	orrs	r2, r3
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	699b      	ldr	r3, [r3, #24]
 8005688:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800568c:	431a      	orrs	r2, r3
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	69db      	ldr	r3, [r3, #28]
 8005692:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005696:	431a      	orrs	r2, r3
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6a1b      	ldr	r3, [r3, #32]
 800569c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056a0:	ea42 0103 	orr.w	r1, r2, r3
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056a8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	430a      	orrs	r2, r1
 80056b2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	699b      	ldr	r3, [r3, #24]
 80056b8:	0c1b      	lsrs	r3, r3, #16
 80056ba:	f003 0104 	and.w	r1, r3, #4
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056c2:	f003 0210 	and.w	r2, r3, #16
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	430a      	orrs	r2, r1
 80056cc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	69da      	ldr	r2, [r3, #28]
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80056dc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2200      	movs	r2, #0
 80056e2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2201      	movs	r2, #1
 80056e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80056ec:	2300      	movs	r3, #0
}
 80056ee:	4618      	mov	r0, r3
 80056f0:	3708      	adds	r7, #8
 80056f2:	46bd      	mov	sp, r7
 80056f4:	bd80      	pop	{r7, pc}

080056f6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056f6:	b580      	push	{r7, lr}
 80056f8:	b088      	sub	sp, #32
 80056fa:	af00      	add	r7, sp, #0
 80056fc:	60f8      	str	r0, [r7, #12]
 80056fe:	60b9      	str	r1, [r7, #8]
 8005700:	603b      	str	r3, [r7, #0]
 8005702:	4613      	mov	r3, r2
 8005704:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005706:	2300      	movs	r3, #0
 8005708:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005710:	2b01      	cmp	r3, #1
 8005712:	d101      	bne.n	8005718 <HAL_SPI_Transmit+0x22>
 8005714:	2302      	movs	r3, #2
 8005716:	e126      	b.n	8005966 <HAL_SPI_Transmit+0x270>
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	2201      	movs	r2, #1
 800571c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005720:	f7fc fb74 	bl	8001e0c <HAL_GetTick>
 8005724:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005726:	88fb      	ldrh	r3, [r7, #6]
 8005728:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005730:	b2db      	uxtb	r3, r3
 8005732:	2b01      	cmp	r3, #1
 8005734:	d002      	beq.n	800573c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005736:	2302      	movs	r3, #2
 8005738:	77fb      	strb	r3, [r7, #31]
    goto error;
 800573a:	e10b      	b.n	8005954 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800573c:	68bb      	ldr	r3, [r7, #8]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d002      	beq.n	8005748 <HAL_SPI_Transmit+0x52>
 8005742:	88fb      	ldrh	r3, [r7, #6]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d102      	bne.n	800574e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005748:	2301      	movs	r3, #1
 800574a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800574c:	e102      	b.n	8005954 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	2203      	movs	r2, #3
 8005752:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	2200      	movs	r2, #0
 800575a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	68ba      	ldr	r2, [r7, #8]
 8005760:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	88fa      	ldrh	r2, [r7, #6]
 8005766:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	88fa      	ldrh	r2, [r7, #6]
 800576c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	2200      	movs	r2, #0
 8005772:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	2200      	movs	r2, #0
 8005778:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2200      	movs	r2, #0
 800577e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	2200      	movs	r2, #0
 8005784:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	2200      	movs	r2, #0
 800578a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	689b      	ldr	r3, [r3, #8]
 8005790:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005794:	d10f      	bne.n	80057b6 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	681a      	ldr	r2, [r3, #0]
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80057a4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	681a      	ldr	r2, [r3, #0]
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80057b4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057c0:	2b40      	cmp	r3, #64	; 0x40
 80057c2:	d007      	beq.n	80057d4 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	681a      	ldr	r2, [r3, #0]
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80057d2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	68db      	ldr	r3, [r3, #12]
 80057d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80057dc:	d14b      	bne.n	8005876 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	685b      	ldr	r3, [r3, #4]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d002      	beq.n	80057ec <HAL_SPI_Transmit+0xf6>
 80057e6:	8afb      	ldrh	r3, [r7, #22]
 80057e8:	2b01      	cmp	r3, #1
 80057ea:	d13e      	bne.n	800586a <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057f0:	881a      	ldrh	r2, [r3, #0]
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057fc:	1c9a      	adds	r2, r3, #2
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005806:	b29b      	uxth	r3, r3
 8005808:	3b01      	subs	r3, #1
 800580a:	b29a      	uxth	r2, r3
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005810:	e02b      	b.n	800586a <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	689b      	ldr	r3, [r3, #8]
 8005818:	f003 0302 	and.w	r3, r3, #2
 800581c:	2b02      	cmp	r3, #2
 800581e:	d112      	bne.n	8005846 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005824:	881a      	ldrh	r2, [r3, #0]
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005830:	1c9a      	adds	r2, r3, #2
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800583a:	b29b      	uxth	r3, r3
 800583c:	3b01      	subs	r3, #1
 800583e:	b29a      	uxth	r2, r3
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	86da      	strh	r2, [r3, #54]	; 0x36
 8005844:	e011      	b.n	800586a <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005846:	f7fc fae1 	bl	8001e0c <HAL_GetTick>
 800584a:	4602      	mov	r2, r0
 800584c:	69bb      	ldr	r3, [r7, #24]
 800584e:	1ad3      	subs	r3, r2, r3
 8005850:	683a      	ldr	r2, [r7, #0]
 8005852:	429a      	cmp	r2, r3
 8005854:	d803      	bhi.n	800585e <HAL_SPI_Transmit+0x168>
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800585c:	d102      	bne.n	8005864 <HAL_SPI_Transmit+0x16e>
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d102      	bne.n	800586a <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005864:	2303      	movs	r3, #3
 8005866:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005868:	e074      	b.n	8005954 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800586e:	b29b      	uxth	r3, r3
 8005870:	2b00      	cmp	r3, #0
 8005872:	d1ce      	bne.n	8005812 <HAL_SPI_Transmit+0x11c>
 8005874:	e04c      	b.n	8005910 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	685b      	ldr	r3, [r3, #4]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d002      	beq.n	8005884 <HAL_SPI_Transmit+0x18e>
 800587e:	8afb      	ldrh	r3, [r7, #22]
 8005880:	2b01      	cmp	r3, #1
 8005882:	d140      	bne.n	8005906 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	330c      	adds	r3, #12
 800588e:	7812      	ldrb	r2, [r2, #0]
 8005890:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005896:	1c5a      	adds	r2, r3, #1
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80058a0:	b29b      	uxth	r3, r3
 80058a2:	3b01      	subs	r3, #1
 80058a4:	b29a      	uxth	r2, r3
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80058aa:	e02c      	b.n	8005906 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	689b      	ldr	r3, [r3, #8]
 80058b2:	f003 0302 	and.w	r3, r3, #2
 80058b6:	2b02      	cmp	r3, #2
 80058b8:	d113      	bne.n	80058e2 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	330c      	adds	r3, #12
 80058c4:	7812      	ldrb	r2, [r2, #0]
 80058c6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058cc:	1c5a      	adds	r2, r3, #1
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80058d6:	b29b      	uxth	r3, r3
 80058d8:	3b01      	subs	r3, #1
 80058da:	b29a      	uxth	r2, r3
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	86da      	strh	r2, [r3, #54]	; 0x36
 80058e0:	e011      	b.n	8005906 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80058e2:	f7fc fa93 	bl	8001e0c <HAL_GetTick>
 80058e6:	4602      	mov	r2, r0
 80058e8:	69bb      	ldr	r3, [r7, #24]
 80058ea:	1ad3      	subs	r3, r2, r3
 80058ec:	683a      	ldr	r2, [r7, #0]
 80058ee:	429a      	cmp	r2, r3
 80058f0:	d803      	bhi.n	80058fa <HAL_SPI_Transmit+0x204>
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80058f8:	d102      	bne.n	8005900 <HAL_SPI_Transmit+0x20a>
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d102      	bne.n	8005906 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8005900:	2303      	movs	r3, #3
 8005902:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005904:	e026      	b.n	8005954 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800590a:	b29b      	uxth	r3, r3
 800590c:	2b00      	cmp	r3, #0
 800590e:	d1cd      	bne.n	80058ac <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005910:	69ba      	ldr	r2, [r7, #24]
 8005912:	6839      	ldr	r1, [r7, #0]
 8005914:	68f8      	ldr	r0, [r7, #12]
 8005916:	f000 f8b3 	bl	8005a80 <SPI_EndRxTxTransaction>
 800591a:	4603      	mov	r3, r0
 800591c:	2b00      	cmp	r3, #0
 800591e:	d002      	beq.n	8005926 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2220      	movs	r2, #32
 8005924:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	689b      	ldr	r3, [r3, #8]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d10a      	bne.n	8005944 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800592e:	2300      	movs	r3, #0
 8005930:	613b      	str	r3, [r7, #16]
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	68db      	ldr	r3, [r3, #12]
 8005938:	613b      	str	r3, [r7, #16]
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	689b      	ldr	r3, [r3, #8]
 8005940:	613b      	str	r3, [r7, #16]
 8005942:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005948:	2b00      	cmp	r3, #0
 800594a:	d002      	beq.n	8005952 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800594c:	2301      	movs	r3, #1
 800594e:	77fb      	strb	r3, [r7, #31]
 8005950:	e000      	b.n	8005954 <HAL_SPI_Transmit+0x25e>
  }

error:
 8005952:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	2201      	movs	r2, #1
 8005958:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	2200      	movs	r2, #0
 8005960:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005964:	7ffb      	ldrb	r3, [r7, #31]
}
 8005966:	4618      	mov	r0, r3
 8005968:	3720      	adds	r7, #32
 800596a:	46bd      	mov	sp, r7
 800596c:	bd80      	pop	{r7, pc}
	...

08005970 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b088      	sub	sp, #32
 8005974:	af00      	add	r7, sp, #0
 8005976:	60f8      	str	r0, [r7, #12]
 8005978:	60b9      	str	r1, [r7, #8]
 800597a:	603b      	str	r3, [r7, #0]
 800597c:	4613      	mov	r3, r2
 800597e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005980:	f7fc fa44 	bl	8001e0c <HAL_GetTick>
 8005984:	4602      	mov	r2, r0
 8005986:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005988:	1a9b      	subs	r3, r3, r2
 800598a:	683a      	ldr	r2, [r7, #0]
 800598c:	4413      	add	r3, r2
 800598e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005990:	f7fc fa3c 	bl	8001e0c <HAL_GetTick>
 8005994:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005996:	4b39      	ldr	r3, [pc, #228]	; (8005a7c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	015b      	lsls	r3, r3, #5
 800599c:	0d1b      	lsrs	r3, r3, #20
 800599e:	69fa      	ldr	r2, [r7, #28]
 80059a0:	fb02 f303 	mul.w	r3, r2, r3
 80059a4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80059a6:	e054      	b.n	8005a52 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80059ae:	d050      	beq.n	8005a52 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80059b0:	f7fc fa2c 	bl	8001e0c <HAL_GetTick>
 80059b4:	4602      	mov	r2, r0
 80059b6:	69bb      	ldr	r3, [r7, #24]
 80059b8:	1ad3      	subs	r3, r2, r3
 80059ba:	69fa      	ldr	r2, [r7, #28]
 80059bc:	429a      	cmp	r2, r3
 80059be:	d902      	bls.n	80059c6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80059c0:	69fb      	ldr	r3, [r7, #28]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d13d      	bne.n	8005a42 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	685a      	ldr	r2, [r3, #4]
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80059d4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	685b      	ldr	r3, [r3, #4]
 80059da:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80059de:	d111      	bne.n	8005a04 <SPI_WaitFlagStateUntilTimeout+0x94>
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	689b      	ldr	r3, [r3, #8]
 80059e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80059e8:	d004      	beq.n	80059f4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	689b      	ldr	r3, [r3, #8]
 80059ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80059f2:	d107      	bne.n	8005a04 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	681a      	ldr	r2, [r3, #0]
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a02:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a08:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a0c:	d10f      	bne.n	8005a2e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	681a      	ldr	r2, [r3, #0]
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005a1c:	601a      	str	r2, [r3, #0]
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	681a      	ldr	r2, [r3, #0]
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005a2c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2201      	movs	r2, #1
 8005a32:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005a3e:	2303      	movs	r3, #3
 8005a40:	e017      	b.n	8005a72 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005a42:	697b      	ldr	r3, [r7, #20]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d101      	bne.n	8005a4c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005a48:	2300      	movs	r3, #0
 8005a4a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005a4c:	697b      	ldr	r3, [r7, #20]
 8005a4e:	3b01      	subs	r3, #1
 8005a50:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	689a      	ldr	r2, [r3, #8]
 8005a58:	68bb      	ldr	r3, [r7, #8]
 8005a5a:	4013      	ands	r3, r2
 8005a5c:	68ba      	ldr	r2, [r7, #8]
 8005a5e:	429a      	cmp	r2, r3
 8005a60:	bf0c      	ite	eq
 8005a62:	2301      	moveq	r3, #1
 8005a64:	2300      	movne	r3, #0
 8005a66:	b2db      	uxtb	r3, r3
 8005a68:	461a      	mov	r2, r3
 8005a6a:	79fb      	ldrb	r3, [r7, #7]
 8005a6c:	429a      	cmp	r2, r3
 8005a6e:	d19b      	bne.n	80059a8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005a70:	2300      	movs	r3, #0
}
 8005a72:	4618      	mov	r0, r3
 8005a74:	3720      	adds	r7, #32
 8005a76:	46bd      	mov	sp, r7
 8005a78:	bd80      	pop	{r7, pc}
 8005a7a:	bf00      	nop
 8005a7c:	20000000 	.word	0x20000000

08005a80 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b088      	sub	sp, #32
 8005a84:	af02      	add	r7, sp, #8
 8005a86:	60f8      	str	r0, [r7, #12]
 8005a88:	60b9      	str	r1, [r7, #8]
 8005a8a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005a8c:	4b1b      	ldr	r3, [pc, #108]	; (8005afc <SPI_EndRxTxTransaction+0x7c>)
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	4a1b      	ldr	r2, [pc, #108]	; (8005b00 <SPI_EndRxTxTransaction+0x80>)
 8005a92:	fba2 2303 	umull	r2, r3, r2, r3
 8005a96:	0d5b      	lsrs	r3, r3, #21
 8005a98:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005a9c:	fb02 f303 	mul.w	r3, r2, r3
 8005aa0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	685b      	ldr	r3, [r3, #4]
 8005aa6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005aaa:	d112      	bne.n	8005ad2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	9300      	str	r3, [sp, #0]
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	2180      	movs	r1, #128	; 0x80
 8005ab6:	68f8      	ldr	r0, [r7, #12]
 8005ab8:	f7ff ff5a 	bl	8005970 <SPI_WaitFlagStateUntilTimeout>
 8005abc:	4603      	mov	r3, r0
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d016      	beq.n	8005af0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ac6:	f043 0220 	orr.w	r2, r3, #32
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005ace:	2303      	movs	r3, #3
 8005ad0:	e00f      	b.n	8005af2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005ad2:	697b      	ldr	r3, [r7, #20]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d00a      	beq.n	8005aee <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005ad8:	697b      	ldr	r3, [r7, #20]
 8005ada:	3b01      	subs	r3, #1
 8005adc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	689b      	ldr	r3, [r3, #8]
 8005ae4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ae8:	2b80      	cmp	r3, #128	; 0x80
 8005aea:	d0f2      	beq.n	8005ad2 <SPI_EndRxTxTransaction+0x52>
 8005aec:	e000      	b.n	8005af0 <SPI_EndRxTxTransaction+0x70>
        break;
 8005aee:	bf00      	nop
  }

  return HAL_OK;
 8005af0:	2300      	movs	r3, #0
}
 8005af2:	4618      	mov	r0, r3
 8005af4:	3718      	adds	r7, #24
 8005af6:	46bd      	mov	sp, r7
 8005af8:	bd80      	pop	{r7, pc}
 8005afa:	bf00      	nop
 8005afc:	20000000 	.word	0x20000000
 8005b00:	165e9f81 	.word	0x165e9f81

08005b04 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005b04:	b084      	sub	sp, #16
 8005b06:	b580      	push	{r7, lr}
 8005b08:	b084      	sub	sp, #16
 8005b0a:	af00      	add	r7, sp, #0
 8005b0c:	6078      	str	r0, [r7, #4]
 8005b0e:	f107 001c 	add.w	r0, r7, #28
 8005b12:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005b16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b18:	2b01      	cmp	r3, #1
 8005b1a:	d122      	bne.n	8005b62 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b20:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	68db      	ldr	r3, [r3, #12]
 8005b2c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8005b30:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005b34:	687a      	ldr	r2, [r7, #4]
 8005b36:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	68db      	ldr	r3, [r3, #12]
 8005b3c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005b44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b46:	2b01      	cmp	r3, #1
 8005b48:	d105      	bne.n	8005b56 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	68db      	ldr	r3, [r3, #12]
 8005b4e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005b56:	6878      	ldr	r0, [r7, #4]
 8005b58:	f000 f9a0 	bl	8005e9c <USB_CoreReset>
 8005b5c:	4603      	mov	r3, r0
 8005b5e:	73fb      	strb	r3, [r7, #15]
 8005b60:	e01a      	b.n	8005b98 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	68db      	ldr	r3, [r3, #12]
 8005b66:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005b6e:	6878      	ldr	r0, [r7, #4]
 8005b70:	f000 f994 	bl	8005e9c <USB_CoreReset>
 8005b74:	4603      	mov	r3, r0
 8005b76:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005b78:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d106      	bne.n	8005b8c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b82:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	639a      	str	r2, [r3, #56]	; 0x38
 8005b8a:	e005      	b.n	8005b98 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b90:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005b98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b9a:	2b01      	cmp	r3, #1
 8005b9c:	d10b      	bne.n	8005bb6 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	689b      	ldr	r3, [r3, #8]
 8005ba2:	f043 0206 	orr.w	r2, r3, #6
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	689b      	ldr	r3, [r3, #8]
 8005bae:	f043 0220 	orr.w	r2, r3, #32
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005bb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bb8:	4618      	mov	r0, r3
 8005bba:	3710      	adds	r7, #16
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005bc2:	b004      	add	sp, #16
 8005bc4:	4770      	bx	lr

08005bc6 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005bc6:	b480      	push	{r7}
 8005bc8:	b083      	sub	sp, #12
 8005bca:	af00      	add	r7, sp, #0
 8005bcc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	689b      	ldr	r3, [r3, #8]
 8005bd2:	f043 0201 	orr.w	r2, r3, #1
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005bda:	2300      	movs	r3, #0
}
 8005bdc:	4618      	mov	r0, r3
 8005bde:	370c      	adds	r7, #12
 8005be0:	46bd      	mov	sp, r7
 8005be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be6:	4770      	bx	lr

08005be8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005be8:	b480      	push	{r7}
 8005bea:	b083      	sub	sp, #12
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	689b      	ldr	r3, [r3, #8]
 8005bf4:	f023 0201 	bic.w	r2, r3, #1
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005bfc:	2300      	movs	r3, #0
}
 8005bfe:	4618      	mov	r0, r3
 8005c00:	370c      	adds	r7, #12
 8005c02:	46bd      	mov	sp, r7
 8005c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c08:	4770      	bx	lr

08005c0a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005c0a:	b580      	push	{r7, lr}
 8005c0c:	b084      	sub	sp, #16
 8005c0e:	af00      	add	r7, sp, #0
 8005c10:	6078      	str	r0, [r7, #4]
 8005c12:	460b      	mov	r3, r1
 8005c14:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005c16:	2300      	movs	r3, #0
 8005c18:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	68db      	ldr	r3, [r3, #12]
 8005c1e:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005c26:	78fb      	ldrb	r3, [r7, #3]
 8005c28:	2b01      	cmp	r3, #1
 8005c2a:	d115      	bne.n	8005c58 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	68db      	ldr	r3, [r3, #12]
 8005c30:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005c38:	2001      	movs	r0, #1
 8005c3a:	f7fc f8f3 	bl	8001e24 <HAL_Delay>
      ms++;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	3301      	adds	r3, #1
 8005c42:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8005c44:	6878      	ldr	r0, [r7, #4]
 8005c46:	f000 f91a 	bl	8005e7e <USB_GetMode>
 8005c4a:	4603      	mov	r3, r0
 8005c4c:	2b01      	cmp	r3, #1
 8005c4e:	d01e      	beq.n	8005c8e <USB_SetCurrentMode+0x84>
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	2b31      	cmp	r3, #49	; 0x31
 8005c54:	d9f0      	bls.n	8005c38 <USB_SetCurrentMode+0x2e>
 8005c56:	e01a      	b.n	8005c8e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005c58:	78fb      	ldrb	r3, [r7, #3]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d115      	bne.n	8005c8a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	68db      	ldr	r3, [r3, #12]
 8005c62:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005c6a:	2001      	movs	r0, #1
 8005c6c:	f7fc f8da 	bl	8001e24 <HAL_Delay>
      ms++;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	3301      	adds	r3, #1
 8005c74:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8005c76:	6878      	ldr	r0, [r7, #4]
 8005c78:	f000 f901 	bl	8005e7e <USB_GetMode>
 8005c7c:	4603      	mov	r3, r0
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d005      	beq.n	8005c8e <USB_SetCurrentMode+0x84>
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	2b31      	cmp	r3, #49	; 0x31
 8005c86:	d9f0      	bls.n	8005c6a <USB_SetCurrentMode+0x60>
 8005c88:	e001      	b.n	8005c8e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005c8a:	2301      	movs	r3, #1
 8005c8c:	e005      	b.n	8005c9a <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	2b32      	cmp	r3, #50	; 0x32
 8005c92:	d101      	bne.n	8005c98 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005c94:	2301      	movs	r3, #1
 8005c96:	e000      	b.n	8005c9a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005c98:	2300      	movs	r3, #0
}
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	3710      	adds	r7, #16
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bd80      	pop	{r7, pc}
	...

08005ca4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005ca4:	b480      	push	{r7}
 8005ca6:	b085      	sub	sp, #20
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
 8005cac:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005cae:	2300      	movs	r3, #0
 8005cb0:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	019b      	lsls	r3, r3, #6
 8005cb6:	f043 0220 	orr.w	r2, r3, #32
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	3301      	adds	r3, #1
 8005cc2:	60fb      	str	r3, [r7, #12]
 8005cc4:	4a08      	ldr	r2, [pc, #32]	; (8005ce8 <USB_FlushTxFifo+0x44>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d901      	bls.n	8005cce <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 8005cca:	2303      	movs	r3, #3
 8005ccc:	e006      	b.n	8005cdc <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	691b      	ldr	r3, [r3, #16]
 8005cd2:	f003 0320 	and.w	r3, r3, #32
 8005cd6:	2b20      	cmp	r3, #32
 8005cd8:	d0f1      	beq.n	8005cbe <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8005cda:	2300      	movs	r3, #0
}
 8005cdc:	4618      	mov	r0, r3
 8005cde:	3714      	adds	r7, #20
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce6:	4770      	bx	lr
 8005ce8:	00030d40 	.word	0x00030d40

08005cec <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005cec:	b480      	push	{r7}
 8005cee:	b085      	sub	sp, #20
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2210      	movs	r2, #16
 8005cfc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	3301      	adds	r3, #1
 8005d02:	60fb      	str	r3, [r7, #12]
 8005d04:	4a08      	ldr	r2, [pc, #32]	; (8005d28 <USB_FlushRxFifo+0x3c>)
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d901      	bls.n	8005d0e <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 8005d0a:	2303      	movs	r3, #3
 8005d0c:	e006      	b.n	8005d1c <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	691b      	ldr	r3, [r3, #16]
 8005d12:	f003 0310 	and.w	r3, r3, #16
 8005d16:	2b10      	cmp	r3, #16
 8005d18:	d0f1      	beq.n	8005cfe <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8005d1a:	2300      	movs	r3, #0
}
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	3714      	adds	r7, #20
 8005d20:	46bd      	mov	sp, r7
 8005d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d26:	4770      	bx	lr
 8005d28:	00030d40 	.word	0x00030d40

08005d2c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b089      	sub	sp, #36	; 0x24
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	60f8      	str	r0, [r7, #12]
 8005d34:	60b9      	str	r1, [r7, #8]
 8005d36:	4611      	mov	r1, r2
 8005d38:	461a      	mov	r2, r3
 8005d3a:	460b      	mov	r3, r1
 8005d3c:	71fb      	strb	r3, [r7, #7]
 8005d3e:	4613      	mov	r3, r2
 8005d40:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005d46:	68bb      	ldr	r3, [r7, #8]
 8005d48:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8005d4a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d123      	bne.n	8005d9a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005d52:	88bb      	ldrh	r3, [r7, #4]
 8005d54:	3303      	adds	r3, #3
 8005d56:	089b      	lsrs	r3, r3, #2
 8005d58:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	61bb      	str	r3, [r7, #24]
 8005d5e:	e018      	b.n	8005d92 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005d60:	79fb      	ldrb	r3, [r7, #7]
 8005d62:	031a      	lsls	r2, r3, #12
 8005d64:	697b      	ldr	r3, [r7, #20]
 8005d66:	4413      	add	r3, r2
 8005d68:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005d6c:	461a      	mov	r2, r3
 8005d6e:	69fb      	ldr	r3, [r7, #28]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005d74:	69fb      	ldr	r3, [r7, #28]
 8005d76:	3301      	adds	r3, #1
 8005d78:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005d7a:	69fb      	ldr	r3, [r7, #28]
 8005d7c:	3301      	adds	r3, #1
 8005d7e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005d80:	69fb      	ldr	r3, [r7, #28]
 8005d82:	3301      	adds	r3, #1
 8005d84:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005d86:	69fb      	ldr	r3, [r7, #28]
 8005d88:	3301      	adds	r3, #1
 8005d8a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005d8c:	69bb      	ldr	r3, [r7, #24]
 8005d8e:	3301      	adds	r3, #1
 8005d90:	61bb      	str	r3, [r7, #24]
 8005d92:	69ba      	ldr	r2, [r7, #24]
 8005d94:	693b      	ldr	r3, [r7, #16]
 8005d96:	429a      	cmp	r2, r3
 8005d98:	d3e2      	bcc.n	8005d60 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005d9a:	2300      	movs	r3, #0
}
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	3724      	adds	r7, #36	; 0x24
 8005da0:	46bd      	mov	sp, r7
 8005da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da6:	4770      	bx	lr

08005da8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005da8:	b480      	push	{r7}
 8005daa:	b08b      	sub	sp, #44	; 0x2c
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	60f8      	str	r0, [r7, #12]
 8005db0:	60b9      	str	r1, [r7, #8]
 8005db2:	4613      	mov	r3, r2
 8005db4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8005dba:	68bb      	ldr	r3, [r7, #8]
 8005dbc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005dbe:	88fb      	ldrh	r3, [r7, #6]
 8005dc0:	089b      	lsrs	r3, r3, #2
 8005dc2:	b29b      	uxth	r3, r3
 8005dc4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005dc6:	88fb      	ldrh	r3, [r7, #6]
 8005dc8:	f003 0303 	and.w	r3, r3, #3
 8005dcc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005dce:	2300      	movs	r3, #0
 8005dd0:	623b      	str	r3, [r7, #32]
 8005dd2:	e014      	b.n	8005dfe <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005dd4:	69bb      	ldr	r3, [r7, #24]
 8005dd6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005dda:	681a      	ldr	r2, [r3, #0]
 8005ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dde:	601a      	str	r2, [r3, #0]
    pDest++;
 8005de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005de2:	3301      	adds	r3, #1
 8005de4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005de8:	3301      	adds	r3, #1
 8005dea:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dee:	3301      	adds	r3, #1
 8005df0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005df4:	3301      	adds	r3, #1
 8005df6:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8005df8:	6a3b      	ldr	r3, [r7, #32]
 8005dfa:	3301      	adds	r3, #1
 8005dfc:	623b      	str	r3, [r7, #32]
 8005dfe:	6a3a      	ldr	r2, [r7, #32]
 8005e00:	697b      	ldr	r3, [r7, #20]
 8005e02:	429a      	cmp	r2, r3
 8005e04:	d3e6      	bcc.n	8005dd4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8005e06:	8bfb      	ldrh	r3, [r7, #30]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d01e      	beq.n	8005e4a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005e10:	69bb      	ldr	r3, [r7, #24]
 8005e12:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005e16:	461a      	mov	r2, r3
 8005e18:	f107 0310 	add.w	r3, r7, #16
 8005e1c:	6812      	ldr	r2, [r2, #0]
 8005e1e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005e20:	693a      	ldr	r2, [r7, #16]
 8005e22:	6a3b      	ldr	r3, [r7, #32]
 8005e24:	b2db      	uxtb	r3, r3
 8005e26:	00db      	lsls	r3, r3, #3
 8005e28:	fa22 f303 	lsr.w	r3, r2, r3
 8005e2c:	b2da      	uxtb	r2, r3
 8005e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e30:	701a      	strb	r2, [r3, #0]
      i++;
 8005e32:	6a3b      	ldr	r3, [r7, #32]
 8005e34:	3301      	adds	r3, #1
 8005e36:	623b      	str	r3, [r7, #32]
      pDest++;
 8005e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e3a:	3301      	adds	r3, #1
 8005e3c:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8005e3e:	8bfb      	ldrh	r3, [r7, #30]
 8005e40:	3b01      	subs	r3, #1
 8005e42:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005e44:	8bfb      	ldrh	r3, [r7, #30]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d1ea      	bne.n	8005e20 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8005e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	372c      	adds	r7, #44	; 0x2c
 8005e50:	46bd      	mov	sp, r7
 8005e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e56:	4770      	bx	lr

08005e58 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8005e58:	b480      	push	{r7}
 8005e5a:	b085      	sub	sp, #20
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	695b      	ldr	r3, [r3, #20]
 8005e64:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	699b      	ldr	r3, [r3, #24]
 8005e6a:	68fa      	ldr	r2, [r7, #12]
 8005e6c:	4013      	ands	r3, r2
 8005e6e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005e70:	68fb      	ldr	r3, [r7, #12]
}
 8005e72:	4618      	mov	r0, r3
 8005e74:	3714      	adds	r7, #20
 8005e76:	46bd      	mov	sp, r7
 8005e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7c:	4770      	bx	lr

08005e7e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8005e7e:	b480      	push	{r7}
 8005e80:	b083      	sub	sp, #12
 8005e82:	af00      	add	r7, sp, #0
 8005e84:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	695b      	ldr	r3, [r3, #20]
 8005e8a:	f003 0301 	and.w	r3, r3, #1
}
 8005e8e:	4618      	mov	r0, r3
 8005e90:	370c      	adds	r7, #12
 8005e92:	46bd      	mov	sp, r7
 8005e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e98:	4770      	bx	lr
	...

08005e9c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	b085      	sub	sp, #20
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	3301      	adds	r3, #1
 8005eac:	60fb      	str	r3, [r7, #12]
 8005eae:	4a13      	ldr	r2, [pc, #76]	; (8005efc <USB_CoreReset+0x60>)
 8005eb0:	4293      	cmp	r3, r2
 8005eb2:	d901      	bls.n	8005eb8 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 8005eb4:	2303      	movs	r3, #3
 8005eb6:	e01a      	b.n	8005eee <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	691b      	ldr	r3, [r3, #16]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	daf3      	bge.n	8005ea8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	691b      	ldr	r3, [r3, #16]
 8005ec8:	f043 0201 	orr.w	r2, r3, #1
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	3301      	adds	r3, #1
 8005ed4:	60fb      	str	r3, [r7, #12]
 8005ed6:	4a09      	ldr	r2, [pc, #36]	; (8005efc <USB_CoreReset+0x60>)
 8005ed8:	4293      	cmp	r3, r2
 8005eda:	d901      	bls.n	8005ee0 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 8005edc:	2303      	movs	r3, #3
 8005ede:	e006      	b.n	8005eee <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	691b      	ldr	r3, [r3, #16]
 8005ee4:	f003 0301 	and.w	r3, r3, #1
 8005ee8:	2b01      	cmp	r3, #1
 8005eea:	d0f1      	beq.n	8005ed0 <USB_CoreReset+0x34>

  return HAL_OK;
 8005eec:	2300      	movs	r3, #0
}
 8005eee:	4618      	mov	r0, r3
 8005ef0:	3714      	adds	r7, #20
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef8:	4770      	bx	lr
 8005efa:	bf00      	nop
 8005efc:	00030d40 	.word	0x00030d40

08005f00 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005f00:	b084      	sub	sp, #16
 8005f02:	b580      	push	{r7, lr}
 8005f04:	b084      	sub	sp, #16
 8005f06:	af00      	add	r7, sp, #0
 8005f08:	6078      	str	r0, [r7, #4]
 8005f0a:	f107 001c 	add.w	r0, r7, #28
 8005f0e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005f16:	68bb      	ldr	r3, [r7, #8]
 8005f18:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005f1c:	461a      	mov	r2, r3
 8005f1e:	2300      	movs	r3, #0
 8005f20:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f26:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f32:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f3e:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d018      	beq.n	8005f84 <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8005f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f54:	2b01      	cmp	r3, #1
 8005f56:	d10a      	bne.n	8005f6e <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8005f58:	68bb      	ldr	r3, [r7, #8]
 8005f5a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	68ba      	ldr	r2, [r7, #8]
 8005f62:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005f66:	f043 0304 	orr.w	r3, r3, #4
 8005f6a:	6013      	str	r3, [r2, #0]
 8005f6c:	e014      	b.n	8005f98 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005f6e:	68bb      	ldr	r3, [r7, #8]
 8005f70:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	68ba      	ldr	r2, [r7, #8]
 8005f78:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005f7c:	f023 0304 	bic.w	r3, r3, #4
 8005f80:	6013      	str	r3, [r2, #0]
 8005f82:	e009      	b.n	8005f98 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005f84:	68bb      	ldr	r3, [r7, #8]
 8005f86:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	68ba      	ldr	r2, [r7, #8]
 8005f8e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005f92:	f023 0304 	bic.w	r3, r3, #4
 8005f96:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8005f98:	2110      	movs	r1, #16
 8005f9a:	6878      	ldr	r0, [r7, #4]
 8005f9c:	f7ff fe82 	bl	8005ca4 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8005fa0:	6878      	ldr	r0, [r7, #4]
 8005fa2:	f7ff fea3 	bl	8005cec <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	60fb      	str	r3, [r7, #12]
 8005faa:	e015      	b.n	8005fd8 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	015a      	lsls	r2, r3, #5
 8005fb0:	68bb      	ldr	r3, [r7, #8]
 8005fb2:	4413      	add	r3, r2
 8005fb4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005fb8:	461a      	mov	r2, r3
 8005fba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005fbe:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	015a      	lsls	r2, r3, #5
 8005fc4:	68bb      	ldr	r3, [r7, #8]
 8005fc6:	4413      	add	r3, r2
 8005fc8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005fcc:	461a      	mov	r2, r3
 8005fce:	2300      	movs	r3, #0
 8005fd0:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	3301      	adds	r3, #1
 8005fd6:	60fb      	str	r3, [r7, #12]
 8005fd8:	6a3b      	ldr	r3, [r7, #32]
 8005fda:	68fa      	ldr	r2, [r7, #12]
 8005fdc:	429a      	cmp	r2, r3
 8005fde:	d3e5      	bcc.n	8005fac <USB_HostInit+0xac>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005fec:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ff2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d00b      	beq.n	8006012 <USB_HostInit+0x112>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006000:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	4a13      	ldr	r2, [pc, #76]	; (8006054 <USB_HostInit+0x154>)
 8006006:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	4a13      	ldr	r2, [pc, #76]	; (8006058 <USB_HostInit+0x158>)
 800600c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8006010:	e009      	b.n	8006026 <USB_HostInit+0x126>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2280      	movs	r2, #128	; 0x80
 8006016:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	4a10      	ldr	r2, [pc, #64]	; (800605c <USB_HostInit+0x15c>)
 800601c:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	4a0f      	ldr	r2, [pc, #60]	; (8006060 <USB_HostInit+0x160>)
 8006022:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006026:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006028:	2b00      	cmp	r3, #0
 800602a:	d105      	bne.n	8006038 <USB_HostInit+0x138>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	699b      	ldr	r3, [r3, #24]
 8006030:	f043 0210 	orr.w	r2, r3, #16
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	699a      	ldr	r2, [r3, #24]
 800603c:	4b09      	ldr	r3, [pc, #36]	; (8006064 <USB_HostInit+0x164>)
 800603e:	4313      	orrs	r3, r2
 8006040:	687a      	ldr	r2, [r7, #4]
 8006042:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 8006044:	2300      	movs	r3, #0
}
 8006046:	4618      	mov	r0, r3
 8006048:	3710      	adds	r7, #16
 800604a:	46bd      	mov	sp, r7
 800604c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006050:	b004      	add	sp, #16
 8006052:	4770      	bx	lr
 8006054:	01000200 	.word	0x01000200
 8006058:	00e00300 	.word	0x00e00300
 800605c:	00600080 	.word	0x00600080
 8006060:	004000e0 	.word	0x004000e0
 8006064:	a3200008 	.word	0xa3200008

08006068 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8006068:	b480      	push	{r7}
 800606a:	b085      	sub	sp, #20
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
 8006070:	460b      	mov	r3, r1
 8006072:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	68fa      	ldr	r2, [r7, #12]
 8006082:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006086:	f023 0303 	bic.w	r3, r3, #3
 800608a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006092:	681a      	ldr	r2, [r3, #0]
 8006094:	78fb      	ldrb	r3, [r7, #3]
 8006096:	f003 0303 	and.w	r3, r3, #3
 800609a:	68f9      	ldr	r1, [r7, #12]
 800609c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80060a0:	4313      	orrs	r3, r2
 80060a2:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80060a4:	78fb      	ldrb	r3, [r7, #3]
 80060a6:	2b01      	cmp	r3, #1
 80060a8:	d107      	bne.n	80060ba <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80060b0:	461a      	mov	r2, r3
 80060b2:	f64b 3380 	movw	r3, #48000	; 0xbb80
 80060b6:	6053      	str	r3, [r2, #4]
 80060b8:	e009      	b.n	80060ce <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 80060ba:	78fb      	ldrb	r3, [r7, #3]
 80060bc:	2b02      	cmp	r3, #2
 80060be:	d106      	bne.n	80060ce <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80060c6:	461a      	mov	r2, r3
 80060c8:	f241 7370 	movw	r3, #6000	; 0x1770
 80060cc:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 80060ce:	2300      	movs	r3, #0
}
 80060d0:	4618      	mov	r0, r3
 80060d2:	3714      	adds	r7, #20
 80060d4:	46bd      	mov	sp, r7
 80060d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060da:	4770      	bx	lr

080060dc <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b084      	sub	sp, #16
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 80060e8:	2300      	movs	r3, #0
 80060ea:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80060fc:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80060fe:	68bb      	ldr	r3, [r7, #8]
 8006100:	68fa      	ldr	r2, [r7, #12]
 8006102:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8006106:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800610a:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800610c:	2064      	movs	r0, #100	; 0x64
 800610e:	f7fb fe89 	bl	8001e24 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8006112:	68bb      	ldr	r3, [r7, #8]
 8006114:	68fa      	ldr	r2, [r7, #12]
 8006116:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800611a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800611e:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8006120:	200a      	movs	r0, #10
 8006122:	f7fb fe7f 	bl	8001e24 <HAL_Delay>

  return HAL_OK;
 8006126:	2300      	movs	r3, #0
}
 8006128:	4618      	mov	r0, r3
 800612a:	3710      	adds	r7, #16
 800612c:	46bd      	mov	sp, r7
 800612e:	bd80      	pop	{r7, pc}

08006130 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8006130:	b480      	push	{r7}
 8006132:	b085      	sub	sp, #20
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
 8006138:	460b      	mov	r3, r1
 800613a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8006140:	2300      	movs	r3, #0
 8006142:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800614e:	68bb      	ldr	r3, [r7, #8]
 8006150:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8006154:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8006156:	68bb      	ldr	r3, [r7, #8]
 8006158:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800615c:	2b00      	cmp	r3, #0
 800615e:	d109      	bne.n	8006174 <USB_DriveVbus+0x44>
 8006160:	78fb      	ldrb	r3, [r7, #3]
 8006162:	2b01      	cmp	r3, #1
 8006164:	d106      	bne.n	8006174 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8006166:	68bb      	ldr	r3, [r7, #8]
 8006168:	68fa      	ldr	r2, [r7, #12]
 800616a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800616e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006172:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8006174:	68bb      	ldr	r3, [r7, #8]
 8006176:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800617a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800617e:	d109      	bne.n	8006194 <USB_DriveVbus+0x64>
 8006180:	78fb      	ldrb	r3, [r7, #3]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d106      	bne.n	8006194 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8006186:	68bb      	ldr	r3, [r7, #8]
 8006188:	68fa      	ldr	r2, [r7, #12]
 800618a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800618e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006192:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8006194:	2300      	movs	r3, #0
}
 8006196:	4618      	mov	r0, r3
 8006198:	3714      	adds	r7, #20
 800619a:	46bd      	mov	sp, r7
 800619c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a0:	4770      	bx	lr

080061a2 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80061a2:	b480      	push	{r7}
 80061a4:	b085      	sub	sp, #20
 80061a6:	af00      	add	r7, sp, #0
 80061a8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80061ae:	2300      	movs	r3, #0
 80061b0:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80061bc:	68bb      	ldr	r3, [r7, #8]
 80061be:	0c5b      	lsrs	r3, r3, #17
 80061c0:	f003 0303 	and.w	r3, r3, #3
}
 80061c4:	4618      	mov	r0, r3
 80061c6:	3714      	adds	r7, #20
 80061c8:	46bd      	mov	sp, r7
 80061ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ce:	4770      	bx	lr

080061d0 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 80061d0:	b480      	push	{r7}
 80061d2:	b085      	sub	sp, #20
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80061e2:	689b      	ldr	r3, [r3, #8]
 80061e4:	b29b      	uxth	r3, r3
}
 80061e6:	4618      	mov	r0, r3
 80061e8:	3714      	adds	r7, #20
 80061ea:	46bd      	mov	sp, r7
 80061ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f0:	4770      	bx	lr
	...

080061f4 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b088      	sub	sp, #32
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
 80061fc:	4608      	mov	r0, r1
 80061fe:	4611      	mov	r1, r2
 8006200:	461a      	mov	r2, r3
 8006202:	4603      	mov	r3, r0
 8006204:	70fb      	strb	r3, [r7, #3]
 8006206:	460b      	mov	r3, r1
 8006208:	70bb      	strb	r3, [r7, #2]
 800620a:	4613      	mov	r3, r2
 800620c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800620e:	2300      	movs	r3, #0
 8006210:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8006216:	78fb      	ldrb	r3, [r7, #3]
 8006218:	015a      	lsls	r2, r3, #5
 800621a:	693b      	ldr	r3, [r7, #16]
 800621c:	4413      	add	r3, r2
 800621e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006222:	461a      	mov	r2, r3
 8006224:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006228:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800622a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800622e:	2b03      	cmp	r3, #3
 8006230:	d87e      	bhi.n	8006330 <USB_HC_Init+0x13c>
 8006232:	a201      	add	r2, pc, #4	; (adr r2, 8006238 <USB_HC_Init+0x44>)
 8006234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006238:	08006249 	.word	0x08006249
 800623c:	080062f3 	.word	0x080062f3
 8006240:	08006249 	.word	0x08006249
 8006244:	080062b5 	.word	0x080062b5
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006248:	78fb      	ldrb	r3, [r7, #3]
 800624a:	015a      	lsls	r2, r3, #5
 800624c:	693b      	ldr	r3, [r7, #16]
 800624e:	4413      	add	r3, r2
 8006250:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006254:	461a      	mov	r2, r3
 8006256:	f240 439d 	movw	r3, #1181	; 0x49d
 800625a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800625c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006260:	2b00      	cmp	r3, #0
 8006262:	da10      	bge.n	8006286 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8006264:	78fb      	ldrb	r3, [r7, #3]
 8006266:	015a      	lsls	r2, r3, #5
 8006268:	693b      	ldr	r3, [r7, #16]
 800626a:	4413      	add	r3, r2
 800626c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006270:	68db      	ldr	r3, [r3, #12]
 8006272:	78fa      	ldrb	r2, [r7, #3]
 8006274:	0151      	lsls	r1, r2, #5
 8006276:	693a      	ldr	r2, [r7, #16]
 8006278:	440a      	add	r2, r1
 800627a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800627e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006282:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 8006284:	e057      	b.n	8006336 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800628a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800628e:	2b00      	cmp	r3, #0
 8006290:	d051      	beq.n	8006336 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8006292:	78fb      	ldrb	r3, [r7, #3]
 8006294:	015a      	lsls	r2, r3, #5
 8006296:	693b      	ldr	r3, [r7, #16]
 8006298:	4413      	add	r3, r2
 800629a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800629e:	68db      	ldr	r3, [r3, #12]
 80062a0:	78fa      	ldrb	r2, [r7, #3]
 80062a2:	0151      	lsls	r1, r2, #5
 80062a4:	693a      	ldr	r2, [r7, #16]
 80062a6:	440a      	add	r2, r1
 80062a8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80062ac:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80062b0:	60d3      	str	r3, [r2, #12]
      break;
 80062b2:	e040      	b.n	8006336 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80062b4:	78fb      	ldrb	r3, [r7, #3]
 80062b6:	015a      	lsls	r2, r3, #5
 80062b8:	693b      	ldr	r3, [r7, #16]
 80062ba:	4413      	add	r3, r2
 80062bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062c0:	461a      	mov	r2, r3
 80062c2:	f240 639d 	movw	r3, #1693	; 0x69d
 80062c6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80062c8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	da34      	bge.n	800633a <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80062d0:	78fb      	ldrb	r3, [r7, #3]
 80062d2:	015a      	lsls	r2, r3, #5
 80062d4:	693b      	ldr	r3, [r7, #16]
 80062d6:	4413      	add	r3, r2
 80062d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062dc:	68db      	ldr	r3, [r3, #12]
 80062de:	78fa      	ldrb	r2, [r7, #3]
 80062e0:	0151      	lsls	r1, r2, #5
 80062e2:	693a      	ldr	r2, [r7, #16]
 80062e4:	440a      	add	r2, r1
 80062e6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80062ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80062ee:	60d3      	str	r3, [r2, #12]
      }

      break;
 80062f0:	e023      	b.n	800633a <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80062f2:	78fb      	ldrb	r3, [r7, #3]
 80062f4:	015a      	lsls	r2, r3, #5
 80062f6:	693b      	ldr	r3, [r7, #16]
 80062f8:	4413      	add	r3, r2
 80062fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062fe:	461a      	mov	r2, r3
 8006300:	f240 2325 	movw	r3, #549	; 0x225
 8006304:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8006306:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800630a:	2b00      	cmp	r3, #0
 800630c:	da17      	bge.n	800633e <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800630e:	78fb      	ldrb	r3, [r7, #3]
 8006310:	015a      	lsls	r2, r3, #5
 8006312:	693b      	ldr	r3, [r7, #16]
 8006314:	4413      	add	r3, r2
 8006316:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800631a:	68db      	ldr	r3, [r3, #12]
 800631c:	78fa      	ldrb	r2, [r7, #3]
 800631e:	0151      	lsls	r1, r2, #5
 8006320:	693a      	ldr	r2, [r7, #16]
 8006322:	440a      	add	r2, r1
 8006324:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006328:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800632c:	60d3      	str	r3, [r2, #12]
      }
      break;
 800632e:	e006      	b.n	800633e <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8006330:	2301      	movs	r3, #1
 8006332:	77fb      	strb	r3, [r7, #31]
      break;
 8006334:	e004      	b.n	8006340 <USB_HC_Init+0x14c>
      break;
 8006336:	bf00      	nop
 8006338:	e002      	b.n	8006340 <USB_HC_Init+0x14c>
      break;
 800633a:	bf00      	nop
 800633c:	e000      	b.n	8006340 <USB_HC_Init+0x14c>
      break;
 800633e:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8006340:	693b      	ldr	r3, [r7, #16]
 8006342:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006346:	699a      	ldr	r2, [r3, #24]
 8006348:	78fb      	ldrb	r3, [r7, #3]
 800634a:	f003 030f 	and.w	r3, r3, #15
 800634e:	2101      	movs	r1, #1
 8006350:	fa01 f303 	lsl.w	r3, r1, r3
 8006354:	6939      	ldr	r1, [r7, #16]
 8006356:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800635a:	4313      	orrs	r3, r2
 800635c:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	699b      	ldr	r3, [r3, #24]
 8006362:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800636a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800636e:	2b00      	cmp	r3, #0
 8006370:	da03      	bge.n	800637a <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8006372:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006376:	61bb      	str	r3, [r7, #24]
 8006378:	e001      	b.n	800637e <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 800637a:	2300      	movs	r3, #0
 800637c:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800637e:	6878      	ldr	r0, [r7, #4]
 8006380:	f7ff ff0f 	bl	80061a2 <USB_GetHostSpeed>
 8006384:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8006386:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800638a:	2b02      	cmp	r3, #2
 800638c:	d106      	bne.n	800639c <USB_HC_Init+0x1a8>
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	2b02      	cmp	r3, #2
 8006392:	d003      	beq.n	800639c <USB_HC_Init+0x1a8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8006394:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006398:	617b      	str	r3, [r7, #20]
 800639a:	e001      	b.n	80063a0 <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800639c:	2300      	movs	r3, #0
 800639e:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80063a0:	787b      	ldrb	r3, [r7, #1]
 80063a2:	059b      	lsls	r3, r3, #22
 80063a4:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80063a8:	78bb      	ldrb	r3, [r7, #2]
 80063aa:	02db      	lsls	r3, r3, #11
 80063ac:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80063b0:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80063b2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80063b6:	049b      	lsls	r3, r3, #18
 80063b8:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80063bc:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80063be:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80063c0:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80063c4:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80063c6:	69bb      	ldr	r3, [r7, #24]
 80063c8:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80063ca:	78fb      	ldrb	r3, [r7, #3]
 80063cc:	0159      	lsls	r1, r3, #5
 80063ce:	693b      	ldr	r3, [r7, #16]
 80063d0:	440b      	add	r3, r1
 80063d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063d6:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80063d8:	697b      	ldr	r3, [r7, #20]
 80063da:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80063dc:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 80063de:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80063e2:	2b03      	cmp	r3, #3
 80063e4:	d10f      	bne.n	8006406 <USB_HC_Init+0x212>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 80063e6:	78fb      	ldrb	r3, [r7, #3]
 80063e8:	015a      	lsls	r2, r3, #5
 80063ea:	693b      	ldr	r3, [r7, #16]
 80063ec:	4413      	add	r3, r2
 80063ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	78fa      	ldrb	r2, [r7, #3]
 80063f6:	0151      	lsls	r1, r2, #5
 80063f8:	693a      	ldr	r2, [r7, #16]
 80063fa:	440a      	add	r2, r1
 80063fc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006400:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006404:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8006406:	7ffb      	ldrb	r3, [r7, #31]
}
 8006408:	4618      	mov	r0, r3
 800640a:	3720      	adds	r7, #32
 800640c:	46bd      	mov	sp, r7
 800640e:	bd80      	pop	{r7, pc}

08006410 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8006410:	b580      	push	{r7, lr}
 8006412:	b08c      	sub	sp, #48	; 0x30
 8006414:	af02      	add	r7, sp, #8
 8006416:	60f8      	str	r0, [r7, #12]
 8006418:	60b9      	str	r1, [r7, #8]
 800641a:	4613      	mov	r3, r2
 800641c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8006422:	68bb      	ldr	r3, [r7, #8]
 8006424:	785b      	ldrb	r3, [r3, #1]
 8006426:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8006428:	f44f 7380 	mov.w	r3, #256	; 0x100
 800642c:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006432:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006436:	2b00      	cmp	r3, #0
 8006438:	d02d      	beq.n	8006496 <USB_HC_StartXfer+0x86>
 800643a:	68bb      	ldr	r3, [r7, #8]
 800643c:	791b      	ldrb	r3, [r3, #4]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d129      	bne.n	8006496 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 8006442:	79fb      	ldrb	r3, [r7, #7]
 8006444:	2b01      	cmp	r3, #1
 8006446:	d117      	bne.n	8006478 <USB_HC_StartXfer+0x68>
 8006448:	68bb      	ldr	r3, [r7, #8]
 800644a:	79db      	ldrb	r3, [r3, #7]
 800644c:	2b00      	cmp	r3, #0
 800644e:	d003      	beq.n	8006458 <USB_HC_StartXfer+0x48>
 8006450:	68bb      	ldr	r3, [r7, #8]
 8006452:	79db      	ldrb	r3, [r3, #7]
 8006454:	2b02      	cmp	r3, #2
 8006456:	d10f      	bne.n	8006478 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8006458:	69fb      	ldr	r3, [r7, #28]
 800645a:	015a      	lsls	r2, r3, #5
 800645c:	6a3b      	ldr	r3, [r7, #32]
 800645e:	4413      	add	r3, r2
 8006460:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006464:	68db      	ldr	r3, [r3, #12]
 8006466:	69fa      	ldr	r2, [r7, #28]
 8006468:	0151      	lsls	r1, r2, #5
 800646a:	6a3a      	ldr	r2, [r7, #32]
 800646c:	440a      	add	r2, r1
 800646e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006472:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006476:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 8006478:	79fb      	ldrb	r3, [r7, #7]
 800647a:	2b00      	cmp	r3, #0
 800647c:	d10b      	bne.n	8006496 <USB_HC_StartXfer+0x86>
 800647e:	68bb      	ldr	r3, [r7, #8]
 8006480:	795b      	ldrb	r3, [r3, #5]
 8006482:	2b01      	cmp	r3, #1
 8006484:	d107      	bne.n	8006496 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8006486:	68bb      	ldr	r3, [r7, #8]
 8006488:	785b      	ldrb	r3, [r3, #1]
 800648a:	4619      	mov	r1, r3
 800648c:	68f8      	ldr	r0, [r7, #12]
 800648e:	f000 fa2f 	bl	80068f0 <USB_DoPing>
      return HAL_OK;
 8006492:	2300      	movs	r3, #0
 8006494:	e0f8      	b.n	8006688 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8006496:	68bb      	ldr	r3, [r7, #8]
 8006498:	695b      	ldr	r3, [r3, #20]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d018      	beq.n	80064d0 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800649e:	68bb      	ldr	r3, [r7, #8]
 80064a0:	695b      	ldr	r3, [r3, #20]
 80064a2:	68ba      	ldr	r2, [r7, #8]
 80064a4:	8912      	ldrh	r2, [r2, #8]
 80064a6:	4413      	add	r3, r2
 80064a8:	3b01      	subs	r3, #1
 80064aa:	68ba      	ldr	r2, [r7, #8]
 80064ac:	8912      	ldrh	r2, [r2, #8]
 80064ae:	fbb3 f3f2 	udiv	r3, r3, r2
 80064b2:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 80064b4:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80064b6:	8b7b      	ldrh	r3, [r7, #26]
 80064b8:	429a      	cmp	r2, r3
 80064ba:	d90b      	bls.n	80064d4 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 80064bc:	8b7b      	ldrh	r3, [r7, #26]
 80064be:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80064c0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80064c2:	68ba      	ldr	r2, [r7, #8]
 80064c4:	8912      	ldrh	r2, [r2, #8]
 80064c6:	fb02 f203 	mul.w	r2, r2, r3
 80064ca:	68bb      	ldr	r3, [r7, #8]
 80064cc:	611a      	str	r2, [r3, #16]
 80064ce:	e001      	b.n	80064d4 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 80064d0:	2301      	movs	r3, #1
 80064d2:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 80064d4:	68bb      	ldr	r3, [r7, #8]
 80064d6:	78db      	ldrb	r3, [r3, #3]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d007      	beq.n	80064ec <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80064dc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80064de:	68ba      	ldr	r2, [r7, #8]
 80064e0:	8912      	ldrh	r2, [r2, #8]
 80064e2:	fb02 f203 	mul.w	r2, r2, r3
 80064e6:	68bb      	ldr	r3, [r7, #8]
 80064e8:	611a      	str	r2, [r3, #16]
 80064ea:	e003      	b.n	80064f4 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 80064ec:	68bb      	ldr	r3, [r7, #8]
 80064ee:	695a      	ldr	r2, [r3, #20]
 80064f0:	68bb      	ldr	r3, [r7, #8]
 80064f2:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80064f4:	68bb      	ldr	r3, [r7, #8]
 80064f6:	691b      	ldr	r3, [r3, #16]
 80064f8:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80064fc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80064fe:	04d9      	lsls	r1, r3, #19
 8006500:	4b63      	ldr	r3, [pc, #396]	; (8006690 <USB_HC_StartXfer+0x280>)
 8006502:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006504:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8006506:	68bb      	ldr	r3, [r7, #8]
 8006508:	7a9b      	ldrb	r3, [r3, #10]
 800650a:	075b      	lsls	r3, r3, #29
 800650c:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006510:	69f9      	ldr	r1, [r7, #28]
 8006512:	0148      	lsls	r0, r1, #5
 8006514:	6a39      	ldr	r1, [r7, #32]
 8006516:	4401      	add	r1, r0
 8006518:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800651c:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800651e:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8006520:	79fb      	ldrb	r3, [r7, #7]
 8006522:	2b00      	cmp	r3, #0
 8006524:	d009      	beq.n	800653a <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8006526:	68bb      	ldr	r3, [r7, #8]
 8006528:	68d9      	ldr	r1, [r3, #12]
 800652a:	69fb      	ldr	r3, [r7, #28]
 800652c:	015a      	lsls	r2, r3, #5
 800652e:	6a3b      	ldr	r3, [r7, #32]
 8006530:	4413      	add	r3, r2
 8006532:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006536:	460a      	mov	r2, r1
 8006538:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800653a:	6a3b      	ldr	r3, [r7, #32]
 800653c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006540:	689b      	ldr	r3, [r3, #8]
 8006542:	f003 0301 	and.w	r3, r3, #1
 8006546:	2b00      	cmp	r3, #0
 8006548:	bf0c      	ite	eq
 800654a:	2301      	moveq	r3, #1
 800654c:	2300      	movne	r3, #0
 800654e:	b2db      	uxtb	r3, r3
 8006550:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8006552:	69fb      	ldr	r3, [r7, #28]
 8006554:	015a      	lsls	r2, r3, #5
 8006556:	6a3b      	ldr	r3, [r7, #32]
 8006558:	4413      	add	r3, r2
 800655a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	69fa      	ldr	r2, [r7, #28]
 8006562:	0151      	lsls	r1, r2, #5
 8006564:	6a3a      	ldr	r2, [r7, #32]
 8006566:	440a      	add	r2, r1
 8006568:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800656c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006570:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8006572:	69fb      	ldr	r3, [r7, #28]
 8006574:	015a      	lsls	r2, r3, #5
 8006576:	6a3b      	ldr	r3, [r7, #32]
 8006578:	4413      	add	r3, r2
 800657a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800657e:	681a      	ldr	r2, [r3, #0]
 8006580:	7e7b      	ldrb	r3, [r7, #25]
 8006582:	075b      	lsls	r3, r3, #29
 8006584:	69f9      	ldr	r1, [r7, #28]
 8006586:	0148      	lsls	r0, r1, #5
 8006588:	6a39      	ldr	r1, [r7, #32]
 800658a:	4401      	add	r1, r0
 800658c:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8006590:	4313      	orrs	r3, r2
 8006592:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006594:	69fb      	ldr	r3, [r7, #28]
 8006596:	015a      	lsls	r2, r3, #5
 8006598:	6a3b      	ldr	r3, [r7, #32]
 800659a:	4413      	add	r3, r2
 800659c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80065a4:	693b      	ldr	r3, [r7, #16]
 80065a6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80065aa:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80065ac:	68bb      	ldr	r3, [r7, #8]
 80065ae:	78db      	ldrb	r3, [r3, #3]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d004      	beq.n	80065be <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80065b4:	693b      	ldr	r3, [r7, #16]
 80065b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80065ba:	613b      	str	r3, [r7, #16]
 80065bc:	e003      	b.n	80065c6 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 80065be:	693b      	ldr	r3, [r7, #16]
 80065c0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80065c4:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80065c6:	693b      	ldr	r3, [r7, #16]
 80065c8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80065cc:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 80065ce:	69fb      	ldr	r3, [r7, #28]
 80065d0:	015a      	lsls	r2, r3, #5
 80065d2:	6a3b      	ldr	r3, [r7, #32]
 80065d4:	4413      	add	r3, r2
 80065d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065da:	461a      	mov	r2, r3
 80065dc:	693b      	ldr	r3, [r7, #16]
 80065de:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 80065e0:	79fb      	ldrb	r3, [r7, #7]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d001      	beq.n	80065ea <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 80065e6:	2300      	movs	r3, #0
 80065e8:	e04e      	b.n	8006688 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 80065ea:	68bb      	ldr	r3, [r7, #8]
 80065ec:	78db      	ldrb	r3, [r3, #3]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d149      	bne.n	8006686 <USB_HC_StartXfer+0x276>
 80065f2:	68bb      	ldr	r3, [r7, #8]
 80065f4:	695b      	ldr	r3, [r3, #20]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d045      	beq.n	8006686 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 80065fa:	68bb      	ldr	r3, [r7, #8]
 80065fc:	79db      	ldrb	r3, [r3, #7]
 80065fe:	2b03      	cmp	r3, #3
 8006600:	d830      	bhi.n	8006664 <USB_HC_StartXfer+0x254>
 8006602:	a201      	add	r2, pc, #4	; (adr r2, 8006608 <USB_HC_StartXfer+0x1f8>)
 8006604:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006608:	08006619 	.word	0x08006619
 800660c:	0800663d 	.word	0x0800663d
 8006610:	08006619 	.word	0x08006619
 8006614:	0800663d 	.word	0x0800663d
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006618:	68bb      	ldr	r3, [r7, #8]
 800661a:	695b      	ldr	r3, [r3, #20]
 800661c:	3303      	adds	r3, #3
 800661e:	089b      	lsrs	r3, r3, #2
 8006620:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8006622:	8afa      	ldrh	r2, [r7, #22]
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006628:	b29b      	uxth	r3, r3
 800662a:	429a      	cmp	r2, r3
 800662c:	d91c      	bls.n	8006668 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	699b      	ldr	r3, [r3, #24]
 8006632:	f043 0220 	orr.w	r2, r3, #32
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	619a      	str	r2, [r3, #24]
        }
        break;
 800663a:	e015      	b.n	8006668 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800663c:	68bb      	ldr	r3, [r7, #8]
 800663e:	695b      	ldr	r3, [r3, #20]
 8006640:	3303      	adds	r3, #3
 8006642:	089b      	lsrs	r3, r3, #2
 8006644:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8006646:	8afa      	ldrh	r2, [r7, #22]
 8006648:	6a3b      	ldr	r3, [r7, #32]
 800664a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800664e:	691b      	ldr	r3, [r3, #16]
 8006650:	b29b      	uxth	r3, r3
 8006652:	429a      	cmp	r2, r3
 8006654:	d90a      	bls.n	800666c <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	699b      	ldr	r3, [r3, #24]
 800665a:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	619a      	str	r2, [r3, #24]
        }
        break;
 8006662:	e003      	b.n	800666c <USB_HC_StartXfer+0x25c>

      default:
        break;
 8006664:	bf00      	nop
 8006666:	e002      	b.n	800666e <USB_HC_StartXfer+0x25e>
        break;
 8006668:	bf00      	nop
 800666a:	e000      	b.n	800666e <USB_HC_StartXfer+0x25e>
        break;
 800666c:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800666e:	68bb      	ldr	r3, [r7, #8]
 8006670:	68d9      	ldr	r1, [r3, #12]
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	785a      	ldrb	r2, [r3, #1]
 8006676:	68bb      	ldr	r3, [r7, #8]
 8006678:	695b      	ldr	r3, [r3, #20]
 800667a:	b29b      	uxth	r3, r3
 800667c:	2000      	movs	r0, #0
 800667e:	9000      	str	r0, [sp, #0]
 8006680:	68f8      	ldr	r0, [r7, #12]
 8006682:	f7ff fb53 	bl	8005d2c <USB_WritePacket>
  }

  return HAL_OK;
 8006686:	2300      	movs	r3, #0
}
 8006688:	4618      	mov	r0, r3
 800668a:	3728      	adds	r7, #40	; 0x28
 800668c:	46bd      	mov	sp, r7
 800668e:	bd80      	pop	{r7, pc}
 8006690:	1ff80000 	.word	0x1ff80000

08006694 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8006694:	b480      	push	{r7}
 8006696:	b085      	sub	sp, #20
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80066a6:	695b      	ldr	r3, [r3, #20]
 80066a8:	b29b      	uxth	r3, r3
}
 80066aa:	4618      	mov	r0, r3
 80066ac:	3714      	adds	r7, #20
 80066ae:	46bd      	mov	sp, r7
 80066b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b4:	4770      	bx	lr

080066b6 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80066b6:	b480      	push	{r7}
 80066b8:	b089      	sub	sp, #36	; 0x24
 80066ba:	af00      	add	r7, sp, #0
 80066bc:	6078      	str	r0, [r7, #4]
 80066be:	460b      	mov	r3, r1
 80066c0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	61bb      	str	r3, [r7, #24]
  uint32_t hcnum = (uint32_t)hc_num;
 80066c6:	78fb      	ldrb	r3, [r7, #3]
 80066c8:	617b      	str	r3, [r7, #20]
  uint32_t count = 0U;
 80066ca:	2300      	movs	r3, #0
 80066cc:	61fb      	str	r3, [r7, #28]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80066ce:	697b      	ldr	r3, [r7, #20]
 80066d0:	015a      	lsls	r2, r3, #5
 80066d2:	69bb      	ldr	r3, [r7, #24]
 80066d4:	4413      	add	r3, r2
 80066d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	0c9b      	lsrs	r3, r3, #18
 80066de:	f003 0303 	and.w	r3, r3, #3
 80066e2:	613b      	str	r3, [r7, #16]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 80066e4:	697b      	ldr	r3, [r7, #20]
 80066e6:	015a      	lsls	r2, r3, #5
 80066e8:	69bb      	ldr	r3, [r7, #24]
 80066ea:	4413      	add	r3, r2
 80066ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	0fdb      	lsrs	r3, r3, #31
 80066f4:	f003 0301 	and.w	r3, r3, #1
 80066f8:	60fb      	str	r3, [r7, #12]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	689b      	ldr	r3, [r3, #8]
 80066fe:	f003 0320 	and.w	r3, r3, #32
 8006702:	2b20      	cmp	r3, #32
 8006704:	d104      	bne.n	8006710 <USB_HC_Halt+0x5a>
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	2b00      	cmp	r3, #0
 800670a:	d101      	bne.n	8006710 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 800670c:	2300      	movs	r3, #0
 800670e:	e0e8      	b.n	80068e2 <USB_HC_Halt+0x22c>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8006710:	693b      	ldr	r3, [r7, #16]
 8006712:	2b00      	cmp	r3, #0
 8006714:	d002      	beq.n	800671c <USB_HC_Halt+0x66>
 8006716:	693b      	ldr	r3, [r7, #16]
 8006718:	2b02      	cmp	r3, #2
 800671a:	d173      	bne.n	8006804 <USB_HC_Halt+0x14e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800671c:	697b      	ldr	r3, [r7, #20]
 800671e:	015a      	lsls	r2, r3, #5
 8006720:	69bb      	ldr	r3, [r7, #24]
 8006722:	4413      	add	r3, r2
 8006724:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	697a      	ldr	r2, [r7, #20]
 800672c:	0151      	lsls	r1, r2, #5
 800672e:	69ba      	ldr	r2, [r7, #24]
 8006730:	440a      	add	r2, r1
 8006732:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006736:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800673a:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	689b      	ldr	r3, [r3, #8]
 8006740:	f003 0320 	and.w	r3, r3, #32
 8006744:	2b00      	cmp	r3, #0
 8006746:	f040 80cb 	bne.w	80068e0 <USB_HC_Halt+0x22a>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800674e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006752:	2b00      	cmp	r3, #0
 8006754:	d143      	bne.n	80067de <USB_HC_Halt+0x128>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006756:	697b      	ldr	r3, [r7, #20]
 8006758:	015a      	lsls	r2, r3, #5
 800675a:	69bb      	ldr	r3, [r7, #24]
 800675c:	4413      	add	r3, r2
 800675e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	697a      	ldr	r2, [r7, #20]
 8006766:	0151      	lsls	r1, r2, #5
 8006768:	69ba      	ldr	r2, [r7, #24]
 800676a:	440a      	add	r2, r1
 800676c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006770:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006774:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006776:	697b      	ldr	r3, [r7, #20]
 8006778:	015a      	lsls	r2, r3, #5
 800677a:	69bb      	ldr	r3, [r7, #24]
 800677c:	4413      	add	r3, r2
 800677e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	697a      	ldr	r2, [r7, #20]
 8006786:	0151      	lsls	r1, r2, #5
 8006788:	69ba      	ldr	r2, [r7, #24]
 800678a:	440a      	add	r2, r1
 800678c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006790:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006794:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8006796:	697b      	ldr	r3, [r7, #20]
 8006798:	015a      	lsls	r2, r3, #5
 800679a:	69bb      	ldr	r3, [r7, #24]
 800679c:	4413      	add	r3, r2
 800679e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	697a      	ldr	r2, [r7, #20]
 80067a6:	0151      	lsls	r1, r2, #5
 80067a8:	69ba      	ldr	r2, [r7, #24]
 80067aa:	440a      	add	r2, r1
 80067ac:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80067b0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80067b4:	6013      	str	r3, [r2, #0]
        do
        {
          if (++count > 1000U)
 80067b6:	69fb      	ldr	r3, [r7, #28]
 80067b8:	3301      	adds	r3, #1
 80067ba:	61fb      	str	r3, [r7, #28]
 80067bc:	69fb      	ldr	r3, [r7, #28]
 80067be:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80067c2:	d81d      	bhi.n	8006800 <USB_HC_Halt+0x14a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80067c4:	697b      	ldr	r3, [r7, #20]
 80067c6:	015a      	lsls	r2, r3, #5
 80067c8:	69bb      	ldr	r3, [r7, #24]
 80067ca:	4413      	add	r3, r2
 80067cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80067d6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80067da:	d0ec      	beq.n	80067b6 <USB_HC_Halt+0x100>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80067dc:	e080      	b.n	80068e0 <USB_HC_Halt+0x22a>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80067de:	697b      	ldr	r3, [r7, #20]
 80067e0:	015a      	lsls	r2, r3, #5
 80067e2:	69bb      	ldr	r3, [r7, #24]
 80067e4:	4413      	add	r3, r2
 80067e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	697a      	ldr	r2, [r7, #20]
 80067ee:	0151      	lsls	r1, r2, #5
 80067f0:	69ba      	ldr	r2, [r7, #24]
 80067f2:	440a      	add	r2, r1
 80067f4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80067f8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80067fc:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80067fe:	e06f      	b.n	80068e0 <USB_HC_Halt+0x22a>
            break;
 8006800:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006802:	e06d      	b.n	80068e0 <USB_HC_Halt+0x22a>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006804:	697b      	ldr	r3, [r7, #20]
 8006806:	015a      	lsls	r2, r3, #5
 8006808:	69bb      	ldr	r3, [r7, #24]
 800680a:	4413      	add	r3, r2
 800680c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	697a      	ldr	r2, [r7, #20]
 8006814:	0151      	lsls	r1, r2, #5
 8006816:	69ba      	ldr	r2, [r7, #24]
 8006818:	440a      	add	r2, r1
 800681a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800681e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006822:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8006824:	69bb      	ldr	r3, [r7, #24]
 8006826:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800682a:	691b      	ldr	r3, [r3, #16]
 800682c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006830:	2b00      	cmp	r3, #0
 8006832:	d143      	bne.n	80068bc <USB_HC_Halt+0x206>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006834:	697b      	ldr	r3, [r7, #20]
 8006836:	015a      	lsls	r2, r3, #5
 8006838:	69bb      	ldr	r3, [r7, #24]
 800683a:	4413      	add	r3, r2
 800683c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	697a      	ldr	r2, [r7, #20]
 8006844:	0151      	lsls	r1, r2, #5
 8006846:	69ba      	ldr	r2, [r7, #24]
 8006848:	440a      	add	r2, r1
 800684a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800684e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006852:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006854:	697b      	ldr	r3, [r7, #20]
 8006856:	015a      	lsls	r2, r3, #5
 8006858:	69bb      	ldr	r3, [r7, #24]
 800685a:	4413      	add	r3, r2
 800685c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	697a      	ldr	r2, [r7, #20]
 8006864:	0151      	lsls	r1, r2, #5
 8006866:	69ba      	ldr	r2, [r7, #24]
 8006868:	440a      	add	r2, r1
 800686a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800686e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006872:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8006874:	697b      	ldr	r3, [r7, #20]
 8006876:	015a      	lsls	r2, r3, #5
 8006878:	69bb      	ldr	r3, [r7, #24]
 800687a:	4413      	add	r3, r2
 800687c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	697a      	ldr	r2, [r7, #20]
 8006884:	0151      	lsls	r1, r2, #5
 8006886:	69ba      	ldr	r2, [r7, #24]
 8006888:	440a      	add	r2, r1
 800688a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800688e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006892:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8006894:	69fb      	ldr	r3, [r7, #28]
 8006896:	3301      	adds	r3, #1
 8006898:	61fb      	str	r3, [r7, #28]
 800689a:	69fb      	ldr	r3, [r7, #28]
 800689c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80068a0:	d81d      	bhi.n	80068de <USB_HC_Halt+0x228>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80068a2:	697b      	ldr	r3, [r7, #20]
 80068a4:	015a      	lsls	r2, r3, #5
 80068a6:	69bb      	ldr	r3, [r7, #24]
 80068a8:	4413      	add	r3, r2
 80068aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80068b4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80068b8:	d0ec      	beq.n	8006894 <USB_HC_Halt+0x1de>
 80068ba:	e011      	b.n	80068e0 <USB_HC_Halt+0x22a>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80068bc:	697b      	ldr	r3, [r7, #20]
 80068be:	015a      	lsls	r2, r3, #5
 80068c0:	69bb      	ldr	r3, [r7, #24]
 80068c2:	4413      	add	r3, r2
 80068c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	697a      	ldr	r2, [r7, #20]
 80068cc:	0151      	lsls	r1, r2, #5
 80068ce:	69ba      	ldr	r2, [r7, #24]
 80068d0:	440a      	add	r2, r1
 80068d2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80068d6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80068da:	6013      	str	r3, [r2, #0]
 80068dc:	e000      	b.n	80068e0 <USB_HC_Halt+0x22a>
          break;
 80068de:	bf00      	nop
    }
  }

  return HAL_OK;
 80068e0:	2300      	movs	r3, #0
}
 80068e2:	4618      	mov	r0, r3
 80068e4:	3724      	adds	r7, #36	; 0x24
 80068e6:	46bd      	mov	sp, r7
 80068e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ec:	4770      	bx	lr
	...

080068f0 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80068f0:	b480      	push	{r7}
 80068f2:	b087      	sub	sp, #28
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
 80068f8:	460b      	mov	r3, r1
 80068fa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8006900:	78fb      	ldrb	r3, [r7, #3]
 8006902:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8006904:	2301      	movs	r3, #1
 8006906:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	04da      	lsls	r2, r3, #19
 800690c:	4b15      	ldr	r3, [pc, #84]	; (8006964 <USB_DoPing+0x74>)
 800690e:	4013      	ands	r3, r2
 8006910:	693a      	ldr	r2, [r7, #16]
 8006912:	0151      	lsls	r1, r2, #5
 8006914:	697a      	ldr	r2, [r7, #20]
 8006916:	440a      	add	r2, r1
 8006918:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800691c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006920:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8006922:	693b      	ldr	r3, [r7, #16]
 8006924:	015a      	lsls	r2, r3, #5
 8006926:	697b      	ldr	r3, [r7, #20]
 8006928:	4413      	add	r3, r2
 800692a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006932:	68bb      	ldr	r3, [r7, #8]
 8006934:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006938:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800693a:	68bb      	ldr	r3, [r7, #8]
 800693c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006940:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8006942:	693b      	ldr	r3, [r7, #16]
 8006944:	015a      	lsls	r2, r3, #5
 8006946:	697b      	ldr	r3, [r7, #20]
 8006948:	4413      	add	r3, r2
 800694a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800694e:	461a      	mov	r2, r3
 8006950:	68bb      	ldr	r3, [r7, #8]
 8006952:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8006954:	2300      	movs	r3, #0
}
 8006956:	4618      	mov	r0, r3
 8006958:	371c      	adds	r7, #28
 800695a:	46bd      	mov	sp, r7
 800695c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006960:	4770      	bx	lr
 8006962:	bf00      	nop
 8006964:	1ff80000 	.word	0x1ff80000

08006968 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8006968:	b580      	push	{r7, lr}
 800696a:	b086      	sub	sp, #24
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8006974:	2300      	movs	r3, #0
 8006976:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8006978:	6878      	ldr	r0, [r7, #4]
 800697a:	f7ff f935 	bl	8005be8 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800697e:	2110      	movs	r1, #16
 8006980:	6878      	ldr	r0, [r7, #4]
 8006982:	f7ff f98f 	bl	8005ca4 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8006986:	6878      	ldr	r0, [r7, #4]
 8006988:	f7ff f9b0 	bl	8005cec <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800698c:	2300      	movs	r3, #0
 800698e:	613b      	str	r3, [r7, #16]
 8006990:	e01f      	b.n	80069d2 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 8006992:	693b      	ldr	r3, [r7, #16]
 8006994:	015a      	lsls	r2, r3, #5
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	4413      	add	r3, r2
 800699a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80069a2:	68bb      	ldr	r3, [r7, #8]
 80069a4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80069a8:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80069aa:	68bb      	ldr	r3, [r7, #8]
 80069ac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80069b0:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80069b2:	68bb      	ldr	r3, [r7, #8]
 80069b4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80069b8:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 80069ba:	693b      	ldr	r3, [r7, #16]
 80069bc:	015a      	lsls	r2, r3, #5
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	4413      	add	r3, r2
 80069c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80069c6:	461a      	mov	r2, r3
 80069c8:	68bb      	ldr	r3, [r7, #8]
 80069ca:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80069cc:	693b      	ldr	r3, [r7, #16]
 80069ce:	3301      	adds	r3, #1
 80069d0:	613b      	str	r3, [r7, #16]
 80069d2:	693b      	ldr	r3, [r7, #16]
 80069d4:	2b0f      	cmp	r3, #15
 80069d6:	d9dc      	bls.n	8006992 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80069d8:	2300      	movs	r3, #0
 80069da:	613b      	str	r3, [r7, #16]
 80069dc:	e034      	b.n	8006a48 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 80069de:	693b      	ldr	r3, [r7, #16]
 80069e0:	015a      	lsls	r2, r3, #5
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	4413      	add	r3, r2
 80069e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 80069ee:	68bb      	ldr	r3, [r7, #8]
 80069f0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80069f4:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 80069f6:	68bb      	ldr	r3, [r7, #8]
 80069f8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80069fc:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80069fe:	68bb      	ldr	r3, [r7, #8]
 8006a00:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006a04:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8006a06:	693b      	ldr	r3, [r7, #16]
 8006a08:	015a      	lsls	r2, r3, #5
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	4413      	add	r3, r2
 8006a0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a12:	461a      	mov	r2, r3
 8006a14:	68bb      	ldr	r3, [r7, #8]
 8006a16:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 8006a18:	697b      	ldr	r3, [r7, #20]
 8006a1a:	3301      	adds	r3, #1
 8006a1c:	617b      	str	r3, [r7, #20]
 8006a1e:	697b      	ldr	r3, [r7, #20]
 8006a20:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006a24:	d80c      	bhi.n	8006a40 <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006a26:	693b      	ldr	r3, [r7, #16]
 8006a28:	015a      	lsls	r2, r3, #5
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	4413      	add	r3, r2
 8006a2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006a38:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006a3c:	d0ec      	beq.n	8006a18 <USB_StopHost+0xb0>
 8006a3e:	e000      	b.n	8006a42 <USB_StopHost+0xda>
        break;
 8006a40:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8006a42:	693b      	ldr	r3, [r7, #16]
 8006a44:	3301      	adds	r3, #1
 8006a46:	613b      	str	r3, [r7, #16]
 8006a48:	693b      	ldr	r3, [r7, #16]
 8006a4a:	2b0f      	cmp	r3, #15
 8006a4c:	d9c7      	bls.n	80069de <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006a54:	461a      	mov	r2, r3
 8006a56:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006a5a:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006a62:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8006a64:	6878      	ldr	r0, [r7, #4]
 8006a66:	f7ff f8ae 	bl	8005bc6 <USB_EnableGlobalInt>

  return HAL_OK;
 8006a6a:	2300      	movs	r3, #0
}
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	3718      	adds	r7, #24
 8006a70:	46bd      	mov	sp, r7
 8006a72:	bd80      	pop	{r7, pc}

08006a74 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8006a74:	b590      	push	{r4, r7, lr}
 8006a76:	b089      	sub	sp, #36	; 0x24
 8006a78:	af04      	add	r7, sp, #16
 8006a7a:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8006a7c:	2301      	movs	r3, #1
 8006a7e:	2202      	movs	r2, #2
 8006a80:	2102      	movs	r1, #2
 8006a82:	6878      	ldr	r0, [r7, #4]
 8006a84:	f000 fc66 	bl	8007354 <USBH_FindInterface>
 8006a88:	4603      	mov	r3, r0
 8006a8a:	73fb      	strb	r3, [r7, #15]
                                 ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8006a8c:	7bfb      	ldrb	r3, [r7, #15]
 8006a8e:	2bff      	cmp	r3, #255	; 0xff
 8006a90:	d002      	beq.n	8006a98 <USBH_CDC_InterfaceInit+0x24>
 8006a92:	7bfb      	ldrb	r3, [r7, #15]
 8006a94:	2b01      	cmp	r3, #1
 8006a96:	d901      	bls.n	8006a9c <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8006a98:	2302      	movs	r3, #2
 8006a9a:	e13d      	b.n	8006d18 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8006a9c:	7bfb      	ldrb	r3, [r7, #15]
 8006a9e:	4619      	mov	r1, r3
 8006aa0:	6878      	ldr	r0, [r7, #4]
 8006aa2:	f000 fc3b 	bl	800731c <USBH_SelectInterface>
 8006aa6:	4603      	mov	r3, r0
 8006aa8:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8006aaa:	7bbb      	ldrb	r3, [r7, #14]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d001      	beq.n	8006ab4 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8006ab0:	2302      	movs	r3, #2
 8006ab2:	e131      	b.n	8006d18 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8006aba:	2050      	movs	r0, #80	; 0x50
 8006abc:	f002 fa00 	bl	8008ec0 <malloc>
 8006ac0:	4603      	mov	r3, r0
 8006ac2:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006aca:	69db      	ldr	r3, [r3, #28]
 8006acc:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8006ace:	68bb      	ldr	r3, [r7, #8]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d101      	bne.n	8006ad8 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8006ad4:	2302      	movs	r3, #2
 8006ad6:	e11f      	b.n	8006d18 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8006ad8:	2250      	movs	r2, #80	; 0x50
 8006ada:	2100      	movs	r1, #0
 8006adc:	68b8      	ldr	r0, [r7, #8]
 8006ade:	f002 f9ff 	bl	8008ee0 <memset>

  /*Collect the notification endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8006ae2:	7bfb      	ldrb	r3, [r7, #15]
 8006ae4:	687a      	ldr	r2, [r7, #4]
 8006ae6:	211a      	movs	r1, #26
 8006ae8:	fb01 f303 	mul.w	r3, r1, r3
 8006aec:	4413      	add	r3, r2
 8006aee:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006af2:	781b      	ldrb	r3, [r3, #0]
 8006af4:	b25b      	sxtb	r3, r3
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	da15      	bge.n	8006b26 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006afa:	7bfb      	ldrb	r3, [r7, #15]
 8006afc:	687a      	ldr	r2, [r7, #4]
 8006afe:	211a      	movs	r1, #26
 8006b00:	fb01 f303 	mul.w	r3, r1, r3
 8006b04:	4413      	add	r3, r2
 8006b06:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006b0a:	781a      	ldrb	r2, [r3, #0]
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006b10:	7bfb      	ldrb	r3, [r7, #15]
 8006b12:	687a      	ldr	r2, [r7, #4]
 8006b14:	211a      	movs	r1, #26
 8006b16:	fb01 f303 	mul.w	r3, r1, r3
 8006b1a:	4413      	add	r3, r2
 8006b1c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006b20:	881a      	ldrh	r2, [r3, #0]
 8006b22:	68bb      	ldr	r3, [r7, #8]
 8006b24:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8006b26:	68bb      	ldr	r3, [r7, #8]
 8006b28:	785b      	ldrb	r3, [r3, #1]
 8006b2a:	4619      	mov	r1, r3
 8006b2c:	6878      	ldr	r0, [r7, #4]
 8006b2e:	f001 fe32 	bl	8008796 <USBH_AllocPipe>
 8006b32:	4603      	mov	r3, r0
 8006b34:	461a      	mov	r2, r3
 8006b36:	68bb      	ldr	r3, [r7, #8]
 8006b38:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8006b3a:	68bb      	ldr	r3, [r7, #8]
 8006b3c:	7819      	ldrb	r1, [r3, #0]
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	7858      	ldrb	r0, [r3, #1]
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006b4e:	68ba      	ldr	r2, [r7, #8]
 8006b50:	8952      	ldrh	r2, [r2, #10]
 8006b52:	9202      	str	r2, [sp, #8]
 8006b54:	2203      	movs	r2, #3
 8006b56:	9201      	str	r2, [sp, #4]
 8006b58:	9300      	str	r3, [sp, #0]
 8006b5a:	4623      	mov	r3, r4
 8006b5c:	4602      	mov	r2, r0
 8006b5e:	6878      	ldr	r0, [r7, #4]
 8006b60:	f001 fdea 	bl	8008738 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                CDC_Handle->CommItf.NotifEpSize);

  USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8006b64:	68bb      	ldr	r3, [r7, #8]
 8006b66:	781b      	ldrb	r3, [r3, #0]
 8006b68:	2200      	movs	r2, #0
 8006b6a:	4619      	mov	r1, r3
 8006b6c:	6878      	ldr	r0, [r7, #4]
 8006b6e:	f002 f8f9 	bl	8008d64 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8006b72:	2300      	movs	r3, #0
 8006b74:	2200      	movs	r2, #0
 8006b76:	210a      	movs	r1, #10
 8006b78:	6878      	ldr	r0, [r7, #4]
 8006b7a:	f000 fbeb 	bl	8007354 <USBH_FindInterface>
 8006b7e:	4603      	mov	r3, r0
 8006b80:	73fb      	strb	r3, [r7, #15]
                                 RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8006b82:	7bfb      	ldrb	r3, [r7, #15]
 8006b84:	2bff      	cmp	r3, #255	; 0xff
 8006b86:	d002      	beq.n	8006b8e <USBH_CDC_InterfaceInit+0x11a>
 8006b88:	7bfb      	ldrb	r3, [r7, #15]
 8006b8a:	2b01      	cmp	r3, #1
 8006b8c:	d901      	bls.n	8006b92 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8006b8e:	2302      	movs	r3, #2
 8006b90:	e0c2      	b.n	8006d18 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8006b92:	7bfb      	ldrb	r3, [r7, #15]
 8006b94:	687a      	ldr	r2, [r7, #4]
 8006b96:	211a      	movs	r1, #26
 8006b98:	fb01 f303 	mul.w	r3, r1, r3
 8006b9c:	4413      	add	r3, r2
 8006b9e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006ba2:	781b      	ldrb	r3, [r3, #0]
 8006ba4:	b25b      	sxtb	r3, r3
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	da16      	bge.n	8006bd8 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006baa:	7bfb      	ldrb	r3, [r7, #15]
 8006bac:	687a      	ldr	r2, [r7, #4]
 8006bae:	211a      	movs	r1, #26
 8006bb0:	fb01 f303 	mul.w	r3, r1, r3
 8006bb4:	4413      	add	r3, r2
 8006bb6:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006bba:	781a      	ldrb	r2, [r3, #0]
 8006bbc:	68bb      	ldr	r3, [r7, #8]
 8006bbe:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006bc0:	7bfb      	ldrb	r3, [r7, #15]
 8006bc2:	687a      	ldr	r2, [r7, #4]
 8006bc4:	211a      	movs	r1, #26
 8006bc6:	fb01 f303 	mul.w	r3, r1, r3
 8006bca:	4413      	add	r3, r2
 8006bcc:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006bd0:	881a      	ldrh	r2, [r3, #0]
 8006bd2:	68bb      	ldr	r3, [r7, #8]
 8006bd4:	835a      	strh	r2, [r3, #26]
 8006bd6:	e015      	b.n	8006c04 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006bd8:	7bfb      	ldrb	r3, [r7, #15]
 8006bda:	687a      	ldr	r2, [r7, #4]
 8006bdc:	211a      	movs	r1, #26
 8006bde:	fb01 f303 	mul.w	r3, r1, r3
 8006be2:	4413      	add	r3, r2
 8006be4:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006be8:	781a      	ldrb	r2, [r3, #0]
 8006bea:	68bb      	ldr	r3, [r7, #8]
 8006bec:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006bee:	7bfb      	ldrb	r3, [r7, #15]
 8006bf0:	687a      	ldr	r2, [r7, #4]
 8006bf2:	211a      	movs	r1, #26
 8006bf4:	fb01 f303 	mul.w	r3, r1, r3
 8006bf8:	4413      	add	r3, r2
 8006bfa:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006bfe:	881a      	ldrh	r2, [r3, #0]
 8006c00:	68bb      	ldr	r3, [r7, #8]
 8006c02:	831a      	strh	r2, [r3, #24]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 8006c04:	7bfb      	ldrb	r3, [r7, #15]
 8006c06:	687a      	ldr	r2, [r7, #4]
 8006c08:	211a      	movs	r1, #26
 8006c0a:	fb01 f303 	mul.w	r3, r1, r3
 8006c0e:	4413      	add	r3, r2
 8006c10:	f203 3356 	addw	r3, r3, #854	; 0x356
 8006c14:	781b      	ldrb	r3, [r3, #0]
 8006c16:	b25b      	sxtb	r3, r3
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	da16      	bge.n	8006c4a <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8006c1c:	7bfb      	ldrb	r3, [r7, #15]
 8006c1e:	687a      	ldr	r2, [r7, #4]
 8006c20:	211a      	movs	r1, #26
 8006c22:	fb01 f303 	mul.w	r3, r1, r3
 8006c26:	4413      	add	r3, r2
 8006c28:	f203 3356 	addw	r3, r3, #854	; 0x356
 8006c2c:	781a      	ldrb	r2, [r3, #0]
 8006c2e:	68bb      	ldr	r3, [r7, #8]
 8006c30:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006c32:	7bfb      	ldrb	r3, [r7, #15]
 8006c34:	687a      	ldr	r2, [r7, #4]
 8006c36:	211a      	movs	r1, #26
 8006c38:	fb01 f303 	mul.w	r3, r1, r3
 8006c3c:	4413      	add	r3, r2
 8006c3e:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8006c42:	881a      	ldrh	r2, [r3, #0]
 8006c44:	68bb      	ldr	r3, [r7, #8]
 8006c46:	835a      	strh	r2, [r3, #26]
 8006c48:	e015      	b.n	8006c76 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8006c4a:	7bfb      	ldrb	r3, [r7, #15]
 8006c4c:	687a      	ldr	r2, [r7, #4]
 8006c4e:	211a      	movs	r1, #26
 8006c50:	fb01 f303 	mul.w	r3, r1, r3
 8006c54:	4413      	add	r3, r2
 8006c56:	f203 3356 	addw	r3, r3, #854	; 0x356
 8006c5a:	781a      	ldrb	r2, [r3, #0]
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006c60:	7bfb      	ldrb	r3, [r7, #15]
 8006c62:	687a      	ldr	r2, [r7, #4]
 8006c64:	211a      	movs	r1, #26
 8006c66:	fb01 f303 	mul.w	r3, r1, r3
 8006c6a:	4413      	add	r3, r2
 8006c6c:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8006c70:	881a      	ldrh	r2, [r3, #0]
 8006c72:	68bb      	ldr	r3, [r7, #8]
 8006c74:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8006c76:	68bb      	ldr	r3, [r7, #8]
 8006c78:	7b9b      	ldrb	r3, [r3, #14]
 8006c7a:	4619      	mov	r1, r3
 8006c7c:	6878      	ldr	r0, [r7, #4]
 8006c7e:	f001 fd8a 	bl	8008796 <USBH_AllocPipe>
 8006c82:	4603      	mov	r3, r0
 8006c84:	461a      	mov	r2, r3
 8006c86:	68bb      	ldr	r3, [r7, #8]
 8006c88:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8006c8a:	68bb      	ldr	r3, [r7, #8]
 8006c8c:	7bdb      	ldrb	r3, [r3, #15]
 8006c8e:	4619      	mov	r1, r3
 8006c90:	6878      	ldr	r0, [r7, #4]
 8006c92:	f001 fd80 	bl	8008796 <USBH_AllocPipe>
 8006c96:	4603      	mov	r3, r0
 8006c98:	461a      	mov	r2, r3
 8006c9a:	68bb      	ldr	r3, [r7, #8]
 8006c9c:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8006c9e:	68bb      	ldr	r3, [r7, #8]
 8006ca0:	7b59      	ldrb	r1, [r3, #13]
 8006ca2:	68bb      	ldr	r3, [r7, #8]
 8006ca4:	7b98      	ldrb	r0, [r3, #14]
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006cb2:	68ba      	ldr	r2, [r7, #8]
 8006cb4:	8b12      	ldrh	r2, [r2, #24]
 8006cb6:	9202      	str	r2, [sp, #8]
 8006cb8:	2202      	movs	r2, #2
 8006cba:	9201      	str	r2, [sp, #4]
 8006cbc:	9300      	str	r3, [sp, #0]
 8006cbe:	4623      	mov	r3, r4
 8006cc0:	4602      	mov	r2, r0
 8006cc2:	6878      	ldr	r0, [r7, #4]
 8006cc4:	f001 fd38 	bl	8008738 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8006cc8:	68bb      	ldr	r3, [r7, #8]
 8006cca:	7b19      	ldrb	r1, [r3, #12]
 8006ccc:	68bb      	ldr	r3, [r7, #8]
 8006cce:	7bd8      	ldrb	r0, [r3, #15]
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006cdc:	68ba      	ldr	r2, [r7, #8]
 8006cde:	8b52      	ldrh	r2, [r2, #26]
 8006ce0:	9202      	str	r2, [sp, #8]
 8006ce2:	2202      	movs	r2, #2
 8006ce4:	9201      	str	r2, [sp, #4]
 8006ce6:	9300      	str	r3, [sp, #0]
 8006ce8:	4623      	mov	r3, r4
 8006cea:	4602      	mov	r2, r0
 8006cec:	6878      	ldr	r0, [r7, #4]
 8006cee:	f001 fd23 	bl	8008738 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8006cf2:	68bb      	ldr	r3, [r7, #8]
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8006cfa:	68bb      	ldr	r3, [r7, #8]
 8006cfc:	7b5b      	ldrb	r3, [r3, #13]
 8006cfe:	2200      	movs	r2, #0
 8006d00:	4619      	mov	r1, r3
 8006d02:	6878      	ldr	r0, [r7, #4]
 8006d04:	f002 f82e 	bl	8008d64 <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8006d08:	68bb      	ldr	r3, [r7, #8]
 8006d0a:	7b1b      	ldrb	r3, [r3, #12]
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	4619      	mov	r1, r3
 8006d10:	6878      	ldr	r0, [r7, #4]
 8006d12:	f002 f827 	bl	8008d64 <USBH_LL_SetToggle>

  return USBH_OK;
 8006d16:	2300      	movs	r3, #0
}
 8006d18:	4618      	mov	r0, r3
 8006d1a:	3714      	adds	r7, #20
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	bd90      	pop	{r4, r7, pc}

08006d20 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b084      	sub	sp, #16
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006d2e:	69db      	ldr	r3, [r3, #28]
 8006d30:	60fb      	str	r3, [r7, #12]

  if (CDC_Handle->CommItf.NotifPipe)
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	781b      	ldrb	r3, [r3, #0]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d00e      	beq.n	8006d58 <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	781b      	ldrb	r3, [r3, #0]
 8006d3e:	4619      	mov	r1, r3
 8006d40:	6878      	ldr	r0, [r7, #4]
 8006d42:	f001 fd18 	bl	8008776 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	781b      	ldrb	r3, [r3, #0]
 8006d4a:	4619      	mov	r1, r3
 8006d4c:	6878      	ldr	r0, [r7, #4]
 8006d4e:	f001 fd43 	bl	80087d8 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	2200      	movs	r2, #0
 8006d56:	701a      	strb	r2, [r3, #0]
  }

  if (CDC_Handle->DataItf.InPipe)
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	7b1b      	ldrb	r3, [r3, #12]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d00e      	beq.n	8006d7e <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	7b1b      	ldrb	r3, [r3, #12]
 8006d64:	4619      	mov	r1, r3
 8006d66:	6878      	ldr	r0, [r7, #4]
 8006d68:	f001 fd05 	bl	8008776 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	7b1b      	ldrb	r3, [r3, #12]
 8006d70:	4619      	mov	r1, r3
 8006d72:	6878      	ldr	r0, [r7, #4]
 8006d74:	f001 fd30 	bl	80087d8 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	731a      	strb	r2, [r3, #12]
  }

  if (CDC_Handle->DataItf.OutPipe)
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	7b5b      	ldrb	r3, [r3, #13]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d00e      	beq.n	8006da4 <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	7b5b      	ldrb	r3, [r3, #13]
 8006d8a:	4619      	mov	r1, r3
 8006d8c:	6878      	ldr	r0, [r7, #4]
 8006d8e:	f001 fcf2 	bl	8008776 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	7b5b      	ldrb	r3, [r3, #13]
 8006d96:	4619      	mov	r1, r3
 8006d98:	6878      	ldr	r0, [r7, #4]
 8006d9a:	f001 fd1d 	bl	80087d8 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	2200      	movs	r2, #0
 8006da2:	735a      	strb	r2, [r3, #13]
  }

  if (phost->pActiveClass->pData)
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006daa:	69db      	ldr	r3, [r3, #28]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d00b      	beq.n	8006dc8 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006db6:	69db      	ldr	r3, [r3, #28]
 8006db8:	4618      	mov	r0, r3
 8006dba:	f002 f889 	bl	8008ed0 <free>
    phost->pActiveClass->pData = 0U;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8006dc8:	2300      	movs	r3, #0
}
 8006dca:	4618      	mov	r0, r3
 8006dcc:	3710      	adds	r7, #16
 8006dce:	46bd      	mov	sp, r7
 8006dd0:	bd80      	pop	{r7, pc}

08006dd2 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8006dd2:	b580      	push	{r7, lr}
 8006dd4:	b084      	sub	sp, #16
 8006dd6:	af00      	add	r7, sp, #0
 8006dd8:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006de0:	69db      	ldr	r3, [r3, #28]
 8006de2:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	3340      	adds	r3, #64	; 0x40
 8006de8:	4619      	mov	r1, r3
 8006dea:	6878      	ldr	r0, [r7, #4]
 8006dec:	f000 f8b1 	bl	8006f52 <GetLineCoding>
 8006df0:	4603      	mov	r3, r0
 8006df2:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8006df4:	7afb      	ldrb	r3, [r7, #11]
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d105      	bne.n	8006e06 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006e00:	2102      	movs	r1, #2
 8006e02:	6878      	ldr	r0, [r7, #4]
 8006e04:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8006e06:	7afb      	ldrb	r3, [r7, #11]
}
 8006e08:	4618      	mov	r0, r3
 8006e0a:	3710      	adds	r7, #16
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	bd80      	pop	{r7, pc}

08006e10 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b084      	sub	sp, #16
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8006e18:	2301      	movs	r3, #1
 8006e1a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006e26:	69db      	ldr	r3, [r3, #28]
 8006e28:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8006e2a:	68bb      	ldr	r3, [r7, #8]
 8006e2c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8006e30:	2b04      	cmp	r3, #4
 8006e32:	d877      	bhi.n	8006f24 <USBH_CDC_Process+0x114>
 8006e34:	a201      	add	r2, pc, #4	; (adr r2, 8006e3c <USBH_CDC_Process+0x2c>)
 8006e36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e3a:	bf00      	nop
 8006e3c:	08006e51 	.word	0x08006e51
 8006e40:	08006e57 	.word	0x08006e57
 8006e44:	08006e87 	.word	0x08006e87
 8006e48:	08006efb 	.word	0x08006efb
 8006e4c:	08006f09 	.word	0x08006f09
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8006e50:	2300      	movs	r3, #0
 8006e52:	73fb      	strb	r3, [r7, #15]
      break;
 8006e54:	e06d      	b.n	8006f32 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8006e56:	68bb      	ldr	r3, [r7, #8]
 8006e58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e5a:	4619      	mov	r1, r3
 8006e5c:	6878      	ldr	r0, [r7, #4]
 8006e5e:	f000 f897 	bl	8006f90 <SetLineCoding>
 8006e62:	4603      	mov	r3, r0
 8006e64:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006e66:	7bbb      	ldrb	r3, [r7, #14]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d104      	bne.n	8006e76 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8006e6c:	68bb      	ldr	r3, [r7, #8]
 8006e6e:	2202      	movs	r2, #2
 8006e70:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8006e74:	e058      	b.n	8006f28 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8006e76:	7bbb      	ldrb	r3, [r7, #14]
 8006e78:	2b01      	cmp	r3, #1
 8006e7a:	d055      	beq.n	8006f28 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8006e7c:	68bb      	ldr	r3, [r7, #8]
 8006e7e:	2204      	movs	r2, #4
 8006e80:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8006e84:	e050      	b.n	8006f28 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8006e86:	68bb      	ldr	r3, [r7, #8]
 8006e88:	3340      	adds	r3, #64	; 0x40
 8006e8a:	4619      	mov	r1, r3
 8006e8c:	6878      	ldr	r0, [r7, #4]
 8006e8e:	f000 f860 	bl	8006f52 <GetLineCoding>
 8006e92:	4603      	mov	r3, r0
 8006e94:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006e96:	7bbb      	ldrb	r3, [r7, #14]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d126      	bne.n	8006eea <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8006e9c:	68bb      	ldr	r3, [r7, #8]
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8006ea4:	68bb      	ldr	r3, [r7, #8]
 8006ea6:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8006eaa:	68bb      	ldr	r3, [r7, #8]
 8006eac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006eae:	791b      	ldrb	r3, [r3, #4]
 8006eb0:	429a      	cmp	r2, r3
 8006eb2:	d13b      	bne.n	8006f2c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8006eb4:	68bb      	ldr	r3, [r7, #8]
 8006eb6:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8006eba:	68bb      	ldr	r3, [r7, #8]
 8006ebc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006ebe:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8006ec0:	429a      	cmp	r2, r3
 8006ec2:	d133      	bne.n	8006f2c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8006ec4:	68bb      	ldr	r3, [r7, #8]
 8006ec6:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8006eca:	68bb      	ldr	r3, [r7, #8]
 8006ecc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006ece:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8006ed0:	429a      	cmp	r2, r3
 8006ed2:	d12b      	bne.n	8006f2c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8006ed4:	68bb      	ldr	r3, [r7, #8]
 8006ed6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006ed8:	68bb      	ldr	r3, [r7, #8]
 8006eda:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006edc:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8006ede:	429a      	cmp	r2, r3
 8006ee0:	d124      	bne.n	8006f2c <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8006ee2:	6878      	ldr	r0, [r7, #4]
 8006ee4:	f000 f958 	bl	8007198 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8006ee8:	e020      	b.n	8006f2c <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8006eea:	7bbb      	ldrb	r3, [r7, #14]
 8006eec:	2b01      	cmp	r3, #1
 8006eee:	d01d      	beq.n	8006f2c <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8006ef0:	68bb      	ldr	r3, [r7, #8]
 8006ef2:	2204      	movs	r2, #4
 8006ef4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8006ef8:	e018      	b.n	8006f2c <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8006efa:	6878      	ldr	r0, [r7, #4]
 8006efc:	f000 f867 	bl	8006fce <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8006f00:	6878      	ldr	r0, [r7, #4]
 8006f02:	f000 f8da 	bl	80070ba <CDC_ProcessReception>
      break;
 8006f06:	e014      	b.n	8006f32 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8006f08:	2100      	movs	r1, #0
 8006f0a:	6878      	ldr	r0, [r7, #4]
 8006f0c:	f000 ffe3 	bl	8007ed6 <USBH_ClrFeature>
 8006f10:	4603      	mov	r3, r0
 8006f12:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006f14:	7bbb      	ldrb	r3, [r7, #14]
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d10a      	bne.n	8006f30 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8006f1a:	68bb      	ldr	r3, [r7, #8]
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 8006f22:	e005      	b.n	8006f30 <USBH_CDC_Process+0x120>

    default:
      break;
 8006f24:	bf00      	nop
 8006f26:	e004      	b.n	8006f32 <USBH_CDC_Process+0x122>
      break;
 8006f28:	bf00      	nop
 8006f2a:	e002      	b.n	8006f32 <USBH_CDC_Process+0x122>
      break;
 8006f2c:	bf00      	nop
 8006f2e:	e000      	b.n	8006f32 <USBH_CDC_Process+0x122>
      break;
 8006f30:	bf00      	nop

  }

  return status;
 8006f32:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f34:	4618      	mov	r0, r3
 8006f36:	3710      	adds	r7, #16
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	bd80      	pop	{r7, pc}

08006f3c <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8006f3c:	b480      	push	{r7}
 8006f3e:	b083      	sub	sp, #12
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8006f44:	2300      	movs	r3, #0
}
 8006f46:	4618      	mov	r0, r3
 8006f48:	370c      	adds	r7, #12
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f50:	4770      	bx	lr

08006f52 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8006f52:	b580      	push	{r7, lr}
 8006f54:	b082      	sub	sp, #8
 8006f56:	af00      	add	r7, sp, #0
 8006f58:	6078      	str	r0, [r7, #4]
 8006f5a:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	22a1      	movs	r2, #161	; 0xa1
 8006f60:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	2221      	movs	r2, #33	; 0x21
 8006f66:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	2200      	movs	r2, #0
 8006f72:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2207      	movs	r2, #7
 8006f78:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8006f7a:	683b      	ldr	r3, [r7, #0]
 8006f7c:	2207      	movs	r2, #7
 8006f7e:	4619      	mov	r1, r3
 8006f80:	6878      	ldr	r0, [r7, #4]
 8006f82:	f001 f988 	bl	8008296 <USBH_CtlReq>
 8006f86:	4603      	mov	r3, r0
}
 8006f88:	4618      	mov	r0, r3
 8006f8a:	3708      	adds	r7, #8
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	bd80      	pop	{r7, pc}

08006f90 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b082      	sub	sp, #8
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
 8006f98:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	2221      	movs	r2, #33	; 0x21
 8006f9e:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2220      	movs	r2, #32
 8006fa4:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2200      	movs	r2, #0
 8006faa:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2200      	movs	r2, #0
 8006fb0:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2207      	movs	r2, #7
 8006fb6:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	2207      	movs	r2, #7
 8006fbc:	4619      	mov	r1, r3
 8006fbe:	6878      	ldr	r0, [r7, #4]
 8006fc0:	f001 f969 	bl	8008296 <USBH_CtlReq>
 8006fc4:	4603      	mov	r3, r0
}
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	3708      	adds	r7, #8
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	bd80      	pop	{r7, pc}

08006fce <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8006fce:	b580      	push	{r7, lr}
 8006fd0:	b086      	sub	sp, #24
 8006fd2:	af02      	add	r7, sp, #8
 8006fd4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006fdc:	69db      	ldr	r3, [r3, #28]
 8006fde:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006fe0:	2300      	movs	r3, #0
 8006fe2:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8006fea:	2b01      	cmp	r3, #1
 8006fec:	d002      	beq.n	8006ff4 <CDC_ProcessTransmission+0x26>
 8006fee:	2b02      	cmp	r3, #2
 8006ff0:	d023      	beq.n	800703a <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8006ff2:	e05e      	b.n	80070b2 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ff8:	68fa      	ldr	r2, [r7, #12]
 8006ffa:	8b12      	ldrh	r2, [r2, #24]
 8006ffc:	4293      	cmp	r3, r2
 8006ffe:	d90b      	bls.n	8007018 <CDC_ProcessTransmission+0x4a>
        USBH_BulkSendData(phost,
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	69d9      	ldr	r1, [r3, #28]
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	8b1a      	ldrh	r2, [r3, #24]
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	7b5b      	ldrb	r3, [r3, #13]
 800700c:	2001      	movs	r0, #1
 800700e:	9000      	str	r0, [sp, #0]
 8007010:	6878      	ldr	r0, [r7, #4]
 8007012:	f001 fb4e 	bl	80086b2 <USBH_BulkSendData>
 8007016:	e00b      	b.n	8007030 <CDC_ProcessTransmission+0x62>
        USBH_BulkSendData(phost,
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	69d9      	ldr	r1, [r3, #28]
                          (uint16_t)CDC_Handle->TxDataLength,
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        USBH_BulkSendData(phost,
 8007020:	b29a      	uxth	r2, r3
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	7b5b      	ldrb	r3, [r3, #13]
 8007026:	2001      	movs	r0, #1
 8007028:	9000      	str	r0, [sp, #0]
 800702a:	6878      	ldr	r0, [r7, #4]
 800702c:	f001 fb41 	bl	80086b2 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	2202      	movs	r2, #2
 8007034:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8007038:	e03b      	b.n	80070b2 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	7b5b      	ldrb	r3, [r3, #13]
 800703e:	4619      	mov	r1, r3
 8007040:	6878      	ldr	r0, [r7, #4]
 8007042:	f001 fe65 	bl	8008d10 <USBH_LL_GetURBState>
 8007046:	4603      	mov	r3, r0
 8007048:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800704a:	7afb      	ldrb	r3, [r7, #11]
 800704c:	2b01      	cmp	r3, #1
 800704e:	d128      	bne.n	80070a2 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007054:	68fa      	ldr	r2, [r7, #12]
 8007056:	8b12      	ldrh	r2, [r2, #24]
 8007058:	4293      	cmp	r3, r2
 800705a:	d90e      	bls.n	800707a <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007060:	68fa      	ldr	r2, [r7, #12]
 8007062:	8b12      	ldrh	r2, [r2, #24]
 8007064:	1a9a      	subs	r2, r3, r2
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	69db      	ldr	r3, [r3, #28]
 800706e:	68fa      	ldr	r2, [r7, #12]
 8007070:	8b12      	ldrh	r2, [r2, #24]
 8007072:	441a      	add	r2, r3
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	61da      	str	r2, [r3, #28]
 8007078:	e002      	b.n	8007080 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	2200      	movs	r2, #0
 800707e:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007084:	2b00      	cmp	r3, #0
 8007086:	d004      	beq.n	8007092 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	2201      	movs	r2, #1
 800708c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8007090:	e00e      	b.n	80070b0 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	2200      	movs	r2, #0
 8007096:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 800709a:	6878      	ldr	r0, [r7, #4]
 800709c:	f000 f868 	bl	8007170 <USBH_CDC_TransmitCallback>
      break;
 80070a0:	e006      	b.n	80070b0 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 80070a2:	7afb      	ldrb	r3, [r7, #11]
 80070a4:	2b02      	cmp	r3, #2
 80070a6:	d103      	bne.n	80070b0 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	2201      	movs	r2, #1
 80070ac:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 80070b0:	bf00      	nop
  }
}
 80070b2:	bf00      	nop
 80070b4:	3710      	adds	r7, #16
 80070b6:	46bd      	mov	sp, r7
 80070b8:	bd80      	pop	{r7, pc}

080070ba <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 80070ba:	b580      	push	{r7, lr}
 80070bc:	b086      	sub	sp, #24
 80070be:	af00      	add	r7, sp, #0
 80070c0:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80070c8:	69db      	ldr	r3, [r3, #28]
 80070ca:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80070cc:	2300      	movs	r3, #0
 80070ce:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 80070d0:	697b      	ldr	r3, [r7, #20]
 80070d2:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 80070d6:	2b03      	cmp	r3, #3
 80070d8:	d002      	beq.n	80070e0 <CDC_ProcessReception+0x26>
 80070da:	2b04      	cmp	r3, #4
 80070dc:	d00e      	beq.n	80070fc <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 80070de:	e043      	b.n	8007168 <CDC_ProcessReception+0xae>
      USBH_BulkReceiveData(phost,
 80070e0:	697b      	ldr	r3, [r7, #20]
 80070e2:	6a19      	ldr	r1, [r3, #32]
 80070e4:	697b      	ldr	r3, [r7, #20]
 80070e6:	8b5a      	ldrh	r2, [r3, #26]
 80070e8:	697b      	ldr	r3, [r7, #20]
 80070ea:	7b1b      	ldrb	r3, [r3, #12]
 80070ec:	6878      	ldr	r0, [r7, #4]
 80070ee:	f001 fb05 	bl	80086fc <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 80070f2:	697b      	ldr	r3, [r7, #20]
 80070f4:	2204      	movs	r2, #4
 80070f6:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 80070fa:	e035      	b.n	8007168 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 80070fc:	697b      	ldr	r3, [r7, #20]
 80070fe:	7b1b      	ldrb	r3, [r3, #12]
 8007100:	4619      	mov	r1, r3
 8007102:	6878      	ldr	r0, [r7, #4]
 8007104:	f001 fe04 	bl	8008d10 <USBH_LL_GetURBState>
 8007108:	4603      	mov	r3, r0
 800710a:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800710c:	7cfb      	ldrb	r3, [r7, #19]
 800710e:	2b01      	cmp	r3, #1
 8007110:	d129      	bne.n	8007166 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8007112:	697b      	ldr	r3, [r7, #20]
 8007114:	7b1b      	ldrb	r3, [r3, #12]
 8007116:	4619      	mov	r1, r3
 8007118:	6878      	ldr	r0, [r7, #4]
 800711a:	f001 fd67 	bl	8008bec <USBH_LL_GetLastXferSize>
 800711e:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8007120:	697b      	ldr	r3, [r7, #20]
 8007122:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007124:	68fa      	ldr	r2, [r7, #12]
 8007126:	429a      	cmp	r2, r3
 8007128:	d016      	beq.n	8007158 <CDC_ProcessReception+0x9e>
 800712a:	697b      	ldr	r3, [r7, #20]
 800712c:	8b5b      	ldrh	r3, [r3, #26]
 800712e:	461a      	mov	r2, r3
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	4293      	cmp	r3, r2
 8007134:	d910      	bls.n	8007158 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 8007136:	697b      	ldr	r3, [r7, #20]
 8007138:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	1ad2      	subs	r2, r2, r3
 800713e:	697b      	ldr	r3, [r7, #20]
 8007140:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 8007142:	697b      	ldr	r3, [r7, #20]
 8007144:	6a1a      	ldr	r2, [r3, #32]
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	441a      	add	r2, r3
 800714a:	697b      	ldr	r3, [r7, #20]
 800714c:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800714e:	697b      	ldr	r3, [r7, #20]
 8007150:	2203      	movs	r2, #3
 8007152:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8007156:	e006      	b.n	8007166 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8007158:	697b      	ldr	r3, [r7, #20]
 800715a:	2200      	movs	r2, #0
 800715c:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8007160:	6878      	ldr	r0, [r7, #4]
 8007162:	f000 f80f 	bl	8007184 <USBH_CDC_ReceiveCallback>
      break;
 8007166:	bf00      	nop
  }
}
 8007168:	bf00      	nop
 800716a:	3718      	adds	r7, #24
 800716c:	46bd      	mov	sp, r7
 800716e:	bd80      	pop	{r7, pc}

08007170 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8007170:	b480      	push	{r7}
 8007172:	b083      	sub	sp, #12
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007178:	bf00      	nop
 800717a:	370c      	adds	r7, #12
 800717c:	46bd      	mov	sp, r7
 800717e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007182:	4770      	bx	lr

08007184 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8007184:	b480      	push	{r7}
 8007186:	b083      	sub	sp, #12
 8007188:	af00      	add	r7, sp, #0
 800718a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800718c:	bf00      	nop
 800718e:	370c      	adds	r7, #12
 8007190:	46bd      	mov	sp, r7
 8007192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007196:	4770      	bx	lr

08007198 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8007198:	b480      	push	{r7}
 800719a:	b083      	sub	sp, #12
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80071a0:	bf00      	nop
 80071a2:	370c      	adds	r7, #12
 80071a4:	46bd      	mov	sp, r7
 80071a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071aa:	4770      	bx	lr

080071ac <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b084      	sub	sp, #16
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	60f8      	str	r0, [r7, #12]
 80071b4:	60b9      	str	r1, [r7, #8]
 80071b6:	4613      	mov	r3, r2
 80071b8:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d101      	bne.n	80071c4 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 80071c0:	2302      	movs	r3, #2
 80071c2:	e029      	b.n	8007218 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	79fa      	ldrb	r2, [r7, #7]
 80071c8:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	2200      	movs	r2, #0
 80071d0:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	2200      	movs	r2, #0
 80071d8:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 80071dc:	68f8      	ldr	r0, [r7, #12]
 80071de:	f000 f81f 	bl	8007220 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	2200      	movs	r2, #0
 80071e6:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	2200      	movs	r2, #0
 80071ee:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	2200      	movs	r2, #0
 80071f6:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	2200      	movs	r2, #0
 80071fe:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8007202:	68bb      	ldr	r3, [r7, #8]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d003      	beq.n	8007210 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	68ba      	ldr	r2, [r7, #8]
 800720c:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 8007210:	68f8      	ldr	r0, [r7, #12]
 8007212:	f001 fc37 	bl	8008a84 <USBH_LL_Init>

  return USBH_OK;
 8007216:	2300      	movs	r3, #0
}
 8007218:	4618      	mov	r0, r3
 800721a:	3710      	adds	r7, #16
 800721c:	46bd      	mov	sp, r7
 800721e:	bd80      	pop	{r7, pc}

08007220 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8007220:	b480      	push	{r7}
 8007222:	b085      	sub	sp, #20
 8007224:	af00      	add	r7, sp, #0
 8007226:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8007228:	2300      	movs	r3, #0
 800722a:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800722c:	2300      	movs	r3, #0
 800722e:	60fb      	str	r3, [r7, #12]
 8007230:	e009      	b.n	8007246 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8007232:	687a      	ldr	r2, [r7, #4]
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	33e0      	adds	r3, #224	; 0xe0
 8007238:	009b      	lsls	r3, r3, #2
 800723a:	4413      	add	r3, r2
 800723c:	2200      	movs	r2, #0
 800723e:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	3301      	adds	r3, #1
 8007244:	60fb      	str	r3, [r7, #12]
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	2b0e      	cmp	r3, #14
 800724a:	d9f2      	bls.n	8007232 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800724c:	2300      	movs	r3, #0
 800724e:	60fb      	str	r3, [r7, #12]
 8007250:	e009      	b.n	8007266 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8007252:	687a      	ldr	r2, [r7, #4]
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	4413      	add	r3, r2
 8007258:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800725c:	2200      	movs	r2, #0
 800725e:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	3301      	adds	r3, #1
 8007264:	60fb      	str	r3, [r7, #12]
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800726c:	d3f1      	bcc.n	8007252 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	2200      	movs	r2, #0
 8007272:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2200      	movs	r2, #0
 8007278:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	2201      	movs	r2, #1
 800727e:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2200      	movs	r2, #0
 8007284:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	2201      	movs	r2, #1
 800728c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	2240      	movs	r2, #64	; 0x40
 8007292:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2200      	movs	r2, #0
 8007298:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	2200      	movs	r2, #0
 800729e:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	2201      	movs	r2, #1
 80072a6:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2200      	movs	r2, #0
 80072ae:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	2200      	movs	r2, #0
 80072b6:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 80072ba:	2300      	movs	r3, #0
}
 80072bc:	4618      	mov	r0, r3
 80072be:	3714      	adds	r7, #20
 80072c0:	46bd      	mov	sp, r7
 80072c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c6:	4770      	bx	lr

080072c8 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 80072c8:	b480      	push	{r7}
 80072ca:	b085      	sub	sp, #20
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	6078      	str	r0, [r7, #4]
 80072d0:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 80072d2:	2300      	movs	r3, #0
 80072d4:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 80072d6:	683b      	ldr	r3, [r7, #0]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d016      	beq.n	800730a <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d10e      	bne.n	8007304 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80072ec:	1c59      	adds	r1, r3, #1
 80072ee:	687a      	ldr	r2, [r7, #4]
 80072f0:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 80072f4:	687a      	ldr	r2, [r7, #4]
 80072f6:	33de      	adds	r3, #222	; 0xde
 80072f8:	6839      	ldr	r1, [r7, #0]
 80072fa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 80072fe:	2300      	movs	r3, #0
 8007300:	73fb      	strb	r3, [r7, #15]
 8007302:	e004      	b.n	800730e <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8007304:	2302      	movs	r3, #2
 8007306:	73fb      	strb	r3, [r7, #15]
 8007308:	e001      	b.n	800730e <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800730a:	2302      	movs	r3, #2
 800730c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800730e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007310:	4618      	mov	r0, r3
 8007312:	3714      	adds	r7, #20
 8007314:	46bd      	mov	sp, r7
 8007316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800731a:	4770      	bx	lr

0800731c <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800731c:	b480      	push	{r7}
 800731e:	b085      	sub	sp, #20
 8007320:	af00      	add	r7, sp, #0
 8007322:	6078      	str	r0, [r7, #4]
 8007324:	460b      	mov	r3, r1
 8007326:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8007328:	2300      	movs	r3, #0
 800732a:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 8007332:	78fa      	ldrb	r2, [r7, #3]
 8007334:	429a      	cmp	r2, r3
 8007336:	d204      	bcs.n	8007342 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	78fa      	ldrb	r2, [r7, #3]
 800733c:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 8007340:	e001      	b.n	8007346 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8007342:	2302      	movs	r3, #2
 8007344:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007346:	7bfb      	ldrb	r3, [r7, #15]
}
 8007348:	4618      	mov	r0, r3
 800734a:	3714      	adds	r7, #20
 800734c:	46bd      	mov	sp, r7
 800734e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007352:	4770      	bx	lr

08007354 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8007354:	b480      	push	{r7}
 8007356:	b087      	sub	sp, #28
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
 800735c:	4608      	mov	r0, r1
 800735e:	4611      	mov	r1, r2
 8007360:	461a      	mov	r2, r3
 8007362:	4603      	mov	r3, r0
 8007364:	70fb      	strb	r3, [r7, #3]
 8007366:	460b      	mov	r3, r1
 8007368:	70bb      	strb	r3, [r7, #2]
 800736a:	4613      	mov	r3, r2
 800736c:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800736e:	2300      	movs	r3, #0
 8007370:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 8007372:	2300      	movs	r3, #0
 8007374:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800737c:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800737e:	e025      	b.n	80073cc <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8007380:	7dfb      	ldrb	r3, [r7, #23]
 8007382:	221a      	movs	r2, #26
 8007384:	fb02 f303 	mul.w	r3, r2, r3
 8007388:	3308      	adds	r3, #8
 800738a:	68fa      	ldr	r2, [r7, #12]
 800738c:	4413      	add	r3, r2
 800738e:	3302      	adds	r3, #2
 8007390:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8007392:	693b      	ldr	r3, [r7, #16]
 8007394:	795b      	ldrb	r3, [r3, #5]
 8007396:	78fa      	ldrb	r2, [r7, #3]
 8007398:	429a      	cmp	r2, r3
 800739a:	d002      	beq.n	80073a2 <USBH_FindInterface+0x4e>
 800739c:	78fb      	ldrb	r3, [r7, #3]
 800739e:	2bff      	cmp	r3, #255	; 0xff
 80073a0:	d111      	bne.n	80073c6 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80073a2:	693b      	ldr	r3, [r7, #16]
 80073a4:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80073a6:	78ba      	ldrb	r2, [r7, #2]
 80073a8:	429a      	cmp	r2, r3
 80073aa:	d002      	beq.n	80073b2 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80073ac:	78bb      	ldrb	r3, [r7, #2]
 80073ae:	2bff      	cmp	r3, #255	; 0xff
 80073b0:	d109      	bne.n	80073c6 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80073b2:	693b      	ldr	r3, [r7, #16]
 80073b4:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80073b6:	787a      	ldrb	r2, [r7, #1]
 80073b8:	429a      	cmp	r2, r3
 80073ba:	d002      	beq.n	80073c2 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80073bc:	787b      	ldrb	r3, [r7, #1]
 80073be:	2bff      	cmp	r3, #255	; 0xff
 80073c0:	d101      	bne.n	80073c6 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 80073c2:	7dfb      	ldrb	r3, [r7, #23]
 80073c4:	e006      	b.n	80073d4 <USBH_FindInterface+0x80>
    }
    if_ix++;
 80073c6:	7dfb      	ldrb	r3, [r7, #23]
 80073c8:	3301      	adds	r3, #1
 80073ca:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80073cc:	7dfb      	ldrb	r3, [r7, #23]
 80073ce:	2b01      	cmp	r3, #1
 80073d0:	d9d6      	bls.n	8007380 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 80073d2:	23ff      	movs	r3, #255	; 0xff
}
 80073d4:	4618      	mov	r0, r3
 80073d6:	371c      	adds	r7, #28
 80073d8:	46bd      	mov	sp, r7
 80073da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073de:	4770      	bx	lr

080073e0 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b082      	sub	sp, #8
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 80073e8:	6878      	ldr	r0, [r7, #4]
 80073ea:	f001 fb87 	bl	8008afc <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 80073ee:	2101      	movs	r1, #1
 80073f0:	6878      	ldr	r0, [r7, #4]
 80073f2:	f001 fca0 	bl	8008d36 <USBH_LL_DriverVBUS>

  return USBH_OK;
 80073f6:	2300      	movs	r3, #0
}
 80073f8:	4618      	mov	r0, r3
 80073fa:	3708      	adds	r7, #8
 80073fc:	46bd      	mov	sp, r7
 80073fe:	bd80      	pop	{r7, pc}

08007400 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8007400:	b580      	push	{r7, lr}
 8007402:	b088      	sub	sp, #32
 8007404:	af04      	add	r7, sp, #16
 8007406:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8007408:	2302      	movs	r3, #2
 800740a:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800740c:	2300      	movs	r3, #0
 800740e:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 8007416:	b2db      	uxtb	r3, r3
 8007418:	2b01      	cmp	r3, #1
 800741a:	d102      	bne.n	8007422 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2203      	movs	r2, #3
 8007420:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	781b      	ldrb	r3, [r3, #0]
 8007426:	b2db      	uxtb	r3, r3
 8007428:	2b0b      	cmp	r3, #11
 800742a:	f200 81b3 	bhi.w	8007794 <USBH_Process+0x394>
 800742e:	a201      	add	r2, pc, #4	; (adr r2, 8007434 <USBH_Process+0x34>)
 8007430:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007434:	08007465 	.word	0x08007465
 8007438:	08007497 	.word	0x08007497
 800743c:	080074ff 	.word	0x080074ff
 8007440:	0800772f 	.word	0x0800772f
 8007444:	08007795 	.word	0x08007795
 8007448:	080075a3 	.word	0x080075a3
 800744c:	080076d5 	.word	0x080076d5
 8007450:	080075d9 	.word	0x080075d9
 8007454:	080075f9 	.word	0x080075f9
 8007458:	08007619 	.word	0x08007619
 800745c:	08007647 	.word	0x08007647
 8007460:	08007717 	.word	0x08007717
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800746a:	b2db      	uxtb	r3, r3
 800746c:	2b00      	cmp	r3, #0
 800746e:	f000 8193 	beq.w	8007798 <USBH_Process+0x398>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2201      	movs	r2, #1
 8007476:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8007478:	20c8      	movs	r0, #200	; 0xc8
 800747a:	f001 fca3 	bl	8008dc4 <USBH_Delay>
        USBH_LL_ResetPort(phost);
 800747e:	6878      	ldr	r0, [r7, #4]
 8007480:	f001 fb99 	bl	8008bb6 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2200      	movs	r2, #0
 8007488:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	2200      	movs	r2, #0
 8007490:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8007494:	e180      	b.n	8007798 <USBH_Process+0x398>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 800749c:	2b01      	cmp	r3, #1
 800749e:	d107      	bne.n	80074b0 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2200      	movs	r2, #0
 80074a4:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2202      	movs	r2, #2
 80074ac:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80074ae:	e182      	b.n	80077b6 <USBH_Process+0x3b6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80074b6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80074ba:	d914      	bls.n	80074e6 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 80074c2:	3301      	adds	r3, #1
 80074c4:	b2da      	uxtb	r2, r3
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 80074d2:	2b03      	cmp	r3, #3
 80074d4:	d903      	bls.n	80074de <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	220d      	movs	r2, #13
 80074da:	701a      	strb	r2, [r3, #0]
      break;
 80074dc:	e16b      	b.n	80077b6 <USBH_Process+0x3b6>
            phost->gState = HOST_IDLE;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	2200      	movs	r2, #0
 80074e2:	701a      	strb	r2, [r3, #0]
      break;
 80074e4:	e167      	b.n	80077b6 <USBH_Process+0x3b6>
          phost->Timeout += 10U;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80074ec:	f103 020a 	add.w	r2, r3, #10
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 80074f6:	200a      	movs	r0, #10
 80074f8:	f001 fc64 	bl	8008dc4 <USBH_Delay>
      break;
 80074fc:	e15b      	b.n	80077b6 <USBH_Process+0x3b6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007504:	2b00      	cmp	r3, #0
 8007506:	d005      	beq.n	8007514 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800750e:	2104      	movs	r1, #4
 8007510:	6878      	ldr	r0, [r7, #4]
 8007512:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8007514:	2064      	movs	r0, #100	; 0x64
 8007516:	f001 fc55 	bl	8008dc4 <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 800751a:	6878      	ldr	r0, [r7, #4]
 800751c:	f001 fb24 	bl	8008b68 <USBH_LL_GetSpeed>
 8007520:	4603      	mov	r3, r0
 8007522:	461a      	mov	r2, r3
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	2205      	movs	r2, #5
 800752e:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8007530:	2100      	movs	r1, #0
 8007532:	6878      	ldr	r0, [r7, #4]
 8007534:	f001 f92f 	bl	8008796 <USBH_AllocPipe>
 8007538:	4603      	mov	r3, r0
 800753a:	461a      	mov	r2, r3
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8007540:	2180      	movs	r1, #128	; 0x80
 8007542:	6878      	ldr	r0, [r7, #4]
 8007544:	f001 f927 	bl	8008796 <USBH_AllocPipe>
 8007548:	4603      	mov	r3, r0
 800754a:	461a      	mov	r2, r3
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	7919      	ldrb	r1, [r3, #4]
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007560:	687a      	ldr	r2, [r7, #4]
 8007562:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007564:	b292      	uxth	r2, r2
 8007566:	9202      	str	r2, [sp, #8]
 8007568:	2200      	movs	r2, #0
 800756a:	9201      	str	r2, [sp, #4]
 800756c:	9300      	str	r3, [sp, #0]
 800756e:	4603      	mov	r3, r0
 8007570:	2280      	movs	r2, #128	; 0x80
 8007572:	6878      	ldr	r0, [r7, #4]
 8007574:	f001 f8e0 	bl	8008738 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	7959      	ldrb	r1, [r3, #5]
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007588:	687a      	ldr	r2, [r7, #4]
 800758a:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800758c:	b292      	uxth	r2, r2
 800758e:	9202      	str	r2, [sp, #8]
 8007590:	2200      	movs	r2, #0
 8007592:	9201      	str	r2, [sp, #4]
 8007594:	9300      	str	r3, [sp, #0]
 8007596:	4603      	mov	r3, r0
 8007598:	2200      	movs	r2, #0
 800759a:	6878      	ldr	r0, [r7, #4]
 800759c:	f001 f8cc 	bl	8008738 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80075a0:	e109      	b.n	80077b6 <USBH_Process+0x3b6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 80075a2:	6878      	ldr	r0, [r7, #4]
 80075a4:	f000 f90c 	bl	80077c0 <USBH_HandleEnum>
 80075a8:	4603      	mov	r3, r0
 80075aa:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 80075ac:	7bbb      	ldrb	r3, [r7, #14]
 80075ae:	b2db      	uxtb	r3, r3
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	f040 80f3 	bne.w	800779c <USBH_Process+0x39c>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	2200      	movs	r2, #0
 80075ba:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 80075c4:	2b01      	cmp	r3, #1
 80075c6:	d103      	bne.n	80075d0 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2208      	movs	r2, #8
 80075cc:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 80075ce:	e0e5      	b.n	800779c <USBH_Process+0x39c>
          phost->gState = HOST_INPUT;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2207      	movs	r2, #7
 80075d4:	701a      	strb	r2, [r3, #0]
      break;
 80075d6:	e0e1      	b.n	800779c <USBH_Process+0x39c>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80075de:	2b00      	cmp	r3, #0
 80075e0:	f000 80de 	beq.w	80077a0 <USBH_Process+0x3a0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80075ea:	2101      	movs	r1, #1
 80075ec:	6878      	ldr	r0, [r7, #4]
 80075ee:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2208      	movs	r2, #8
 80075f4:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 80075f6:	e0d3      	b.n	80077a0 <USBH_Process+0x3a0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 80075fe:	b29b      	uxth	r3, r3
 8007600:	4619      	mov	r1, r3
 8007602:	6878      	ldr	r0, [r7, #4]
 8007604:	f000 fc20 	bl	8007e48 <USBH_SetCfg>
 8007608:	4603      	mov	r3, r0
 800760a:	2b00      	cmp	r3, #0
 800760c:	f040 80ca 	bne.w	80077a4 <USBH_Process+0x3a4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2209      	movs	r2, #9
 8007614:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8007616:	e0c5      	b.n	80077a4 <USBH_Process+0x3a4>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800761e:	f003 0320 	and.w	r3, r3, #32
 8007622:	2b00      	cmp	r3, #0
 8007624:	d00b      	beq.n	800763e <USBH_Process+0x23e>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 8007626:	2101      	movs	r1, #1
 8007628:	6878      	ldr	r0, [r7, #4]
 800762a:	f000 fc30 	bl	8007e8e <USBH_SetFeature>
 800762e:	4603      	mov	r3, r0
 8007630:	2b00      	cmp	r3, #0
 8007632:	f040 80b9 	bne.w	80077a8 <USBH_Process+0x3a8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	220a      	movs	r2, #10
 800763a:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800763c:	e0b4      	b.n	80077a8 <USBH_Process+0x3a8>
        phost->gState = HOST_CHECK_CLASS;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	220a      	movs	r2, #10
 8007642:	701a      	strb	r2, [r3, #0]
      break;
 8007644:	e0b0      	b.n	80077a8 <USBH_Process+0x3a8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800764c:	2b00      	cmp	r3, #0
 800764e:	f000 80ad 	beq.w	80077ac <USBH_Process+0x3ac>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	2200      	movs	r2, #0
 8007656:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800765a:	2300      	movs	r3, #0
 800765c:	73fb      	strb	r3, [r7, #15]
 800765e:	e016      	b.n	800768e <USBH_Process+0x28e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8007660:	7bfa      	ldrb	r2, [r7, #15]
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	32de      	adds	r2, #222	; 0xde
 8007666:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800766a:	791a      	ldrb	r2, [r3, #4]
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 8007672:	429a      	cmp	r2, r3
 8007674:	d108      	bne.n	8007688 <USBH_Process+0x288>
          {
            phost->pActiveClass = phost->pClass[idx];
 8007676:	7bfa      	ldrb	r2, [r7, #15]
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	32de      	adds	r2, #222	; 0xde
 800767c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 8007686:	e005      	b.n	8007694 <USBH_Process+0x294>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007688:	7bfb      	ldrb	r3, [r7, #15]
 800768a:	3301      	adds	r3, #1
 800768c:	73fb      	strb	r3, [r7, #15]
 800768e:	7bfb      	ldrb	r3, [r7, #15]
 8007690:	2b00      	cmp	r3, #0
 8007692:	d0e5      	beq.n	8007660 <USBH_Process+0x260>
          }
        }

        if (phost->pActiveClass != NULL)
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800769a:	2b00      	cmp	r3, #0
 800769c:	d016      	beq.n	80076cc <USBH_Process+0x2cc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80076a4:	689b      	ldr	r3, [r3, #8]
 80076a6:	6878      	ldr	r0, [r7, #4]
 80076a8:	4798      	blx	r3
 80076aa:	4603      	mov	r3, r0
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d109      	bne.n	80076c4 <USBH_Process+0x2c4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2206      	movs	r2, #6
 80076b4:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80076bc:	2103      	movs	r1, #3
 80076be:	6878      	ldr	r0, [r7, #4]
 80076c0:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80076c2:	e073      	b.n	80077ac <USBH_Process+0x3ac>
            phost->gState = HOST_ABORT_STATE;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	220d      	movs	r2, #13
 80076c8:	701a      	strb	r2, [r3, #0]
      break;
 80076ca:	e06f      	b.n	80077ac <USBH_Process+0x3ac>
          phost->gState = HOST_ABORT_STATE;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	220d      	movs	r2, #13
 80076d0:	701a      	strb	r2, [r3, #0]
      break;
 80076d2:	e06b      	b.n	80077ac <USBH_Process+0x3ac>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d017      	beq.n	800770e <USBH_Process+0x30e>
      {
        status = phost->pActiveClass->Requests(phost);
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80076e4:	691b      	ldr	r3, [r3, #16]
 80076e6:	6878      	ldr	r0, [r7, #4]
 80076e8:	4798      	blx	r3
 80076ea:	4603      	mov	r3, r0
 80076ec:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80076ee:	7bbb      	ldrb	r3, [r7, #14]
 80076f0:	b2db      	uxtb	r3, r3
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d103      	bne.n	80076fe <USBH_Process+0x2fe>
        {
          phost->gState = HOST_CLASS;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	220b      	movs	r2, #11
 80076fa:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80076fc:	e058      	b.n	80077b0 <USBH_Process+0x3b0>
        else if (status == USBH_FAIL)
 80076fe:	7bbb      	ldrb	r3, [r7, #14]
 8007700:	b2db      	uxtb	r3, r3
 8007702:	2b02      	cmp	r3, #2
 8007704:	d154      	bne.n	80077b0 <USBH_Process+0x3b0>
          phost->gState = HOST_ABORT_STATE;
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	220d      	movs	r2, #13
 800770a:	701a      	strb	r2, [r3, #0]
      break;
 800770c:	e050      	b.n	80077b0 <USBH_Process+0x3b0>
        phost->gState = HOST_ABORT_STATE;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	220d      	movs	r2, #13
 8007712:	701a      	strb	r2, [r3, #0]
      break;
 8007714:	e04c      	b.n	80077b0 <USBH_Process+0x3b0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800771c:	2b00      	cmp	r3, #0
 800771e:	d049      	beq.n	80077b4 <USBH_Process+0x3b4>
      {
        phost->pActiveClass->BgndProcess(phost);
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007726:	695b      	ldr	r3, [r3, #20]
 8007728:	6878      	ldr	r0, [r7, #4]
 800772a:	4798      	blx	r3
      }
      break;
 800772c:	e042      	b.n	80077b4 <USBH_Process+0x3b4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	2200      	movs	r2, #0
 8007732:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 8007736:	6878      	ldr	r0, [r7, #4]
 8007738:	f7ff fd72 	bl	8007220 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007742:	2b00      	cmp	r3, #0
 8007744:	d009      	beq.n	800775a <USBH_Process+0x35a>
      {
        phost->pActiveClass->DeInit(phost);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800774c:	68db      	ldr	r3, [r3, #12]
 800774e:	6878      	ldr	r0, [r7, #4]
 8007750:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2200      	movs	r2, #0
 8007756:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007760:	2b00      	cmp	r3, #0
 8007762:	d005      	beq.n	8007770 <USBH_Process+0x370>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800776a:	2105      	movs	r1, #5
 800776c:	6878      	ldr	r0, [r7, #4]
 800776e:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 8007776:	b2db      	uxtb	r3, r3
 8007778:	2b01      	cmp	r3, #1
 800777a:	d107      	bne.n	800778c <USBH_Process+0x38c>
      {
        phost->device.is_ReEnumerated = 0U;
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	2200      	movs	r2, #0
 8007780:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 8007784:	6878      	ldr	r0, [r7, #4]
 8007786:	f7ff fe2b 	bl	80073e0 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800778a:	e014      	b.n	80077b6 <USBH_Process+0x3b6>
        USBH_LL_Start(phost);
 800778c:	6878      	ldr	r0, [r7, #4]
 800778e:	f001 f9b5 	bl	8008afc <USBH_LL_Start>
      break;
 8007792:	e010      	b.n	80077b6 <USBH_Process+0x3b6>

    case HOST_ABORT_STATE:
    default :
      break;
 8007794:	bf00      	nop
 8007796:	e00e      	b.n	80077b6 <USBH_Process+0x3b6>
      break;
 8007798:	bf00      	nop
 800779a:	e00c      	b.n	80077b6 <USBH_Process+0x3b6>
      break;
 800779c:	bf00      	nop
 800779e:	e00a      	b.n	80077b6 <USBH_Process+0x3b6>
    break;
 80077a0:	bf00      	nop
 80077a2:	e008      	b.n	80077b6 <USBH_Process+0x3b6>
      break;
 80077a4:	bf00      	nop
 80077a6:	e006      	b.n	80077b6 <USBH_Process+0x3b6>
      break;
 80077a8:	bf00      	nop
 80077aa:	e004      	b.n	80077b6 <USBH_Process+0x3b6>
      break;
 80077ac:	bf00      	nop
 80077ae:	e002      	b.n	80077b6 <USBH_Process+0x3b6>
      break;
 80077b0:	bf00      	nop
 80077b2:	e000      	b.n	80077b6 <USBH_Process+0x3b6>
      break;
 80077b4:	bf00      	nop
  }
  return USBH_OK;
 80077b6:	2300      	movs	r3, #0
}
 80077b8:	4618      	mov	r0, r3
 80077ba:	3710      	adds	r7, #16
 80077bc:	46bd      	mov	sp, r7
 80077be:	bd80      	pop	{r7, pc}

080077c0 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 80077c0:	b580      	push	{r7, lr}
 80077c2:	b088      	sub	sp, #32
 80077c4:	af04      	add	r7, sp, #16
 80077c6:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80077c8:	2301      	movs	r3, #1
 80077ca:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 80077cc:	2301      	movs	r3, #1
 80077ce:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	785b      	ldrb	r3, [r3, #1]
 80077d4:	2b07      	cmp	r3, #7
 80077d6:	f200 81c1 	bhi.w	8007b5c <USBH_HandleEnum+0x39c>
 80077da:	a201      	add	r2, pc, #4	; (adr r2, 80077e0 <USBH_HandleEnum+0x20>)
 80077dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077e0:	08007801 	.word	0x08007801
 80077e4:	080078bf 	.word	0x080078bf
 80077e8:	08007929 	.word	0x08007929
 80077ec:	080079b7 	.word	0x080079b7
 80077f0:	08007a21 	.word	0x08007a21
 80077f4:	08007a91 	.word	0x08007a91
 80077f8:	08007ad7 	.word	0x08007ad7
 80077fc:	08007b1d 	.word	0x08007b1d
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8007800:	2108      	movs	r1, #8
 8007802:	6878      	ldr	r0, [r7, #4]
 8007804:	f000 fa50 	bl	8007ca8 <USBH_Get_DevDesc>
 8007808:	4603      	mov	r3, r0
 800780a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800780c:	7bbb      	ldrb	r3, [r7, #14]
 800780e:	2b00      	cmp	r3, #0
 8007810:	d130      	bne.n	8007874 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2201      	movs	r2, #1
 8007820:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	7919      	ldrb	r1, [r3, #4]
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8007832:	687a      	ldr	r2, [r7, #4]
 8007834:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8007836:	b292      	uxth	r2, r2
 8007838:	9202      	str	r2, [sp, #8]
 800783a:	2200      	movs	r2, #0
 800783c:	9201      	str	r2, [sp, #4]
 800783e:	9300      	str	r3, [sp, #0]
 8007840:	4603      	mov	r3, r0
 8007842:	2280      	movs	r2, #128	; 0x80
 8007844:	6878      	ldr	r0, [r7, #4]
 8007846:	f000 ff77 	bl	8008738 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	7959      	ldrb	r1, [r3, #5]
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800785a:	687a      	ldr	r2, [r7, #4]
 800785c:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800785e:	b292      	uxth	r2, r2
 8007860:	9202      	str	r2, [sp, #8]
 8007862:	2200      	movs	r2, #0
 8007864:	9201      	str	r2, [sp, #4]
 8007866:	9300      	str	r3, [sp, #0]
 8007868:	4603      	mov	r3, r0
 800786a:	2200      	movs	r2, #0
 800786c:	6878      	ldr	r0, [r7, #4]
 800786e:	f000 ff63 	bl	8008738 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8007872:	e175      	b.n	8007b60 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007874:	7bbb      	ldrb	r3, [r7, #14]
 8007876:	2b03      	cmp	r3, #3
 8007878:	f040 8172 	bne.w	8007b60 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007882:	3301      	adds	r3, #1
 8007884:	b2da      	uxtb	r2, r3
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007892:	2b03      	cmp	r3, #3
 8007894:	d903      	bls.n	800789e <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	220d      	movs	r2, #13
 800789a:	701a      	strb	r2, [r3, #0]
      break;
 800789c:	e160      	b.n	8007b60 <USBH_HandleEnum+0x3a0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	795b      	ldrb	r3, [r3, #5]
 80078a2:	4619      	mov	r1, r3
 80078a4:	6878      	ldr	r0, [r7, #4]
 80078a6:	f000 ff97 	bl	80087d8 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	791b      	ldrb	r3, [r3, #4]
 80078ae:	4619      	mov	r1, r3
 80078b0:	6878      	ldr	r0, [r7, #4]
 80078b2:	f000 ff91 	bl	80087d8 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	2200      	movs	r2, #0
 80078ba:	701a      	strb	r2, [r3, #0]
      break;
 80078bc:	e150      	b.n	8007b60 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 80078be:	2112      	movs	r1, #18
 80078c0:	6878      	ldr	r0, [r7, #4]
 80078c2:	f000 f9f1 	bl	8007ca8 <USBH_Get_DevDesc>
 80078c6:	4603      	mov	r3, r0
 80078c8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80078ca:	7bbb      	ldrb	r3, [r7, #14]
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d103      	bne.n	80078d8 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	2202      	movs	r2, #2
 80078d4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80078d6:	e145      	b.n	8007b64 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80078d8:	7bbb      	ldrb	r3, [r7, #14]
 80078da:	2b03      	cmp	r3, #3
 80078dc:	f040 8142 	bne.w	8007b64 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80078e6:	3301      	adds	r3, #1
 80078e8:	b2da      	uxtb	r2, r3
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80078f6:	2b03      	cmp	r3, #3
 80078f8:	d903      	bls.n	8007902 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	220d      	movs	r2, #13
 80078fe:	701a      	strb	r2, [r3, #0]
      break;
 8007900:	e130      	b.n	8007b64 <USBH_HandleEnum+0x3a4>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	795b      	ldrb	r3, [r3, #5]
 8007906:	4619      	mov	r1, r3
 8007908:	6878      	ldr	r0, [r7, #4]
 800790a:	f000 ff65 	bl	80087d8 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	791b      	ldrb	r3, [r3, #4]
 8007912:	4619      	mov	r1, r3
 8007914:	6878      	ldr	r0, [r7, #4]
 8007916:	f000 ff5f 	bl	80087d8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	2200      	movs	r2, #0
 800791e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	2200      	movs	r2, #0
 8007924:	701a      	strb	r2, [r3, #0]
      break;
 8007926:	e11d      	b.n	8007b64 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8007928:	2101      	movs	r1, #1
 800792a:	6878      	ldr	r0, [r7, #4]
 800792c:	f000 fa68 	bl	8007e00 <USBH_SetAddress>
 8007930:	4603      	mov	r3, r0
 8007932:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007934:	7bbb      	ldrb	r3, [r7, #14]
 8007936:	2b00      	cmp	r3, #0
 8007938:	d132      	bne.n	80079a0 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 800793a:	2002      	movs	r0, #2
 800793c:	f001 fa42 	bl	8008dc4 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	2201      	movs	r2, #1
 8007944:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2203      	movs	r2, #3
 800794c:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	7919      	ldrb	r1, [r3, #4]
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800795e:	687a      	ldr	r2, [r7, #4]
 8007960:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8007962:	b292      	uxth	r2, r2
 8007964:	9202      	str	r2, [sp, #8]
 8007966:	2200      	movs	r2, #0
 8007968:	9201      	str	r2, [sp, #4]
 800796a:	9300      	str	r3, [sp, #0]
 800796c:	4603      	mov	r3, r0
 800796e:	2280      	movs	r2, #128	; 0x80
 8007970:	6878      	ldr	r0, [r7, #4]
 8007972:	f000 fee1 	bl	8008738 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	7959      	ldrb	r1, [r3, #5]
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8007986:	687a      	ldr	r2, [r7, #4]
 8007988:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800798a:	b292      	uxth	r2, r2
 800798c:	9202      	str	r2, [sp, #8]
 800798e:	2200      	movs	r2, #0
 8007990:	9201      	str	r2, [sp, #4]
 8007992:	9300      	str	r3, [sp, #0]
 8007994:	4603      	mov	r3, r0
 8007996:	2200      	movs	r2, #0
 8007998:	6878      	ldr	r0, [r7, #4]
 800799a:	f000 fecd 	bl	8008738 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800799e:	e0e3      	b.n	8007b68 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80079a0:	7bbb      	ldrb	r3, [r7, #14]
 80079a2:	2b03      	cmp	r3, #3
 80079a4:	f040 80e0 	bne.w	8007b68 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	220d      	movs	r2, #13
 80079ac:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	2200      	movs	r2, #0
 80079b2:	705a      	strb	r2, [r3, #1]
      break;
 80079b4:	e0d8      	b.n	8007b68 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 80079b6:	2109      	movs	r1, #9
 80079b8:	6878      	ldr	r0, [r7, #4]
 80079ba:	f000 f99d 	bl	8007cf8 <USBH_Get_CfgDesc>
 80079be:	4603      	mov	r3, r0
 80079c0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80079c2:	7bbb      	ldrb	r3, [r7, #14]
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d103      	bne.n	80079d0 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	2204      	movs	r2, #4
 80079cc:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80079ce:	e0cd      	b.n	8007b6c <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80079d0:	7bbb      	ldrb	r3, [r7, #14]
 80079d2:	2b03      	cmp	r3, #3
 80079d4:	f040 80ca 	bne.w	8007b6c <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80079de:	3301      	adds	r3, #1
 80079e0:	b2da      	uxtb	r2, r3
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80079ee:	2b03      	cmp	r3, #3
 80079f0:	d903      	bls.n	80079fa <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	220d      	movs	r2, #13
 80079f6:	701a      	strb	r2, [r3, #0]
      break;
 80079f8:	e0b8      	b.n	8007b6c <USBH_HandleEnum+0x3ac>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	795b      	ldrb	r3, [r3, #5]
 80079fe:	4619      	mov	r1, r3
 8007a00:	6878      	ldr	r0, [r7, #4]
 8007a02:	f000 fee9 	bl	80087d8 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	791b      	ldrb	r3, [r3, #4]
 8007a0a:	4619      	mov	r1, r3
 8007a0c:	6878      	ldr	r0, [r7, #4]
 8007a0e:	f000 fee3 	bl	80087d8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	2200      	movs	r2, #0
 8007a16:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	701a      	strb	r2, [r3, #0]
      break;
 8007a1e:	e0a5      	b.n	8007b6c <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 8007a26:	4619      	mov	r1, r3
 8007a28:	6878      	ldr	r0, [r7, #4]
 8007a2a:	f000 f965 	bl	8007cf8 <USBH_Get_CfgDesc>
 8007a2e:	4603      	mov	r3, r0
 8007a30:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007a32:	7bbb      	ldrb	r3, [r7, #14]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d103      	bne.n	8007a40 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	2205      	movs	r2, #5
 8007a3c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8007a3e:	e097      	b.n	8007b70 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007a40:	7bbb      	ldrb	r3, [r7, #14]
 8007a42:	2b03      	cmp	r3, #3
 8007a44:	f040 8094 	bne.w	8007b70 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007a4e:	3301      	adds	r3, #1
 8007a50:	b2da      	uxtb	r2, r3
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007a5e:	2b03      	cmp	r3, #3
 8007a60:	d903      	bls.n	8007a6a <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	220d      	movs	r2, #13
 8007a66:	701a      	strb	r2, [r3, #0]
      break;
 8007a68:	e082      	b.n	8007b70 <USBH_HandleEnum+0x3b0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	795b      	ldrb	r3, [r3, #5]
 8007a6e:	4619      	mov	r1, r3
 8007a70:	6878      	ldr	r0, [r7, #4]
 8007a72:	f000 feb1 	bl	80087d8 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	791b      	ldrb	r3, [r3, #4]
 8007a7a:	4619      	mov	r1, r3
 8007a7c:	6878      	ldr	r0, [r7, #4]
 8007a7e:	f000 feab 	bl	80087d8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	2200      	movs	r2, #0
 8007a86:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	701a      	strb	r2, [r3, #0]
      break;
 8007a8e:	e06f      	b.n	8007b70 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d019      	beq.n	8007ace <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8007aa6:	23ff      	movs	r3, #255	; 0xff
 8007aa8:	6878      	ldr	r0, [r7, #4]
 8007aaa:	f000 f949 	bl	8007d40 <USBH_Get_StringDesc>
 8007aae:	4603      	mov	r3, r0
 8007ab0:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007ab2:	7bbb      	ldrb	r3, [r7, #14]
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d103      	bne.n	8007ac0 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	2206      	movs	r2, #6
 8007abc:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8007abe:	e059      	b.n	8007b74 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007ac0:	7bbb      	ldrb	r3, [r7, #14]
 8007ac2:	2b03      	cmp	r3, #3
 8007ac4:	d156      	bne.n	8007b74 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	2206      	movs	r2, #6
 8007aca:	705a      	strb	r2, [r3, #1]
      break;
 8007acc:	e052      	b.n	8007b74 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	2206      	movs	r2, #6
 8007ad2:	705a      	strb	r2, [r3, #1]
      break;
 8007ad4:	e04e      	b.n	8007b74 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d019      	beq.n	8007b14 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8007aec:	23ff      	movs	r3, #255	; 0xff
 8007aee:	6878      	ldr	r0, [r7, #4]
 8007af0:	f000 f926 	bl	8007d40 <USBH_Get_StringDesc>
 8007af4:	4603      	mov	r3, r0
 8007af6:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007af8:	7bbb      	ldrb	r3, [r7, #14]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d103      	bne.n	8007b06 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	2207      	movs	r2, #7
 8007b02:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8007b04:	e038      	b.n	8007b78 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007b06:	7bbb      	ldrb	r3, [r7, #14]
 8007b08:	2b03      	cmp	r3, #3
 8007b0a:	d135      	bne.n	8007b78 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2207      	movs	r2, #7
 8007b10:	705a      	strb	r2, [r3, #1]
      break;
 8007b12:	e031      	b.n	8007b78 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2207      	movs	r2, #7
 8007b18:	705a      	strb	r2, [r3, #1]
      break;
 8007b1a:	e02d      	b.n	8007b78 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d017      	beq.n	8007b56 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8007b32:	23ff      	movs	r3, #255	; 0xff
 8007b34:	6878      	ldr	r0, [r7, #4]
 8007b36:	f000 f903 	bl	8007d40 <USBH_Get_StringDesc>
 8007b3a:	4603      	mov	r3, r0
 8007b3c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007b3e:	7bbb      	ldrb	r3, [r7, #14]
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d102      	bne.n	8007b4a <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8007b44:	2300      	movs	r3, #0
 8007b46:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8007b48:	e018      	b.n	8007b7c <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007b4a:	7bbb      	ldrb	r3, [r7, #14]
 8007b4c:	2b03      	cmp	r3, #3
 8007b4e:	d115      	bne.n	8007b7c <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 8007b50:	2300      	movs	r3, #0
 8007b52:	73fb      	strb	r3, [r7, #15]
      break;
 8007b54:	e012      	b.n	8007b7c <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 8007b56:	2300      	movs	r3, #0
 8007b58:	73fb      	strb	r3, [r7, #15]
      break;
 8007b5a:	e00f      	b.n	8007b7c <USBH_HandleEnum+0x3bc>

    default:
      break;
 8007b5c:	bf00      	nop
 8007b5e:	e00e      	b.n	8007b7e <USBH_HandleEnum+0x3be>
      break;
 8007b60:	bf00      	nop
 8007b62:	e00c      	b.n	8007b7e <USBH_HandleEnum+0x3be>
      break;
 8007b64:	bf00      	nop
 8007b66:	e00a      	b.n	8007b7e <USBH_HandleEnum+0x3be>
      break;
 8007b68:	bf00      	nop
 8007b6a:	e008      	b.n	8007b7e <USBH_HandleEnum+0x3be>
      break;
 8007b6c:	bf00      	nop
 8007b6e:	e006      	b.n	8007b7e <USBH_HandleEnum+0x3be>
      break;
 8007b70:	bf00      	nop
 8007b72:	e004      	b.n	8007b7e <USBH_HandleEnum+0x3be>
      break;
 8007b74:	bf00      	nop
 8007b76:	e002      	b.n	8007b7e <USBH_HandleEnum+0x3be>
      break;
 8007b78:	bf00      	nop
 8007b7a:	e000      	b.n	8007b7e <USBH_HandleEnum+0x3be>
      break;
 8007b7c:	bf00      	nop
  }
  return Status;
 8007b7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b80:	4618      	mov	r0, r3
 8007b82:	3710      	adds	r7, #16
 8007b84:	46bd      	mov	sp, r7
 8007b86:	bd80      	pop	{r7, pc}

08007b88 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8007b88:	b480      	push	{r7}
 8007b8a:	b083      	sub	sp, #12
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	6078      	str	r0, [r7, #4]
 8007b90:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	683a      	ldr	r2, [r7, #0]
 8007b96:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 8007b9a:	bf00      	nop
 8007b9c:	370c      	adds	r7, #12
 8007b9e:	46bd      	mov	sp, r7
 8007ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba4:	4770      	bx	lr

08007ba6 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8007ba6:	b580      	push	{r7, lr}
 8007ba8:	b082      	sub	sp, #8
 8007baa:	af00      	add	r7, sp, #0
 8007bac:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007bb4:	1c5a      	adds	r2, r3, #1
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8007bbc:	6878      	ldr	r0, [r7, #4]
 8007bbe:	f000 f804 	bl	8007bca <USBH_HandleSof>
}
 8007bc2:	bf00      	nop
 8007bc4:	3708      	adds	r7, #8
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	bd80      	pop	{r7, pc}

08007bca <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8007bca:	b580      	push	{r7, lr}
 8007bcc:	b082      	sub	sp, #8
 8007bce:	af00      	add	r7, sp, #0
 8007bd0:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	781b      	ldrb	r3, [r3, #0]
 8007bd6:	b2db      	uxtb	r3, r3
 8007bd8:	2b0b      	cmp	r3, #11
 8007bda:	d10a      	bne.n	8007bf2 <USBH_HandleSof+0x28>
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d005      	beq.n	8007bf2 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007bec:	699b      	ldr	r3, [r3, #24]
 8007bee:	6878      	ldr	r0, [r7, #4]
 8007bf0:	4798      	blx	r3
  }
}
 8007bf2:	bf00      	nop
 8007bf4:	3708      	adds	r7, #8
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	bd80      	pop	{r7, pc}

08007bfa <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8007bfa:	b480      	push	{r7}
 8007bfc:	b083      	sub	sp, #12
 8007bfe:	af00      	add	r7, sp, #0
 8007c00:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	2201      	movs	r2, #1
 8007c06:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 8007c0a:	bf00      	nop
}
 8007c0c:	370c      	adds	r7, #12
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c14:	4770      	bx	lr

08007c16 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8007c16:	b480      	push	{r7}
 8007c18:	b083      	sub	sp, #12
 8007c1a:	af00      	add	r7, sp, #0
 8007c1c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	2200      	movs	r2, #0
 8007c22:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 8007c26:	bf00      	nop
}
 8007c28:	370c      	adds	r7, #12
 8007c2a:	46bd      	mov	sp, r7
 8007c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c30:	4770      	bx	lr

08007c32 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8007c32:	b480      	push	{r7}
 8007c34:	b083      	sub	sp, #12
 8007c36:	af00      	add	r7, sp, #0
 8007c38:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	2201      	movs	r2, #1
 8007c3e:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	2200      	movs	r2, #0
 8007c46:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	2200      	movs	r2, #0
 8007c4e:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8007c52:	2300      	movs	r3, #0
}
 8007c54:	4618      	mov	r0, r3
 8007c56:	370c      	adds	r7, #12
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5e:	4770      	bx	lr

08007c60 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8007c60:	b580      	push	{r7, lr}
 8007c62:	b082      	sub	sp, #8
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2201      	movs	r2, #1
 8007c6c:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2200      	movs	r2, #0
 8007c74:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2200      	movs	r2, #0
 8007c7c:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 8007c80:	6878      	ldr	r0, [r7, #4]
 8007c82:	f000 ff56 	bl	8008b32 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	791b      	ldrb	r3, [r3, #4]
 8007c8a:	4619      	mov	r1, r3
 8007c8c:	6878      	ldr	r0, [r7, #4]
 8007c8e:	f000 fda3 	bl	80087d8 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	795b      	ldrb	r3, [r3, #5]
 8007c96:	4619      	mov	r1, r3
 8007c98:	6878      	ldr	r0, [r7, #4]
 8007c9a:	f000 fd9d 	bl	80087d8 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8007c9e:	2300      	movs	r3, #0
}
 8007ca0:	4618      	mov	r0, r3
 8007ca2:	3708      	adds	r7, #8
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	bd80      	pop	{r7, pc}

08007ca8 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b086      	sub	sp, #24
 8007cac:	af02      	add	r7, sp, #8
 8007cae:	6078      	str	r0, [r7, #4]
 8007cb0:	460b      	mov	r3, r1
 8007cb2:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8007cba:	78fb      	ldrb	r3, [r7, #3]
 8007cbc:	b29b      	uxth	r3, r3
 8007cbe:	9300      	str	r3, [sp, #0]
 8007cc0:	4613      	mov	r3, r2
 8007cc2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007cc6:	2100      	movs	r1, #0
 8007cc8:	6878      	ldr	r0, [r7, #4]
 8007cca:	f000 f864 	bl	8007d96 <USBH_GetDescriptor>
 8007cce:	4603      	mov	r3, r0
 8007cd0:	73fb      	strb	r3, [r7, #15]
 8007cd2:	7bfb      	ldrb	r3, [r7, #15]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d10a      	bne.n	8007cee <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	f203 3026 	addw	r0, r3, #806	; 0x326
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8007ce4:	78fa      	ldrb	r2, [r7, #3]
 8007ce6:	b292      	uxth	r2, r2
 8007ce8:	4619      	mov	r1, r3
 8007cea:	f000 f918 	bl	8007f1e <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 8007cee:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cf0:	4618      	mov	r0, r3
 8007cf2:	3710      	adds	r7, #16
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	bd80      	pop	{r7, pc}

08007cf8 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 8007cf8:	b580      	push	{r7, lr}
 8007cfa:	b086      	sub	sp, #24
 8007cfc:	af02      	add	r7, sp, #8
 8007cfe:	6078      	str	r0, [r7, #4]
 8007d00:	460b      	mov	r3, r1
 8007d02:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	331c      	adds	r3, #28
 8007d08:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8007d0a:	887b      	ldrh	r3, [r7, #2]
 8007d0c:	9300      	str	r3, [sp, #0]
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007d14:	2100      	movs	r1, #0
 8007d16:	6878      	ldr	r0, [r7, #4]
 8007d18:	f000 f83d 	bl	8007d96 <USBH_GetDescriptor>
 8007d1c:	4603      	mov	r3, r0
 8007d1e:	72fb      	strb	r3, [r7, #11]
 8007d20:	7afb      	ldrb	r3, [r7, #11]
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d107      	bne.n	8007d36 <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8007d2c:	887a      	ldrh	r2, [r7, #2]
 8007d2e:	68f9      	ldr	r1, [r7, #12]
 8007d30:	4618      	mov	r0, r3
 8007d32:	f000 f964 	bl	8007ffe <USBH_ParseCfgDesc>
  }

  return status;
 8007d36:	7afb      	ldrb	r3, [r7, #11]
}
 8007d38:	4618      	mov	r0, r3
 8007d3a:	3710      	adds	r7, #16
 8007d3c:	46bd      	mov	sp, r7
 8007d3e:	bd80      	pop	{r7, pc}

08007d40 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b088      	sub	sp, #32
 8007d44:	af02      	add	r7, sp, #8
 8007d46:	60f8      	str	r0, [r7, #12]
 8007d48:	607a      	str	r2, [r7, #4]
 8007d4a:	461a      	mov	r2, r3
 8007d4c:	460b      	mov	r3, r1
 8007d4e:	72fb      	strb	r3, [r7, #11]
 8007d50:	4613      	mov	r3, r2
 8007d52:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 8007d54:	7afb      	ldrb	r3, [r7, #11]
 8007d56:	b29b      	uxth	r3, r3
 8007d58:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8007d5c:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8007d64:	893b      	ldrh	r3, [r7, #8]
 8007d66:	9300      	str	r3, [sp, #0]
 8007d68:	460b      	mov	r3, r1
 8007d6a:	2100      	movs	r1, #0
 8007d6c:	68f8      	ldr	r0, [r7, #12]
 8007d6e:	f000 f812 	bl	8007d96 <USBH_GetDescriptor>
 8007d72:	4603      	mov	r3, r0
 8007d74:	75fb      	strb	r3, [r7, #23]
 8007d76:	7dfb      	ldrb	r3, [r7, #23]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d107      	bne.n	8007d8c <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8007d82:	893a      	ldrh	r2, [r7, #8]
 8007d84:	6879      	ldr	r1, [r7, #4]
 8007d86:	4618      	mov	r0, r3
 8007d88:	f000 fa37 	bl	80081fa <USBH_ParseStringDesc>
  }

  return status;
 8007d8c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d8e:	4618      	mov	r0, r3
 8007d90:	3718      	adds	r7, #24
 8007d92:	46bd      	mov	sp, r7
 8007d94:	bd80      	pop	{r7, pc}

08007d96 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 8007d96:	b580      	push	{r7, lr}
 8007d98:	b084      	sub	sp, #16
 8007d9a:	af00      	add	r7, sp, #0
 8007d9c:	60f8      	str	r0, [r7, #12]
 8007d9e:	607b      	str	r3, [r7, #4]
 8007da0:	460b      	mov	r3, r1
 8007da2:	72fb      	strb	r3, [r7, #11]
 8007da4:	4613      	mov	r3, r2
 8007da6:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	789b      	ldrb	r3, [r3, #2]
 8007dac:	2b01      	cmp	r3, #1
 8007dae:	d11c      	bne.n	8007dea <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8007db0:	7afb      	ldrb	r3, [r7, #11]
 8007db2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007db6:	b2da      	uxtb	r2, r3
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	2206      	movs	r2, #6
 8007dc0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	893a      	ldrh	r2, [r7, #8]
 8007dc6:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8007dc8:	893b      	ldrh	r3, [r7, #8]
 8007dca:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8007dce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007dd2:	d104      	bne.n	8007dde <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	f240 4209 	movw	r2, #1033	; 0x409
 8007dda:	829a      	strh	r2, [r3, #20]
 8007ddc:	e002      	b.n	8007de4 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	2200      	movs	r2, #0
 8007de2:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	8b3a      	ldrh	r2, [r7, #24]
 8007de8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8007dea:	8b3b      	ldrh	r3, [r7, #24]
 8007dec:	461a      	mov	r2, r3
 8007dee:	6879      	ldr	r1, [r7, #4]
 8007df0:	68f8      	ldr	r0, [r7, #12]
 8007df2:	f000 fa50 	bl	8008296 <USBH_CtlReq>
 8007df6:	4603      	mov	r3, r0
}
 8007df8:	4618      	mov	r0, r3
 8007dfa:	3710      	adds	r7, #16
 8007dfc:	46bd      	mov	sp, r7
 8007dfe:	bd80      	pop	{r7, pc}

08007e00 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8007e00:	b580      	push	{r7, lr}
 8007e02:	b082      	sub	sp, #8
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	6078      	str	r0, [r7, #4]
 8007e08:	460b      	mov	r3, r1
 8007e0a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	789b      	ldrb	r3, [r3, #2]
 8007e10:	2b01      	cmp	r3, #1
 8007e12:	d10f      	bne.n	8007e34 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	2200      	movs	r2, #0
 8007e18:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	2205      	movs	r2, #5
 8007e1e:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8007e20:	78fb      	ldrb	r3, [r7, #3]
 8007e22:	b29a      	uxth	r2, r3
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	2200      	movs	r2, #0
 8007e2c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	2200      	movs	r2, #0
 8007e32:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8007e34:	2200      	movs	r2, #0
 8007e36:	2100      	movs	r1, #0
 8007e38:	6878      	ldr	r0, [r7, #4]
 8007e3a:	f000 fa2c 	bl	8008296 <USBH_CtlReq>
 8007e3e:	4603      	mov	r3, r0
}
 8007e40:	4618      	mov	r0, r3
 8007e42:	3708      	adds	r7, #8
 8007e44:	46bd      	mov	sp, r7
 8007e46:	bd80      	pop	{r7, pc}

08007e48 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	b082      	sub	sp, #8
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
 8007e50:	460b      	mov	r3, r1
 8007e52:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	789b      	ldrb	r3, [r3, #2]
 8007e58:	2b01      	cmp	r3, #1
 8007e5a:	d10e      	bne.n	8007e7a <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	2200      	movs	r2, #0
 8007e60:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	2209      	movs	r2, #9
 8007e66:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	887a      	ldrh	r2, [r7, #2]
 8007e6c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	2200      	movs	r2, #0
 8007e72:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2200      	movs	r2, #0
 8007e78:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	2100      	movs	r1, #0
 8007e7e:	6878      	ldr	r0, [r7, #4]
 8007e80:	f000 fa09 	bl	8008296 <USBH_CtlReq>
 8007e84:	4603      	mov	r3, r0
}
 8007e86:	4618      	mov	r0, r3
 8007e88:	3708      	adds	r7, #8
 8007e8a:	46bd      	mov	sp, r7
 8007e8c:	bd80      	pop	{r7, pc}

08007e8e <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8007e8e:	b580      	push	{r7, lr}
 8007e90:	b082      	sub	sp, #8
 8007e92:	af00      	add	r7, sp, #0
 8007e94:	6078      	str	r0, [r7, #4]
 8007e96:	460b      	mov	r3, r1
 8007e98:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	789b      	ldrb	r3, [r3, #2]
 8007e9e:	2b01      	cmp	r3, #1
 8007ea0:	d10f      	bne.n	8007ec2 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2203      	movs	r2, #3
 8007eac:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8007eae:	78fb      	ldrb	r3, [r7, #3]
 8007eb0:	b29a      	uxth	r2, r3
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	2200      	movs	r2, #0
 8007eba:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	2100      	movs	r1, #0
 8007ec6:	6878      	ldr	r0, [r7, #4]
 8007ec8:	f000 f9e5 	bl	8008296 <USBH_CtlReq>
 8007ecc:	4603      	mov	r3, r0
}
 8007ece:	4618      	mov	r0, r3
 8007ed0:	3708      	adds	r7, #8
 8007ed2:	46bd      	mov	sp, r7
 8007ed4:	bd80      	pop	{r7, pc}

08007ed6 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8007ed6:	b580      	push	{r7, lr}
 8007ed8:	b082      	sub	sp, #8
 8007eda:	af00      	add	r7, sp, #0
 8007edc:	6078      	str	r0, [r7, #4]
 8007ede:	460b      	mov	r3, r1
 8007ee0:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	789b      	ldrb	r3, [r3, #2]
 8007ee6:	2b01      	cmp	r3, #1
 8007ee8:	d10f      	bne.n	8007f0a <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	2202      	movs	r2, #2
 8007eee:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2201      	movs	r2, #1
 8007ef4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	2200      	movs	r2, #0
 8007efa:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8007efc:	78fb      	ldrb	r3, [r7, #3]
 8007efe:	b29a      	uxth	r2, r3
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	2200      	movs	r2, #0
 8007f08:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 8007f0a:	2200      	movs	r2, #0
 8007f0c:	2100      	movs	r1, #0
 8007f0e:	6878      	ldr	r0, [r7, #4]
 8007f10:	f000 f9c1 	bl	8008296 <USBH_CtlReq>
 8007f14:	4603      	mov	r3, r0
}
 8007f16:	4618      	mov	r0, r3
 8007f18:	3708      	adds	r7, #8
 8007f1a:	46bd      	mov	sp, r7
 8007f1c:	bd80      	pop	{r7, pc}

08007f1e <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 8007f1e:	b480      	push	{r7}
 8007f20:	b085      	sub	sp, #20
 8007f22:	af00      	add	r7, sp, #0
 8007f24:	60f8      	str	r0, [r7, #12]
 8007f26:	60b9      	str	r1, [r7, #8]
 8007f28:	4613      	mov	r3, r2
 8007f2a:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 8007f2c:	68bb      	ldr	r3, [r7, #8]
 8007f2e:	781a      	ldrb	r2, [r3, #0]
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 8007f34:	68bb      	ldr	r3, [r7, #8]
 8007f36:	785a      	ldrb	r2, [r3, #1]
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 8007f3c:	68bb      	ldr	r3, [r7, #8]
 8007f3e:	3302      	adds	r3, #2
 8007f40:	781b      	ldrb	r3, [r3, #0]
 8007f42:	b29a      	uxth	r2, r3
 8007f44:	68bb      	ldr	r3, [r7, #8]
 8007f46:	3303      	adds	r3, #3
 8007f48:	781b      	ldrb	r3, [r3, #0]
 8007f4a:	b29b      	uxth	r3, r3
 8007f4c:	021b      	lsls	r3, r3, #8
 8007f4e:	b29b      	uxth	r3, r3
 8007f50:	4313      	orrs	r3, r2
 8007f52:	b29a      	uxth	r2, r3
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 8007f58:	68bb      	ldr	r3, [r7, #8]
 8007f5a:	791a      	ldrb	r2, [r3, #4]
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 8007f60:	68bb      	ldr	r3, [r7, #8]
 8007f62:	795a      	ldrb	r2, [r3, #5]
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 8007f68:	68bb      	ldr	r3, [r7, #8]
 8007f6a:	799a      	ldrb	r2, [r3, #6]
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 8007f70:	68bb      	ldr	r3, [r7, #8]
 8007f72:	79da      	ldrb	r2, [r3, #7]
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 8007f78:	88fb      	ldrh	r3, [r7, #6]
 8007f7a:	2b08      	cmp	r3, #8
 8007f7c:	d939      	bls.n	8007ff2 <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 8007f7e:	68bb      	ldr	r3, [r7, #8]
 8007f80:	3308      	adds	r3, #8
 8007f82:	781b      	ldrb	r3, [r3, #0]
 8007f84:	b29a      	uxth	r2, r3
 8007f86:	68bb      	ldr	r3, [r7, #8]
 8007f88:	3309      	adds	r3, #9
 8007f8a:	781b      	ldrb	r3, [r3, #0]
 8007f8c:	b29b      	uxth	r3, r3
 8007f8e:	021b      	lsls	r3, r3, #8
 8007f90:	b29b      	uxth	r3, r3
 8007f92:	4313      	orrs	r3, r2
 8007f94:	b29a      	uxth	r2, r3
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 8007f9a:	68bb      	ldr	r3, [r7, #8]
 8007f9c:	330a      	adds	r3, #10
 8007f9e:	781b      	ldrb	r3, [r3, #0]
 8007fa0:	b29a      	uxth	r2, r3
 8007fa2:	68bb      	ldr	r3, [r7, #8]
 8007fa4:	330b      	adds	r3, #11
 8007fa6:	781b      	ldrb	r3, [r3, #0]
 8007fa8:	b29b      	uxth	r3, r3
 8007faa:	021b      	lsls	r3, r3, #8
 8007fac:	b29b      	uxth	r3, r3
 8007fae:	4313      	orrs	r3, r2
 8007fb0:	b29a      	uxth	r2, r3
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 8007fb6:	68bb      	ldr	r3, [r7, #8]
 8007fb8:	330c      	adds	r3, #12
 8007fba:	781b      	ldrb	r3, [r3, #0]
 8007fbc:	b29a      	uxth	r2, r3
 8007fbe:	68bb      	ldr	r3, [r7, #8]
 8007fc0:	330d      	adds	r3, #13
 8007fc2:	781b      	ldrb	r3, [r3, #0]
 8007fc4:	b29b      	uxth	r3, r3
 8007fc6:	021b      	lsls	r3, r3, #8
 8007fc8:	b29b      	uxth	r3, r3
 8007fca:	4313      	orrs	r3, r2
 8007fcc:	b29a      	uxth	r2, r3
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 8007fd2:	68bb      	ldr	r3, [r7, #8]
 8007fd4:	7b9a      	ldrb	r2, [r3, #14]
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 8007fda:	68bb      	ldr	r3, [r7, #8]
 8007fdc:	7bda      	ldrb	r2, [r3, #15]
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 8007fe2:	68bb      	ldr	r3, [r7, #8]
 8007fe4:	7c1a      	ldrb	r2, [r3, #16]
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 8007fea:	68bb      	ldr	r3, [r7, #8]
 8007fec:	7c5a      	ldrb	r2, [r3, #17]
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	745a      	strb	r2, [r3, #17]
  }
}
 8007ff2:	bf00      	nop
 8007ff4:	3714      	adds	r7, #20
 8007ff6:	46bd      	mov	sp, r7
 8007ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffc:	4770      	bx	lr

08007ffe <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 8007ffe:	b580      	push	{r7, lr}
 8008000:	b08a      	sub	sp, #40	; 0x28
 8008002:	af00      	add	r7, sp, #0
 8008004:	60f8      	str	r0, [r7, #12]
 8008006:	60b9      	str	r1, [r7, #8]
 8008008:	4613      	mov	r3, r2
 800800a:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800800c:	68bb      	ldr	r3, [r7, #8]
 800800e:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8008010:	2300      	movs	r3, #0
 8008012:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 8008016:	2300      	movs	r3, #0
 8008018:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800801c:	68bb      	ldr	r3, [r7, #8]
 800801e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 8008020:	68bb      	ldr	r3, [r7, #8]
 8008022:	781a      	ldrb	r2, [r3, #0]
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	785a      	ldrb	r2, [r3, #1]
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 8008030:	68bb      	ldr	r3, [r7, #8]
 8008032:	3302      	adds	r3, #2
 8008034:	781b      	ldrb	r3, [r3, #0]
 8008036:	b29a      	uxth	r2, r3
 8008038:	68bb      	ldr	r3, [r7, #8]
 800803a:	3303      	adds	r3, #3
 800803c:	781b      	ldrb	r3, [r3, #0]
 800803e:	b29b      	uxth	r3, r3
 8008040:	021b      	lsls	r3, r3, #8
 8008042:	b29b      	uxth	r3, r3
 8008044:	4313      	orrs	r3, r2
 8008046:	b29a      	uxth	r2, r3
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800804c:	68bb      	ldr	r3, [r7, #8]
 800804e:	791a      	ldrb	r2, [r3, #4]
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 8008054:	68bb      	ldr	r3, [r7, #8]
 8008056:	795a      	ldrb	r2, [r3, #5]
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800805c:	68bb      	ldr	r3, [r7, #8]
 800805e:	799a      	ldrb	r2, [r3, #6]
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 8008064:	68bb      	ldr	r3, [r7, #8]
 8008066:	79da      	ldrb	r2, [r3, #7]
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800806c:	68bb      	ldr	r3, [r7, #8]
 800806e:	7a1a      	ldrb	r2, [r3, #8]
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8008074:	88fb      	ldrh	r3, [r7, #6]
 8008076:	2b09      	cmp	r3, #9
 8008078:	d95f      	bls.n	800813a <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 800807a:	2309      	movs	r3, #9
 800807c:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 800807e:	2300      	movs	r3, #0
 8008080:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8008082:	e051      	b.n	8008128 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8008084:	f107 0316 	add.w	r3, r7, #22
 8008088:	4619      	mov	r1, r3
 800808a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800808c:	f000 f8e8 	bl	8008260 <USBH_GetNextDesc>
 8008090:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 8008092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008094:	785b      	ldrb	r3, [r3, #1]
 8008096:	2b04      	cmp	r3, #4
 8008098:	d146      	bne.n	8008128 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 800809a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800809e:	221a      	movs	r2, #26
 80080a0:	fb02 f303 	mul.w	r3, r2, r3
 80080a4:	3308      	adds	r3, #8
 80080a6:	68fa      	ldr	r2, [r7, #12]
 80080a8:	4413      	add	r3, r2
 80080aa:	3302      	adds	r3, #2
 80080ac:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 80080ae:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80080b0:	69f8      	ldr	r0, [r7, #28]
 80080b2:	f000 f846 	bl	8008142 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 80080b6:	2300      	movs	r3, #0
 80080b8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 80080bc:	2300      	movs	r3, #0
 80080be:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80080c0:	e022      	b.n	8008108 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80080c2:	f107 0316 	add.w	r3, r7, #22
 80080c6:	4619      	mov	r1, r3
 80080c8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80080ca:	f000 f8c9 	bl	8008260 <USBH_GetNextDesc>
 80080ce:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 80080d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080d2:	785b      	ldrb	r3, [r3, #1]
 80080d4:	2b05      	cmp	r3, #5
 80080d6:	d117      	bne.n	8008108 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 80080d8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80080dc:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80080e0:	3201      	adds	r2, #1
 80080e2:	00d2      	lsls	r2, r2, #3
 80080e4:	211a      	movs	r1, #26
 80080e6:	fb01 f303 	mul.w	r3, r1, r3
 80080ea:	4413      	add	r3, r2
 80080ec:	3308      	adds	r3, #8
 80080ee:	68fa      	ldr	r2, [r7, #12]
 80080f0:	4413      	add	r3, r2
 80080f2:	3304      	adds	r3, #4
 80080f4:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 80080f6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80080f8:	69b8      	ldr	r0, [r7, #24]
 80080fa:	f000 f851 	bl	80081a0 <USBH_ParseEPDesc>
            ep_ix++;
 80080fe:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8008102:	3301      	adds	r3, #1
 8008104:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8008108:	69fb      	ldr	r3, [r7, #28]
 800810a:	791b      	ldrb	r3, [r3, #4]
 800810c:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8008110:	429a      	cmp	r2, r3
 8008112:	d204      	bcs.n	800811e <USBH_ParseCfgDesc+0x120>
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	885a      	ldrh	r2, [r3, #2]
 8008118:	8afb      	ldrh	r3, [r7, #22]
 800811a:	429a      	cmp	r2, r3
 800811c:	d8d1      	bhi.n	80080c2 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 800811e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008122:	3301      	adds	r3, #1
 8008124:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8008128:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800812c:	2b01      	cmp	r3, #1
 800812e:	d804      	bhi.n	800813a <USBH_ParseCfgDesc+0x13c>
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	885a      	ldrh	r2, [r3, #2]
 8008134:	8afb      	ldrh	r3, [r7, #22]
 8008136:	429a      	cmp	r2, r3
 8008138:	d8a4      	bhi.n	8008084 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 800813a:	bf00      	nop
 800813c:	3728      	adds	r7, #40	; 0x28
 800813e:	46bd      	mov	sp, r7
 8008140:	bd80      	pop	{r7, pc}

08008142 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 8008142:	b480      	push	{r7}
 8008144:	b083      	sub	sp, #12
 8008146:	af00      	add	r7, sp, #0
 8008148:	6078      	str	r0, [r7, #4]
 800814a:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800814c:	683b      	ldr	r3, [r7, #0]
 800814e:	781a      	ldrb	r2, [r3, #0]
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 8008154:	683b      	ldr	r3, [r7, #0]
 8008156:	785a      	ldrb	r2, [r3, #1]
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800815c:	683b      	ldr	r3, [r7, #0]
 800815e:	789a      	ldrb	r2, [r3, #2]
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 8008164:	683b      	ldr	r3, [r7, #0]
 8008166:	78da      	ldrb	r2, [r3, #3]
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800816c:	683b      	ldr	r3, [r7, #0]
 800816e:	791a      	ldrb	r2, [r3, #4]
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 8008174:	683b      	ldr	r3, [r7, #0]
 8008176:	795a      	ldrb	r2, [r3, #5]
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800817c:	683b      	ldr	r3, [r7, #0]
 800817e:	799a      	ldrb	r2, [r3, #6]
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 8008184:	683b      	ldr	r3, [r7, #0]
 8008186:	79da      	ldrb	r2, [r3, #7]
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800818c:	683b      	ldr	r3, [r7, #0]
 800818e:	7a1a      	ldrb	r2, [r3, #8]
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	721a      	strb	r2, [r3, #8]
}
 8008194:	bf00      	nop
 8008196:	370c      	adds	r7, #12
 8008198:	46bd      	mov	sp, r7
 800819a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800819e:	4770      	bx	lr

080081a0 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 80081a0:	b480      	push	{r7}
 80081a2:	b083      	sub	sp, #12
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	6078      	str	r0, [r7, #4]
 80081a8:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 80081aa:	683b      	ldr	r3, [r7, #0]
 80081ac:	781a      	ldrb	r2, [r3, #0]
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 80081b2:	683b      	ldr	r3, [r7, #0]
 80081b4:	785a      	ldrb	r2, [r3, #1]
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 80081ba:	683b      	ldr	r3, [r7, #0]
 80081bc:	789a      	ldrb	r2, [r3, #2]
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 80081c2:	683b      	ldr	r3, [r7, #0]
 80081c4:	78da      	ldrb	r2, [r3, #3]
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 80081ca:	683b      	ldr	r3, [r7, #0]
 80081cc:	3304      	adds	r3, #4
 80081ce:	781b      	ldrb	r3, [r3, #0]
 80081d0:	b29a      	uxth	r2, r3
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	3305      	adds	r3, #5
 80081d6:	781b      	ldrb	r3, [r3, #0]
 80081d8:	b29b      	uxth	r3, r3
 80081da:	021b      	lsls	r3, r3, #8
 80081dc:	b29b      	uxth	r3, r3
 80081de:	4313      	orrs	r3, r2
 80081e0:	b29a      	uxth	r2, r3
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 80081e6:	683b      	ldr	r3, [r7, #0]
 80081e8:	799a      	ldrb	r2, [r3, #6]
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	719a      	strb	r2, [r3, #6]
}
 80081ee:	bf00      	nop
 80081f0:	370c      	adds	r7, #12
 80081f2:	46bd      	mov	sp, r7
 80081f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f8:	4770      	bx	lr

080081fa <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 80081fa:	b480      	push	{r7}
 80081fc:	b087      	sub	sp, #28
 80081fe:	af00      	add	r7, sp, #0
 8008200:	60f8      	str	r0, [r7, #12]
 8008202:	60b9      	str	r1, [r7, #8]
 8008204:	4613      	mov	r3, r2
 8008206:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	3301      	adds	r3, #1
 800820c:	781b      	ldrb	r3, [r3, #0]
 800820e:	2b03      	cmp	r3, #3
 8008210:	d120      	bne.n	8008254 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	781b      	ldrb	r3, [r3, #0]
 8008216:	1e9a      	subs	r2, r3, #2
 8008218:	88fb      	ldrh	r3, [r7, #6]
 800821a:	4293      	cmp	r3, r2
 800821c:	bf28      	it	cs
 800821e:	4613      	movcs	r3, r2
 8008220:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	3302      	adds	r3, #2
 8008226:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8008228:	2300      	movs	r3, #0
 800822a:	82fb      	strh	r3, [r7, #22]
 800822c:	e00b      	b.n	8008246 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800822e:	8afb      	ldrh	r3, [r7, #22]
 8008230:	68fa      	ldr	r2, [r7, #12]
 8008232:	4413      	add	r3, r2
 8008234:	781a      	ldrb	r2, [r3, #0]
 8008236:	68bb      	ldr	r3, [r7, #8]
 8008238:	701a      	strb	r2, [r3, #0]
      pdest++;
 800823a:	68bb      	ldr	r3, [r7, #8]
 800823c:	3301      	adds	r3, #1
 800823e:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8008240:	8afb      	ldrh	r3, [r7, #22]
 8008242:	3302      	adds	r3, #2
 8008244:	82fb      	strh	r3, [r7, #22]
 8008246:	8afa      	ldrh	r2, [r7, #22]
 8008248:	8abb      	ldrh	r3, [r7, #20]
 800824a:	429a      	cmp	r2, r3
 800824c:	d3ef      	bcc.n	800822e <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800824e:	68bb      	ldr	r3, [r7, #8]
 8008250:	2200      	movs	r2, #0
 8008252:	701a      	strb	r2, [r3, #0]
  }
}
 8008254:	bf00      	nop
 8008256:	371c      	adds	r7, #28
 8008258:	46bd      	mov	sp, r7
 800825a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825e:	4770      	bx	lr

08008260 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 8008260:	b480      	push	{r7}
 8008262:	b085      	sub	sp, #20
 8008264:	af00      	add	r7, sp, #0
 8008266:	6078      	str	r0, [r7, #4]
 8008268:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800826a:	683b      	ldr	r3, [r7, #0]
 800826c:	881a      	ldrh	r2, [r3, #0]
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	781b      	ldrb	r3, [r3, #0]
 8008272:	b29b      	uxth	r3, r3
 8008274:	4413      	add	r3, r2
 8008276:	b29a      	uxth	r2, r3
 8008278:	683b      	ldr	r3, [r7, #0]
 800827a:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	781b      	ldrb	r3, [r3, #0]
 8008280:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	4413      	add	r3, r2
 8008286:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008288:	68fb      	ldr	r3, [r7, #12]
}
 800828a:	4618      	mov	r0, r3
 800828c:	3714      	adds	r7, #20
 800828e:	46bd      	mov	sp, r7
 8008290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008294:	4770      	bx	lr

08008296 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8008296:	b580      	push	{r7, lr}
 8008298:	b086      	sub	sp, #24
 800829a:	af00      	add	r7, sp, #0
 800829c:	60f8      	str	r0, [r7, #12]
 800829e:	60b9      	str	r1, [r7, #8]
 80082a0:	4613      	mov	r3, r2
 80082a2:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 80082a4:	2301      	movs	r3, #1
 80082a6:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	789b      	ldrb	r3, [r3, #2]
 80082ac:	2b01      	cmp	r3, #1
 80082ae:	d002      	beq.n	80082b6 <USBH_CtlReq+0x20>
 80082b0:	2b02      	cmp	r3, #2
 80082b2:	d00f      	beq.n	80082d4 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 80082b4:	e027      	b.n	8008306 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	68ba      	ldr	r2, [r7, #8]
 80082ba:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	88fa      	ldrh	r2, [r7, #6]
 80082c0:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	2201      	movs	r2, #1
 80082c6:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	2202      	movs	r2, #2
 80082cc:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 80082ce:	2301      	movs	r3, #1
 80082d0:	75fb      	strb	r3, [r7, #23]
      break;
 80082d2:	e018      	b.n	8008306 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 80082d4:	68f8      	ldr	r0, [r7, #12]
 80082d6:	f000 f81b 	bl	8008310 <USBH_HandleControl>
 80082da:	4603      	mov	r3, r0
 80082dc:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 80082de:	7dfb      	ldrb	r3, [r7, #23]
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d002      	beq.n	80082ea <USBH_CtlReq+0x54>
 80082e4:	7dfb      	ldrb	r3, [r7, #23]
 80082e6:	2b03      	cmp	r3, #3
 80082e8:	d106      	bne.n	80082f8 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	2201      	movs	r2, #1
 80082ee:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	2200      	movs	r2, #0
 80082f4:	761a      	strb	r2, [r3, #24]
      break;
 80082f6:	e005      	b.n	8008304 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 80082f8:	7dfb      	ldrb	r3, [r7, #23]
 80082fa:	2b02      	cmp	r3, #2
 80082fc:	d102      	bne.n	8008304 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	2201      	movs	r2, #1
 8008302:	709a      	strb	r2, [r3, #2]
      break;
 8008304:	bf00      	nop
  }
  return status;
 8008306:	7dfb      	ldrb	r3, [r7, #23]
}
 8008308:	4618      	mov	r0, r3
 800830a:	3718      	adds	r7, #24
 800830c:	46bd      	mov	sp, r7
 800830e:	bd80      	pop	{r7, pc}

08008310 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8008310:	b580      	push	{r7, lr}
 8008312:	b086      	sub	sp, #24
 8008314:	af02      	add	r7, sp, #8
 8008316:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8008318:	2301      	movs	r3, #1
 800831a:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800831c:	2300      	movs	r3, #0
 800831e:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	7e1b      	ldrb	r3, [r3, #24]
 8008324:	3b01      	subs	r3, #1
 8008326:	2b0a      	cmp	r3, #10
 8008328:	f200 8156 	bhi.w	80085d8 <USBH_HandleControl+0x2c8>
 800832c:	a201      	add	r2, pc, #4	; (adr r2, 8008334 <USBH_HandleControl+0x24>)
 800832e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008332:	bf00      	nop
 8008334:	08008361 	.word	0x08008361
 8008338:	0800837b 	.word	0x0800837b
 800833c:	080083e5 	.word	0x080083e5
 8008340:	0800840b 	.word	0x0800840b
 8008344:	08008443 	.word	0x08008443
 8008348:	0800846d 	.word	0x0800846d
 800834c:	080084bf 	.word	0x080084bf
 8008350:	080084e1 	.word	0x080084e1
 8008354:	0800851d 	.word	0x0800851d
 8008358:	08008543 	.word	0x08008543
 800835c:	08008581 	.word	0x08008581
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	f103 0110 	add.w	r1, r3, #16
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	795b      	ldrb	r3, [r3, #5]
 800836a:	461a      	mov	r2, r3
 800836c:	6878      	ldr	r0, [r7, #4]
 800836e:	f000 f943 	bl	80085f8 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	2202      	movs	r2, #2
 8008376:	761a      	strb	r2, [r3, #24]
      break;
 8008378:	e139      	b.n	80085ee <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	795b      	ldrb	r3, [r3, #5]
 800837e:	4619      	mov	r1, r3
 8008380:	6878      	ldr	r0, [r7, #4]
 8008382:	f000 fcc5 	bl	8008d10 <USBH_LL_GetURBState>
 8008386:	4603      	mov	r3, r0
 8008388:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800838a:	7bbb      	ldrb	r3, [r7, #14]
 800838c:	2b01      	cmp	r3, #1
 800838e:	d11e      	bne.n	80083ce <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	7c1b      	ldrb	r3, [r3, #16]
 8008394:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008398:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	8adb      	ldrh	r3, [r3, #22]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d00a      	beq.n	80083b8 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 80083a2:	7b7b      	ldrb	r3, [r7, #13]
 80083a4:	2b80      	cmp	r3, #128	; 0x80
 80083a6:	d103      	bne.n	80083b0 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	2203      	movs	r2, #3
 80083ac:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 80083ae:	e115      	b.n	80085dc <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	2205      	movs	r2, #5
 80083b4:	761a      	strb	r2, [r3, #24]
      break;
 80083b6:	e111      	b.n	80085dc <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 80083b8:	7b7b      	ldrb	r3, [r7, #13]
 80083ba:	2b80      	cmp	r3, #128	; 0x80
 80083bc:	d103      	bne.n	80083c6 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	2209      	movs	r2, #9
 80083c2:	761a      	strb	r2, [r3, #24]
      break;
 80083c4:	e10a      	b.n	80085dc <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	2207      	movs	r2, #7
 80083ca:	761a      	strb	r2, [r3, #24]
      break;
 80083cc:	e106      	b.n	80085dc <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 80083ce:	7bbb      	ldrb	r3, [r7, #14]
 80083d0:	2b04      	cmp	r3, #4
 80083d2:	d003      	beq.n	80083dc <USBH_HandleControl+0xcc>
 80083d4:	7bbb      	ldrb	r3, [r7, #14]
 80083d6:	2b02      	cmp	r3, #2
 80083d8:	f040 8100 	bne.w	80085dc <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	220b      	movs	r2, #11
 80083e0:	761a      	strb	r2, [r3, #24]
      break;
 80083e2:	e0fb      	b.n	80085dc <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80083ea:	b29a      	uxth	r2, r3
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	6899      	ldr	r1, [r3, #8]
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	899a      	ldrh	r2, [r3, #12]
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	791b      	ldrb	r3, [r3, #4]
 80083fc:	6878      	ldr	r0, [r7, #4]
 80083fe:	f000 f93a 	bl	8008676 <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	2204      	movs	r2, #4
 8008406:	761a      	strb	r2, [r3, #24]
      break;
 8008408:	e0f1      	b.n	80085ee <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	791b      	ldrb	r3, [r3, #4]
 800840e:	4619      	mov	r1, r3
 8008410:	6878      	ldr	r0, [r7, #4]
 8008412:	f000 fc7d 	bl	8008d10 <USBH_LL_GetURBState>
 8008416:	4603      	mov	r3, r0
 8008418:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800841a:	7bbb      	ldrb	r3, [r7, #14]
 800841c:	2b01      	cmp	r3, #1
 800841e:	d102      	bne.n	8008426 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	2209      	movs	r2, #9
 8008424:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8008426:	7bbb      	ldrb	r3, [r7, #14]
 8008428:	2b05      	cmp	r3, #5
 800842a:	d102      	bne.n	8008432 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800842c:	2303      	movs	r3, #3
 800842e:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8008430:	e0d6      	b.n	80085e0 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 8008432:	7bbb      	ldrb	r3, [r7, #14]
 8008434:	2b04      	cmp	r3, #4
 8008436:	f040 80d3 	bne.w	80085e0 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	220b      	movs	r2, #11
 800843e:	761a      	strb	r2, [r3, #24]
      break;
 8008440:	e0ce      	b.n	80085e0 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	6899      	ldr	r1, [r3, #8]
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	899a      	ldrh	r2, [r3, #12]
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	795b      	ldrb	r3, [r3, #5]
 800844e:	2001      	movs	r0, #1
 8008450:	9000      	str	r0, [sp, #0]
 8008452:	6878      	ldr	r0, [r7, #4]
 8008454:	f000 f8ea 	bl	800862c <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800845e:	b29a      	uxth	r2, r3
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	2206      	movs	r2, #6
 8008468:	761a      	strb	r2, [r3, #24]
      break;
 800846a:	e0c0      	b.n	80085ee <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	795b      	ldrb	r3, [r3, #5]
 8008470:	4619      	mov	r1, r3
 8008472:	6878      	ldr	r0, [r7, #4]
 8008474:	f000 fc4c 	bl	8008d10 <USBH_LL_GetURBState>
 8008478:	4603      	mov	r3, r0
 800847a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800847c:	7bbb      	ldrb	r3, [r7, #14]
 800847e:	2b01      	cmp	r3, #1
 8008480:	d103      	bne.n	800848a <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	2207      	movs	r2, #7
 8008486:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8008488:	e0ac      	b.n	80085e4 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800848a:	7bbb      	ldrb	r3, [r7, #14]
 800848c:	2b05      	cmp	r3, #5
 800848e:	d105      	bne.n	800849c <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	220c      	movs	r2, #12
 8008494:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8008496:	2303      	movs	r3, #3
 8008498:	73fb      	strb	r3, [r7, #15]
      break;
 800849a:	e0a3      	b.n	80085e4 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800849c:	7bbb      	ldrb	r3, [r7, #14]
 800849e:	2b02      	cmp	r3, #2
 80084a0:	d103      	bne.n	80084aa <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	2205      	movs	r2, #5
 80084a6:	761a      	strb	r2, [r3, #24]
      break;
 80084a8:	e09c      	b.n	80085e4 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 80084aa:	7bbb      	ldrb	r3, [r7, #14]
 80084ac:	2b04      	cmp	r3, #4
 80084ae:	f040 8099 	bne.w	80085e4 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	220b      	movs	r2, #11
 80084b6:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 80084b8:	2302      	movs	r3, #2
 80084ba:	73fb      	strb	r3, [r7, #15]
      break;
 80084bc:	e092      	b.n	80085e4 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	791b      	ldrb	r3, [r3, #4]
 80084c2:	2200      	movs	r2, #0
 80084c4:	2100      	movs	r1, #0
 80084c6:	6878      	ldr	r0, [r7, #4]
 80084c8:	f000 f8d5 	bl	8008676 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80084d2:	b29a      	uxth	r2, r3
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2208      	movs	r2, #8
 80084dc:	761a      	strb	r2, [r3, #24]

      break;
 80084de:	e086      	b.n	80085ee <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	791b      	ldrb	r3, [r3, #4]
 80084e4:	4619      	mov	r1, r3
 80084e6:	6878      	ldr	r0, [r7, #4]
 80084e8:	f000 fc12 	bl	8008d10 <USBH_LL_GetURBState>
 80084ec:	4603      	mov	r3, r0
 80084ee:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80084f0:	7bbb      	ldrb	r3, [r7, #14]
 80084f2:	2b01      	cmp	r3, #1
 80084f4:	d105      	bne.n	8008502 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	220d      	movs	r2, #13
 80084fa:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 80084fc:	2300      	movs	r3, #0
 80084fe:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8008500:	e072      	b.n	80085e8 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 8008502:	7bbb      	ldrb	r3, [r7, #14]
 8008504:	2b04      	cmp	r3, #4
 8008506:	d103      	bne.n	8008510 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	220b      	movs	r2, #11
 800850c:	761a      	strb	r2, [r3, #24]
      break;
 800850e:	e06b      	b.n	80085e8 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 8008510:	7bbb      	ldrb	r3, [r7, #14]
 8008512:	2b05      	cmp	r3, #5
 8008514:	d168      	bne.n	80085e8 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 8008516:	2303      	movs	r3, #3
 8008518:	73fb      	strb	r3, [r7, #15]
      break;
 800851a:	e065      	b.n	80085e8 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	795b      	ldrb	r3, [r3, #5]
 8008520:	2201      	movs	r2, #1
 8008522:	9200      	str	r2, [sp, #0]
 8008524:	2200      	movs	r2, #0
 8008526:	2100      	movs	r1, #0
 8008528:	6878      	ldr	r0, [r7, #4]
 800852a:	f000 f87f 	bl	800862c <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008534:	b29a      	uxth	r2, r3
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	220a      	movs	r2, #10
 800853e:	761a      	strb	r2, [r3, #24]
      break;
 8008540:	e055      	b.n	80085ee <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	795b      	ldrb	r3, [r3, #5]
 8008546:	4619      	mov	r1, r3
 8008548:	6878      	ldr	r0, [r7, #4]
 800854a:	f000 fbe1 	bl	8008d10 <USBH_LL_GetURBState>
 800854e:	4603      	mov	r3, r0
 8008550:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8008552:	7bbb      	ldrb	r3, [r7, #14]
 8008554:	2b01      	cmp	r3, #1
 8008556:	d105      	bne.n	8008564 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 8008558:	2300      	movs	r3, #0
 800855a:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	220d      	movs	r2, #13
 8008560:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8008562:	e043      	b.n	80085ec <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 8008564:	7bbb      	ldrb	r3, [r7, #14]
 8008566:	2b02      	cmp	r3, #2
 8008568:	d103      	bne.n	8008572 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	2209      	movs	r2, #9
 800856e:	761a      	strb	r2, [r3, #24]
      break;
 8008570:	e03c      	b.n	80085ec <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 8008572:	7bbb      	ldrb	r3, [r7, #14]
 8008574:	2b04      	cmp	r3, #4
 8008576:	d139      	bne.n	80085ec <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	220b      	movs	r2, #11
 800857c:	761a      	strb	r2, [r3, #24]
      break;
 800857e:	e035      	b.n	80085ec <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	7e5b      	ldrb	r3, [r3, #25]
 8008584:	3301      	adds	r3, #1
 8008586:	b2da      	uxtb	r2, r3
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	765a      	strb	r2, [r3, #25]
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	7e5b      	ldrb	r3, [r3, #25]
 8008590:	2b02      	cmp	r3, #2
 8008592:	d806      	bhi.n	80085a2 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	2201      	movs	r2, #1
 8008598:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	2201      	movs	r2, #1
 800859e:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 80085a0:	e025      	b.n	80085ee <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80085a8:	2106      	movs	r1, #6
 80085aa:	6878      	ldr	r0, [r7, #4]
 80085ac:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	2200      	movs	r2, #0
 80085b2:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	795b      	ldrb	r3, [r3, #5]
 80085b8:	4619      	mov	r1, r3
 80085ba:	6878      	ldr	r0, [r7, #4]
 80085bc:	f000 f90c 	bl	80087d8 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	791b      	ldrb	r3, [r3, #4]
 80085c4:	4619      	mov	r1, r3
 80085c6:	6878      	ldr	r0, [r7, #4]
 80085c8:	f000 f906 	bl	80087d8 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	2200      	movs	r2, #0
 80085d0:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 80085d2:	2302      	movs	r3, #2
 80085d4:	73fb      	strb	r3, [r7, #15]
      break;
 80085d6:	e00a      	b.n	80085ee <USBH_HandleControl+0x2de>

    default:
      break;
 80085d8:	bf00      	nop
 80085da:	e008      	b.n	80085ee <USBH_HandleControl+0x2de>
      break;
 80085dc:	bf00      	nop
 80085de:	e006      	b.n	80085ee <USBH_HandleControl+0x2de>
      break;
 80085e0:	bf00      	nop
 80085e2:	e004      	b.n	80085ee <USBH_HandleControl+0x2de>
      break;
 80085e4:	bf00      	nop
 80085e6:	e002      	b.n	80085ee <USBH_HandleControl+0x2de>
      break;
 80085e8:	bf00      	nop
 80085ea:	e000      	b.n	80085ee <USBH_HandleControl+0x2de>
      break;
 80085ec:	bf00      	nop
  }

  return status;
 80085ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80085f0:	4618      	mov	r0, r3
 80085f2:	3710      	adds	r7, #16
 80085f4:	46bd      	mov	sp, r7
 80085f6:	bd80      	pop	{r7, pc}

080085f8 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 80085f8:	b580      	push	{r7, lr}
 80085fa:	b088      	sub	sp, #32
 80085fc:	af04      	add	r7, sp, #16
 80085fe:	60f8      	str	r0, [r7, #12]
 8008600:	60b9      	str	r1, [r7, #8]
 8008602:	4613      	mov	r3, r2
 8008604:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8008606:	79f9      	ldrb	r1, [r7, #7]
 8008608:	2300      	movs	r3, #0
 800860a:	9303      	str	r3, [sp, #12]
 800860c:	2308      	movs	r3, #8
 800860e:	9302      	str	r3, [sp, #8]
 8008610:	68bb      	ldr	r3, [r7, #8]
 8008612:	9301      	str	r3, [sp, #4]
 8008614:	2300      	movs	r3, #0
 8008616:	9300      	str	r3, [sp, #0]
 8008618:	2300      	movs	r3, #0
 800861a:	2200      	movs	r2, #0
 800861c:	68f8      	ldr	r0, [r7, #12]
 800861e:	f000 fb46 	bl	8008cae <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 8008622:	2300      	movs	r3, #0
}
 8008624:	4618      	mov	r0, r3
 8008626:	3710      	adds	r7, #16
 8008628:	46bd      	mov	sp, r7
 800862a:	bd80      	pop	{r7, pc}

0800862c <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800862c:	b580      	push	{r7, lr}
 800862e:	b088      	sub	sp, #32
 8008630:	af04      	add	r7, sp, #16
 8008632:	60f8      	str	r0, [r7, #12]
 8008634:	60b9      	str	r1, [r7, #8]
 8008636:	4611      	mov	r1, r2
 8008638:	461a      	mov	r2, r3
 800863a:	460b      	mov	r3, r1
 800863c:	80fb      	strh	r3, [r7, #6]
 800863e:	4613      	mov	r3, r2
 8008640:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008648:	2b00      	cmp	r3, #0
 800864a:	d001      	beq.n	8008650 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800864c:	2300      	movs	r3, #0
 800864e:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8008650:	7979      	ldrb	r1, [r7, #5]
 8008652:	7e3b      	ldrb	r3, [r7, #24]
 8008654:	9303      	str	r3, [sp, #12]
 8008656:	88fb      	ldrh	r3, [r7, #6]
 8008658:	9302      	str	r3, [sp, #8]
 800865a:	68bb      	ldr	r3, [r7, #8]
 800865c:	9301      	str	r3, [sp, #4]
 800865e:	2301      	movs	r3, #1
 8008660:	9300      	str	r3, [sp, #0]
 8008662:	2300      	movs	r3, #0
 8008664:	2200      	movs	r2, #0
 8008666:	68f8      	ldr	r0, [r7, #12]
 8008668:	f000 fb21 	bl	8008cae <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800866c:	2300      	movs	r3, #0
}
 800866e:	4618      	mov	r0, r3
 8008670:	3710      	adds	r7, #16
 8008672:	46bd      	mov	sp, r7
 8008674:	bd80      	pop	{r7, pc}

08008676 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8008676:	b580      	push	{r7, lr}
 8008678:	b088      	sub	sp, #32
 800867a:	af04      	add	r7, sp, #16
 800867c:	60f8      	str	r0, [r7, #12]
 800867e:	60b9      	str	r1, [r7, #8]
 8008680:	4611      	mov	r1, r2
 8008682:	461a      	mov	r2, r3
 8008684:	460b      	mov	r3, r1
 8008686:	80fb      	strh	r3, [r7, #6]
 8008688:	4613      	mov	r3, r2
 800868a:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800868c:	7979      	ldrb	r1, [r7, #5]
 800868e:	2300      	movs	r3, #0
 8008690:	9303      	str	r3, [sp, #12]
 8008692:	88fb      	ldrh	r3, [r7, #6]
 8008694:	9302      	str	r3, [sp, #8]
 8008696:	68bb      	ldr	r3, [r7, #8]
 8008698:	9301      	str	r3, [sp, #4]
 800869a:	2301      	movs	r3, #1
 800869c:	9300      	str	r3, [sp, #0]
 800869e:	2300      	movs	r3, #0
 80086a0:	2201      	movs	r2, #1
 80086a2:	68f8      	ldr	r0, [r7, #12]
 80086a4:	f000 fb03 	bl	8008cae <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 80086a8:	2300      	movs	r3, #0

}
 80086aa:	4618      	mov	r0, r3
 80086ac:	3710      	adds	r7, #16
 80086ae:	46bd      	mov	sp, r7
 80086b0:	bd80      	pop	{r7, pc}

080086b2 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 80086b2:	b580      	push	{r7, lr}
 80086b4:	b088      	sub	sp, #32
 80086b6:	af04      	add	r7, sp, #16
 80086b8:	60f8      	str	r0, [r7, #12]
 80086ba:	60b9      	str	r1, [r7, #8]
 80086bc:	4611      	mov	r1, r2
 80086be:	461a      	mov	r2, r3
 80086c0:	460b      	mov	r3, r1
 80086c2:	80fb      	strh	r3, [r7, #6]
 80086c4:	4613      	mov	r3, r2
 80086c6:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d001      	beq.n	80086d6 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 80086d2:	2300      	movs	r3, #0
 80086d4:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 80086d6:	7979      	ldrb	r1, [r7, #5]
 80086d8:	7e3b      	ldrb	r3, [r7, #24]
 80086da:	9303      	str	r3, [sp, #12]
 80086dc:	88fb      	ldrh	r3, [r7, #6]
 80086de:	9302      	str	r3, [sp, #8]
 80086e0:	68bb      	ldr	r3, [r7, #8]
 80086e2:	9301      	str	r3, [sp, #4]
 80086e4:	2301      	movs	r3, #1
 80086e6:	9300      	str	r3, [sp, #0]
 80086e8:	2302      	movs	r3, #2
 80086ea:	2200      	movs	r2, #0
 80086ec:	68f8      	ldr	r0, [r7, #12]
 80086ee:	f000 fade 	bl	8008cae <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 80086f2:	2300      	movs	r3, #0
}
 80086f4:	4618      	mov	r0, r3
 80086f6:	3710      	adds	r7, #16
 80086f8:	46bd      	mov	sp, r7
 80086fa:	bd80      	pop	{r7, pc}

080086fc <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 80086fc:	b580      	push	{r7, lr}
 80086fe:	b088      	sub	sp, #32
 8008700:	af04      	add	r7, sp, #16
 8008702:	60f8      	str	r0, [r7, #12]
 8008704:	60b9      	str	r1, [r7, #8]
 8008706:	4611      	mov	r1, r2
 8008708:	461a      	mov	r2, r3
 800870a:	460b      	mov	r3, r1
 800870c:	80fb      	strh	r3, [r7, #6]
 800870e:	4613      	mov	r3, r2
 8008710:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8008712:	7979      	ldrb	r1, [r7, #5]
 8008714:	2300      	movs	r3, #0
 8008716:	9303      	str	r3, [sp, #12]
 8008718:	88fb      	ldrh	r3, [r7, #6]
 800871a:	9302      	str	r3, [sp, #8]
 800871c:	68bb      	ldr	r3, [r7, #8]
 800871e:	9301      	str	r3, [sp, #4]
 8008720:	2301      	movs	r3, #1
 8008722:	9300      	str	r3, [sp, #0]
 8008724:	2302      	movs	r3, #2
 8008726:	2201      	movs	r2, #1
 8008728:	68f8      	ldr	r0, [r7, #12]
 800872a:	f000 fac0 	bl	8008cae <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800872e:	2300      	movs	r3, #0
}
 8008730:	4618      	mov	r0, r3
 8008732:	3710      	adds	r7, #16
 8008734:	46bd      	mov	sp, r7
 8008736:	bd80      	pop	{r7, pc}

08008738 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8008738:	b580      	push	{r7, lr}
 800873a:	b086      	sub	sp, #24
 800873c:	af04      	add	r7, sp, #16
 800873e:	6078      	str	r0, [r7, #4]
 8008740:	4608      	mov	r0, r1
 8008742:	4611      	mov	r1, r2
 8008744:	461a      	mov	r2, r3
 8008746:	4603      	mov	r3, r0
 8008748:	70fb      	strb	r3, [r7, #3]
 800874a:	460b      	mov	r3, r1
 800874c:	70bb      	strb	r3, [r7, #2]
 800874e:	4613      	mov	r3, r2
 8008750:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8008752:	7878      	ldrb	r0, [r7, #1]
 8008754:	78ba      	ldrb	r2, [r7, #2]
 8008756:	78f9      	ldrb	r1, [r7, #3]
 8008758:	8b3b      	ldrh	r3, [r7, #24]
 800875a:	9302      	str	r3, [sp, #8]
 800875c:	7d3b      	ldrb	r3, [r7, #20]
 800875e:	9301      	str	r3, [sp, #4]
 8008760:	7c3b      	ldrb	r3, [r7, #16]
 8008762:	9300      	str	r3, [sp, #0]
 8008764:	4603      	mov	r3, r0
 8008766:	6878      	ldr	r0, [r7, #4]
 8008768:	f000 fa53 	bl	8008c12 <USBH_LL_OpenPipe>

  return USBH_OK;
 800876c:	2300      	movs	r3, #0
}
 800876e:	4618      	mov	r0, r3
 8008770:	3708      	adds	r7, #8
 8008772:	46bd      	mov	sp, r7
 8008774:	bd80      	pop	{r7, pc}

08008776 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8008776:	b580      	push	{r7, lr}
 8008778:	b082      	sub	sp, #8
 800877a:	af00      	add	r7, sp, #0
 800877c:	6078      	str	r0, [r7, #4]
 800877e:	460b      	mov	r3, r1
 8008780:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 8008782:	78fb      	ldrb	r3, [r7, #3]
 8008784:	4619      	mov	r1, r3
 8008786:	6878      	ldr	r0, [r7, #4]
 8008788:	f000 fa72 	bl	8008c70 <USBH_LL_ClosePipe>

  return USBH_OK;
 800878c:	2300      	movs	r3, #0
}
 800878e:	4618      	mov	r0, r3
 8008790:	3708      	adds	r7, #8
 8008792:	46bd      	mov	sp, r7
 8008794:	bd80      	pop	{r7, pc}

08008796 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8008796:	b580      	push	{r7, lr}
 8008798:	b084      	sub	sp, #16
 800879a:	af00      	add	r7, sp, #0
 800879c:	6078      	str	r0, [r7, #4]
 800879e:	460b      	mov	r3, r1
 80087a0:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 80087a2:	6878      	ldr	r0, [r7, #4]
 80087a4:	f000 f836 	bl	8008814 <USBH_GetFreePipe>
 80087a8:	4603      	mov	r3, r0
 80087aa:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 80087ac:	89fb      	ldrh	r3, [r7, #14]
 80087ae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80087b2:	4293      	cmp	r3, r2
 80087b4:	d00a      	beq.n	80087cc <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 80087b6:	78fa      	ldrb	r2, [r7, #3]
 80087b8:	89fb      	ldrh	r3, [r7, #14]
 80087ba:	f003 030f 	and.w	r3, r3, #15
 80087be:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80087c2:	6879      	ldr	r1, [r7, #4]
 80087c4:	33e0      	adds	r3, #224	; 0xe0
 80087c6:	009b      	lsls	r3, r3, #2
 80087c8:	440b      	add	r3, r1
 80087ca:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 80087cc:	89fb      	ldrh	r3, [r7, #14]
 80087ce:	b2db      	uxtb	r3, r3
}
 80087d0:	4618      	mov	r0, r3
 80087d2:	3710      	adds	r7, #16
 80087d4:	46bd      	mov	sp, r7
 80087d6:	bd80      	pop	{r7, pc}

080087d8 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 80087d8:	b480      	push	{r7}
 80087da:	b083      	sub	sp, #12
 80087dc:	af00      	add	r7, sp, #0
 80087de:	6078      	str	r0, [r7, #4]
 80087e0:	460b      	mov	r3, r1
 80087e2:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 80087e4:	78fb      	ldrb	r3, [r7, #3]
 80087e6:	2b0a      	cmp	r3, #10
 80087e8:	d80d      	bhi.n	8008806 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 80087ea:	78fb      	ldrb	r3, [r7, #3]
 80087ec:	687a      	ldr	r2, [r7, #4]
 80087ee:	33e0      	adds	r3, #224	; 0xe0
 80087f0:	009b      	lsls	r3, r3, #2
 80087f2:	4413      	add	r3, r2
 80087f4:	685a      	ldr	r2, [r3, #4]
 80087f6:	78fb      	ldrb	r3, [r7, #3]
 80087f8:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80087fc:	6879      	ldr	r1, [r7, #4]
 80087fe:	33e0      	adds	r3, #224	; 0xe0
 8008800:	009b      	lsls	r3, r3, #2
 8008802:	440b      	add	r3, r1
 8008804:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8008806:	2300      	movs	r3, #0
}
 8008808:	4618      	mov	r0, r3
 800880a:	370c      	adds	r7, #12
 800880c:	46bd      	mov	sp, r7
 800880e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008812:	4770      	bx	lr

08008814 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8008814:	b480      	push	{r7}
 8008816:	b085      	sub	sp, #20
 8008818:	af00      	add	r7, sp, #0
 800881a:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800881c:	2300      	movs	r3, #0
 800881e:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 8008820:	2300      	movs	r3, #0
 8008822:	73fb      	strb	r3, [r7, #15]
 8008824:	e00f      	b.n	8008846 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8008826:	7bfb      	ldrb	r3, [r7, #15]
 8008828:	687a      	ldr	r2, [r7, #4]
 800882a:	33e0      	adds	r3, #224	; 0xe0
 800882c:	009b      	lsls	r3, r3, #2
 800882e:	4413      	add	r3, r2
 8008830:	685b      	ldr	r3, [r3, #4]
 8008832:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008836:	2b00      	cmp	r3, #0
 8008838:	d102      	bne.n	8008840 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800883a:	7bfb      	ldrb	r3, [r7, #15]
 800883c:	b29b      	uxth	r3, r3
 800883e:	e007      	b.n	8008850 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 8008840:	7bfb      	ldrb	r3, [r7, #15]
 8008842:	3301      	adds	r3, #1
 8008844:	73fb      	strb	r3, [r7, #15]
 8008846:	7bfb      	ldrb	r3, [r7, #15]
 8008848:	2b0a      	cmp	r3, #10
 800884a:	d9ec      	bls.n	8008826 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800884c:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8008850:	4618      	mov	r0, r3
 8008852:	3714      	adds	r7, #20
 8008854:	46bd      	mov	sp, r7
 8008856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800885a:	4770      	bx	lr

0800885c <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800885c:	b580      	push	{r7, lr}
 800885e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8008860:	2201      	movs	r2, #1
 8008862:	490e      	ldr	r1, [pc, #56]	; (800889c <MX_USB_HOST_Init+0x40>)
 8008864:	480e      	ldr	r0, [pc, #56]	; (80088a0 <MX_USB_HOST_Init+0x44>)
 8008866:	f7fe fca1 	bl	80071ac <USBH_Init>
 800886a:	4603      	mov	r3, r0
 800886c:	2b00      	cmp	r3, #0
 800886e:	d001      	beq.n	8008874 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8008870:	f7f8 f8c2 	bl	80009f8 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8008874:	490b      	ldr	r1, [pc, #44]	; (80088a4 <MX_USB_HOST_Init+0x48>)
 8008876:	480a      	ldr	r0, [pc, #40]	; (80088a0 <MX_USB_HOST_Init+0x44>)
 8008878:	f7fe fd26 	bl	80072c8 <USBH_RegisterClass>
 800887c:	4603      	mov	r3, r0
 800887e:	2b00      	cmp	r3, #0
 8008880:	d001      	beq.n	8008886 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8008882:	f7f8 f8b9 	bl	80009f8 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8008886:	4806      	ldr	r0, [pc, #24]	; (80088a0 <MX_USB_HOST_Init+0x44>)
 8008888:	f7fe fdaa 	bl	80073e0 <USBH_Start>
 800888c:	4603      	mov	r3, r0
 800888e:	2b00      	cmp	r3, #0
 8008890:	d001      	beq.n	8008896 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8008892:	f7f8 f8b1 	bl	80009f8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8008896:	bf00      	nop
 8008898:	bd80      	pop	{r7, pc}
 800889a:	bf00      	nop
 800889c:	080088bd 	.word	0x080088bd
 80088a0:	20000220 	.word	0x20000220
 80088a4:	20000010 	.word	0x20000010

080088a8 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 80088a8:	b580      	push	{r7, lr}
 80088aa:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 80088ac:	4802      	ldr	r0, [pc, #8]	; (80088b8 <MX_USB_HOST_Process+0x10>)
 80088ae:	f7fe fda7 	bl	8007400 <USBH_Process>
}
 80088b2:	bf00      	nop
 80088b4:	bd80      	pop	{r7, pc}
 80088b6:	bf00      	nop
 80088b8:	20000220 	.word	0x20000220

080088bc <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 80088bc:	b480      	push	{r7}
 80088be:	b083      	sub	sp, #12
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
 80088c4:	460b      	mov	r3, r1
 80088c6:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 80088c8:	78fb      	ldrb	r3, [r7, #3]
 80088ca:	3b01      	subs	r3, #1
 80088cc:	2b04      	cmp	r3, #4
 80088ce:	d819      	bhi.n	8008904 <USBH_UserProcess+0x48>
 80088d0:	a201      	add	r2, pc, #4	; (adr r2, 80088d8 <USBH_UserProcess+0x1c>)
 80088d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088d6:	bf00      	nop
 80088d8:	08008905 	.word	0x08008905
 80088dc:	080088f5 	.word	0x080088f5
 80088e0:	08008905 	.word	0x08008905
 80088e4:	080088fd 	.word	0x080088fd
 80088e8:	080088ed 	.word	0x080088ed
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 80088ec:	4b09      	ldr	r3, [pc, #36]	; (8008914 <USBH_UserProcess+0x58>)
 80088ee:	2203      	movs	r2, #3
 80088f0:	701a      	strb	r2, [r3, #0]
  break;
 80088f2:	e008      	b.n	8008906 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 80088f4:	4b07      	ldr	r3, [pc, #28]	; (8008914 <USBH_UserProcess+0x58>)
 80088f6:	2202      	movs	r2, #2
 80088f8:	701a      	strb	r2, [r3, #0]
  break;
 80088fa:	e004      	b.n	8008906 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 80088fc:	4b05      	ldr	r3, [pc, #20]	; (8008914 <USBH_UserProcess+0x58>)
 80088fe:	2201      	movs	r2, #1
 8008900:	701a      	strb	r2, [r3, #0]
  break;
 8008902:	e000      	b.n	8008906 <USBH_UserProcess+0x4a>

  default:
  break;
 8008904:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8008906:	bf00      	nop
 8008908:	370c      	adds	r7, #12
 800890a:	46bd      	mov	sp, r7
 800890c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008910:	4770      	bx	lr
 8008912:	bf00      	nop
 8008914:	200000c5 	.word	0x200000c5

08008918 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8008918:	b580      	push	{r7, lr}
 800891a:	b08a      	sub	sp, #40	; 0x28
 800891c:	af00      	add	r7, sp, #0
 800891e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008920:	f107 0314 	add.w	r3, r7, #20
 8008924:	2200      	movs	r2, #0
 8008926:	601a      	str	r2, [r3, #0]
 8008928:	605a      	str	r2, [r3, #4]
 800892a:	609a      	str	r2, [r3, #8]
 800892c:	60da      	str	r2, [r3, #12]
 800892e:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008938:	d147      	bne.n	80089ca <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800893a:	2300      	movs	r3, #0
 800893c:	613b      	str	r3, [r7, #16]
 800893e:	4b25      	ldr	r3, [pc, #148]	; (80089d4 <HAL_HCD_MspInit+0xbc>)
 8008940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008942:	4a24      	ldr	r2, [pc, #144]	; (80089d4 <HAL_HCD_MspInit+0xbc>)
 8008944:	f043 0301 	orr.w	r3, r3, #1
 8008948:	6313      	str	r3, [r2, #48]	; 0x30
 800894a:	4b22      	ldr	r3, [pc, #136]	; (80089d4 <HAL_HCD_MspInit+0xbc>)
 800894c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800894e:	f003 0301 	and.w	r3, r3, #1
 8008952:	613b      	str	r3, [r7, #16]
 8008954:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8008956:	f44f 7300 	mov.w	r3, #512	; 0x200
 800895a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800895c:	2300      	movs	r3, #0
 800895e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008960:	2300      	movs	r3, #0
 8008962:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8008964:	f107 0314 	add.w	r3, r7, #20
 8008968:	4619      	mov	r1, r3
 800896a:	481b      	ldr	r0, [pc, #108]	; (80089d8 <HAL_HCD_MspInit+0xc0>)
 800896c:	f7f9 fb90 	bl	8002090 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8008970:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8008974:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008976:	2302      	movs	r3, #2
 8008978:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800897a:	2300      	movs	r3, #0
 800897c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800897e:	2300      	movs	r3, #0
 8008980:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008982:	230a      	movs	r3, #10
 8008984:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008986:	f107 0314 	add.w	r3, r7, #20
 800898a:	4619      	mov	r1, r3
 800898c:	4812      	ldr	r0, [pc, #72]	; (80089d8 <HAL_HCD_MspInit+0xc0>)
 800898e:	f7f9 fb7f 	bl	8002090 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008992:	4b10      	ldr	r3, [pc, #64]	; (80089d4 <HAL_HCD_MspInit+0xbc>)
 8008994:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008996:	4a0f      	ldr	r2, [pc, #60]	; (80089d4 <HAL_HCD_MspInit+0xbc>)
 8008998:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800899c:	6353      	str	r3, [r2, #52]	; 0x34
 800899e:	2300      	movs	r3, #0
 80089a0:	60fb      	str	r3, [r7, #12]
 80089a2:	4b0c      	ldr	r3, [pc, #48]	; (80089d4 <HAL_HCD_MspInit+0xbc>)
 80089a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089a6:	4a0b      	ldr	r2, [pc, #44]	; (80089d4 <HAL_HCD_MspInit+0xbc>)
 80089a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80089ac:	6453      	str	r3, [r2, #68]	; 0x44
 80089ae:	4b09      	ldr	r3, [pc, #36]	; (80089d4 <HAL_HCD_MspInit+0xbc>)
 80089b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80089b6:	60fb      	str	r3, [r7, #12]
 80089b8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80089ba:	2200      	movs	r2, #0
 80089bc:	2100      	movs	r1, #0
 80089be:	2043      	movs	r0, #67	; 0x43
 80089c0:	f7f9 fb2f 	bl	8002022 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80089c4:	2043      	movs	r0, #67	; 0x43
 80089c6:	f7f9 fb48 	bl	800205a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80089ca:	bf00      	nop
 80089cc:	3728      	adds	r7, #40	; 0x28
 80089ce:	46bd      	mov	sp, r7
 80089d0:	bd80      	pop	{r7, pc}
 80089d2:	bf00      	nop
 80089d4:	40023800 	.word	0x40023800
 80089d8:	40020000 	.word	0x40020000

080089dc <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 80089dc:	b580      	push	{r7, lr}
 80089de:	b082      	sub	sp, #8
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80089ea:	4618      	mov	r0, r3
 80089ec:	f7ff f8db 	bl	8007ba6 <USBH_LL_IncTimer>
}
 80089f0:	bf00      	nop
 80089f2:	3708      	adds	r7, #8
 80089f4:	46bd      	mov	sp, r7
 80089f6:	bd80      	pop	{r7, pc}

080089f8 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 80089f8:	b580      	push	{r7, lr}
 80089fa:	b082      	sub	sp, #8
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8008a06:	4618      	mov	r0, r3
 8008a08:	f7ff f913 	bl	8007c32 <USBH_LL_Connect>
}
 8008a0c:	bf00      	nop
 8008a0e:	3708      	adds	r7, #8
 8008a10:	46bd      	mov	sp, r7
 8008a12:	bd80      	pop	{r7, pc}

08008a14 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8008a14:	b580      	push	{r7, lr}
 8008a16:	b082      	sub	sp, #8
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8008a22:	4618      	mov	r0, r3
 8008a24:	f7ff f91c 	bl	8007c60 <USBH_LL_Disconnect>
}
 8008a28:	bf00      	nop
 8008a2a:	3708      	adds	r7, #8
 8008a2c:	46bd      	mov	sp, r7
 8008a2e:	bd80      	pop	{r7, pc}

08008a30 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8008a30:	b480      	push	{r7}
 8008a32:	b083      	sub	sp, #12
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	6078      	str	r0, [r7, #4]
 8008a38:	460b      	mov	r3, r1
 8008a3a:	70fb      	strb	r3, [r7, #3]
 8008a3c:	4613      	mov	r3, r2
 8008a3e:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8008a40:	bf00      	nop
 8008a42:	370c      	adds	r7, #12
 8008a44:	46bd      	mov	sp, r7
 8008a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a4a:	4770      	bx	lr

08008a4c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8008a4c:	b580      	push	{r7, lr}
 8008a4e:	b082      	sub	sp, #8
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8008a5a:	4618      	mov	r0, r3
 8008a5c:	f7ff f8cd 	bl	8007bfa <USBH_LL_PortEnabled>
}
 8008a60:	bf00      	nop
 8008a62:	3708      	adds	r7, #8
 8008a64:	46bd      	mov	sp, r7
 8008a66:	bd80      	pop	{r7, pc}

08008a68 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8008a68:	b580      	push	{r7, lr}
 8008a6a:	b082      	sub	sp, #8
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8008a76:	4618      	mov	r0, r3
 8008a78:	f7ff f8cd 	bl	8007c16 <USBH_LL_PortDisabled>
}
 8008a7c:	bf00      	nop
 8008a7e:	3708      	adds	r7, #8
 8008a80:	46bd      	mov	sp, r7
 8008a82:	bd80      	pop	{r7, pc}

08008a84 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8008a84:	b580      	push	{r7, lr}
 8008a86:	b082      	sub	sp, #8
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8008a92:	2b01      	cmp	r3, #1
 8008a94:	d12a      	bne.n	8008aec <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8008a96:	4a18      	ldr	r2, [pc, #96]	; (8008af8 <USBH_LL_Init+0x74>)
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	4a15      	ldr	r2, [pc, #84]	; (8008af8 <USBH_LL_Init+0x74>)
 8008aa2:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008aa6:	4b14      	ldr	r3, [pc, #80]	; (8008af8 <USBH_LL_Init+0x74>)
 8008aa8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8008aac:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8008aae:	4b12      	ldr	r3, [pc, #72]	; (8008af8 <USBH_LL_Init+0x74>)
 8008ab0:	2208      	movs	r2, #8
 8008ab2:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8008ab4:	4b10      	ldr	r3, [pc, #64]	; (8008af8 <USBH_LL_Init+0x74>)
 8008ab6:	2201      	movs	r2, #1
 8008ab8:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008aba:	4b0f      	ldr	r3, [pc, #60]	; (8008af8 <USBH_LL_Init+0x74>)
 8008abc:	2200      	movs	r2, #0
 8008abe:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8008ac0:	4b0d      	ldr	r3, [pc, #52]	; (8008af8 <USBH_LL_Init+0x74>)
 8008ac2:	2202      	movs	r2, #2
 8008ac4:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008ac6:	4b0c      	ldr	r3, [pc, #48]	; (8008af8 <USBH_LL_Init+0x74>)
 8008ac8:	2200      	movs	r2, #0
 8008aca:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8008acc:	480a      	ldr	r0, [pc, #40]	; (8008af8 <USBH_LL_Init+0x74>)
 8008ace:	f7f9 fc94 	bl	80023fa <HAL_HCD_Init>
 8008ad2:	4603      	mov	r3, r0
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d001      	beq.n	8008adc <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8008ad8:	f7f7 ff8e 	bl	80009f8 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8008adc:	4806      	ldr	r0, [pc, #24]	; (8008af8 <USBH_LL_Init+0x74>)
 8008ade:	f7fa f878 	bl	8002bd2 <HAL_HCD_GetCurrentFrame>
 8008ae2:	4603      	mov	r3, r0
 8008ae4:	4619      	mov	r1, r3
 8008ae6:	6878      	ldr	r0, [r7, #4]
 8008ae8:	f7ff f84e 	bl	8007b88 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8008aec:	2300      	movs	r3, #0
}
 8008aee:	4618      	mov	r0, r3
 8008af0:	3708      	adds	r7, #8
 8008af2:	46bd      	mov	sp, r7
 8008af4:	bd80      	pop	{r7, pc}
 8008af6:	bf00      	nop
 8008af8:	200005f8 	.word	0x200005f8

08008afc <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8008afc:	b580      	push	{r7, lr}
 8008afe:	b084      	sub	sp, #16
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008b04:	2300      	movs	r3, #0
 8008b06:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008b08:	2300      	movs	r3, #0
 8008b0a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008b12:	4618      	mov	r0, r3
 8008b14:	f7f9 ffe7 	bl	8002ae6 <HAL_HCD_Start>
 8008b18:	4603      	mov	r3, r0
 8008b1a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008b1c:	7bfb      	ldrb	r3, [r7, #15]
 8008b1e:	4618      	mov	r0, r3
 8008b20:	f000 f95c 	bl	8008ddc <USBH_Get_USB_Status>
 8008b24:	4603      	mov	r3, r0
 8008b26:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008b28:	7bbb      	ldrb	r3, [r7, #14]
}
 8008b2a:	4618      	mov	r0, r3
 8008b2c:	3710      	adds	r7, #16
 8008b2e:	46bd      	mov	sp, r7
 8008b30:	bd80      	pop	{r7, pc}

08008b32 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8008b32:	b580      	push	{r7, lr}
 8008b34:	b084      	sub	sp, #16
 8008b36:	af00      	add	r7, sp, #0
 8008b38:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008b3a:	2300      	movs	r3, #0
 8008b3c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008b3e:	2300      	movs	r3, #0
 8008b40:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008b48:	4618      	mov	r0, r3
 8008b4a:	f7f9 ffef 	bl	8002b2c <HAL_HCD_Stop>
 8008b4e:	4603      	mov	r3, r0
 8008b50:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008b52:	7bfb      	ldrb	r3, [r7, #15]
 8008b54:	4618      	mov	r0, r3
 8008b56:	f000 f941 	bl	8008ddc <USBH_Get_USB_Status>
 8008b5a:	4603      	mov	r3, r0
 8008b5c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008b5e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008b60:	4618      	mov	r0, r3
 8008b62:	3710      	adds	r7, #16
 8008b64:	46bd      	mov	sp, r7
 8008b66:	bd80      	pop	{r7, pc}

08008b68 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8008b68:	b580      	push	{r7, lr}
 8008b6a:	b084      	sub	sp, #16
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8008b70:	2301      	movs	r3, #1
 8008b72:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008b7a:	4618      	mov	r0, r3
 8008b7c:	f7fa f837 	bl	8002bee <HAL_HCD_GetCurrentSpeed>
 8008b80:	4603      	mov	r3, r0
 8008b82:	2b02      	cmp	r3, #2
 8008b84:	d00c      	beq.n	8008ba0 <USBH_LL_GetSpeed+0x38>
 8008b86:	2b02      	cmp	r3, #2
 8008b88:	d80d      	bhi.n	8008ba6 <USBH_LL_GetSpeed+0x3e>
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d002      	beq.n	8008b94 <USBH_LL_GetSpeed+0x2c>
 8008b8e:	2b01      	cmp	r3, #1
 8008b90:	d003      	beq.n	8008b9a <USBH_LL_GetSpeed+0x32>
 8008b92:	e008      	b.n	8008ba6 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8008b94:	2300      	movs	r3, #0
 8008b96:	73fb      	strb	r3, [r7, #15]
    break;
 8008b98:	e008      	b.n	8008bac <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8008b9a:	2301      	movs	r3, #1
 8008b9c:	73fb      	strb	r3, [r7, #15]
    break;
 8008b9e:	e005      	b.n	8008bac <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8008ba0:	2302      	movs	r3, #2
 8008ba2:	73fb      	strb	r3, [r7, #15]
    break;
 8008ba4:	e002      	b.n	8008bac <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8008ba6:	2301      	movs	r3, #1
 8008ba8:	73fb      	strb	r3, [r7, #15]
    break;
 8008baa:	bf00      	nop
  }
  return  speed;
 8008bac:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bae:	4618      	mov	r0, r3
 8008bb0:	3710      	adds	r7, #16
 8008bb2:	46bd      	mov	sp, r7
 8008bb4:	bd80      	pop	{r7, pc}

08008bb6 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8008bb6:	b580      	push	{r7, lr}
 8008bb8:	b084      	sub	sp, #16
 8008bba:	af00      	add	r7, sp, #0
 8008bbc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008bbe:	2300      	movs	r3, #0
 8008bc0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008bcc:	4618      	mov	r0, r3
 8008bce:	f7f9 ffca 	bl	8002b66 <HAL_HCD_ResetPort>
 8008bd2:	4603      	mov	r3, r0
 8008bd4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008bd6:	7bfb      	ldrb	r3, [r7, #15]
 8008bd8:	4618      	mov	r0, r3
 8008bda:	f000 f8ff 	bl	8008ddc <USBH_Get_USB_Status>
 8008bde:	4603      	mov	r3, r0
 8008be0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008be2:	7bbb      	ldrb	r3, [r7, #14]
}
 8008be4:	4618      	mov	r0, r3
 8008be6:	3710      	adds	r7, #16
 8008be8:	46bd      	mov	sp, r7
 8008bea:	bd80      	pop	{r7, pc}

08008bec <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008bec:	b580      	push	{r7, lr}
 8008bee:	b082      	sub	sp, #8
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	6078      	str	r0, [r7, #4]
 8008bf4:	460b      	mov	r3, r1
 8008bf6:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008bfe:	78fa      	ldrb	r2, [r7, #3]
 8008c00:	4611      	mov	r1, r2
 8008c02:	4618      	mov	r0, r3
 8008c04:	f7f9 ffd1 	bl	8002baa <HAL_HCD_HC_GetXferCount>
 8008c08:	4603      	mov	r3, r0
}
 8008c0a:	4618      	mov	r0, r3
 8008c0c:	3708      	adds	r7, #8
 8008c0e:	46bd      	mov	sp, r7
 8008c10:	bd80      	pop	{r7, pc}

08008c12 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8008c12:	b590      	push	{r4, r7, lr}
 8008c14:	b089      	sub	sp, #36	; 0x24
 8008c16:	af04      	add	r7, sp, #16
 8008c18:	6078      	str	r0, [r7, #4]
 8008c1a:	4608      	mov	r0, r1
 8008c1c:	4611      	mov	r1, r2
 8008c1e:	461a      	mov	r2, r3
 8008c20:	4603      	mov	r3, r0
 8008c22:	70fb      	strb	r3, [r7, #3]
 8008c24:	460b      	mov	r3, r1
 8008c26:	70bb      	strb	r3, [r7, #2]
 8008c28:	4613      	mov	r3, r2
 8008c2a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008c2c:	2300      	movs	r3, #0
 8008c2e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008c30:	2300      	movs	r3, #0
 8008c32:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8008c3a:	787c      	ldrb	r4, [r7, #1]
 8008c3c:	78ba      	ldrb	r2, [r7, #2]
 8008c3e:	78f9      	ldrb	r1, [r7, #3]
 8008c40:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008c42:	9302      	str	r3, [sp, #8]
 8008c44:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8008c48:	9301      	str	r3, [sp, #4]
 8008c4a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008c4e:	9300      	str	r3, [sp, #0]
 8008c50:	4623      	mov	r3, r4
 8008c52:	f7f9 fc34 	bl	80024be <HAL_HCD_HC_Init>
 8008c56:	4603      	mov	r3, r0
 8008c58:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8008c5a:	7bfb      	ldrb	r3, [r7, #15]
 8008c5c:	4618      	mov	r0, r3
 8008c5e:	f000 f8bd 	bl	8008ddc <USBH_Get_USB_Status>
 8008c62:	4603      	mov	r3, r0
 8008c64:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008c66:	7bbb      	ldrb	r3, [r7, #14]
}
 8008c68:	4618      	mov	r0, r3
 8008c6a:	3714      	adds	r7, #20
 8008c6c:	46bd      	mov	sp, r7
 8008c6e:	bd90      	pop	{r4, r7, pc}

08008c70 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008c70:	b580      	push	{r7, lr}
 8008c72:	b084      	sub	sp, #16
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	6078      	str	r0, [r7, #4]
 8008c78:	460b      	mov	r3, r1
 8008c7a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008c80:	2300      	movs	r3, #0
 8008c82:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008c8a:	78fa      	ldrb	r2, [r7, #3]
 8008c8c:	4611      	mov	r1, r2
 8008c8e:	4618      	mov	r0, r3
 8008c90:	f7f9 fca4 	bl	80025dc <HAL_HCD_HC_Halt>
 8008c94:	4603      	mov	r3, r0
 8008c96:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008c98:	7bfb      	ldrb	r3, [r7, #15]
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	f000 f89e 	bl	8008ddc <USBH_Get_USB_Status>
 8008ca0:	4603      	mov	r3, r0
 8008ca2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008ca4:	7bbb      	ldrb	r3, [r7, #14]
}
 8008ca6:	4618      	mov	r0, r3
 8008ca8:	3710      	adds	r7, #16
 8008caa:	46bd      	mov	sp, r7
 8008cac:	bd80      	pop	{r7, pc}

08008cae <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8008cae:	b590      	push	{r4, r7, lr}
 8008cb0:	b089      	sub	sp, #36	; 0x24
 8008cb2:	af04      	add	r7, sp, #16
 8008cb4:	6078      	str	r0, [r7, #4]
 8008cb6:	4608      	mov	r0, r1
 8008cb8:	4611      	mov	r1, r2
 8008cba:	461a      	mov	r2, r3
 8008cbc:	4603      	mov	r3, r0
 8008cbe:	70fb      	strb	r3, [r7, #3]
 8008cc0:	460b      	mov	r3, r1
 8008cc2:	70bb      	strb	r3, [r7, #2]
 8008cc4:	4613      	mov	r3, r2
 8008cc6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008cc8:	2300      	movs	r3, #0
 8008cca:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008ccc:	2300      	movs	r3, #0
 8008cce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8008cd6:	787c      	ldrb	r4, [r7, #1]
 8008cd8:	78ba      	ldrb	r2, [r7, #2]
 8008cda:	78f9      	ldrb	r1, [r7, #3]
 8008cdc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8008ce0:	9303      	str	r3, [sp, #12]
 8008ce2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008ce4:	9302      	str	r3, [sp, #8]
 8008ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ce8:	9301      	str	r3, [sp, #4]
 8008cea:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008cee:	9300      	str	r3, [sp, #0]
 8008cf0:	4623      	mov	r3, r4
 8008cf2:	f7f9 fc97 	bl	8002624 <HAL_HCD_HC_SubmitRequest>
 8008cf6:	4603      	mov	r3, r0
 8008cf8:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8008cfa:	7bfb      	ldrb	r3, [r7, #15]
 8008cfc:	4618      	mov	r0, r3
 8008cfe:	f000 f86d 	bl	8008ddc <USBH_Get_USB_Status>
 8008d02:	4603      	mov	r3, r0
 8008d04:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008d06:	7bbb      	ldrb	r3, [r7, #14]
}
 8008d08:	4618      	mov	r0, r3
 8008d0a:	3714      	adds	r7, #20
 8008d0c:	46bd      	mov	sp, r7
 8008d0e:	bd90      	pop	{r4, r7, pc}

08008d10 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008d10:	b580      	push	{r7, lr}
 8008d12:	b082      	sub	sp, #8
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	6078      	str	r0, [r7, #4]
 8008d18:	460b      	mov	r3, r1
 8008d1a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008d22:	78fa      	ldrb	r2, [r7, #3]
 8008d24:	4611      	mov	r1, r2
 8008d26:	4618      	mov	r0, r3
 8008d28:	f7f9 ff2b 	bl	8002b82 <HAL_HCD_HC_GetURBState>
 8008d2c:	4603      	mov	r3, r0
}
 8008d2e:	4618      	mov	r0, r3
 8008d30:	3708      	adds	r7, #8
 8008d32:	46bd      	mov	sp, r7
 8008d34:	bd80      	pop	{r7, pc}

08008d36 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8008d36:	b580      	push	{r7, lr}
 8008d38:	b082      	sub	sp, #8
 8008d3a:	af00      	add	r7, sp, #0
 8008d3c:	6078      	str	r0, [r7, #4]
 8008d3e:	460b      	mov	r3, r1
 8008d40:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8008d48:	2b01      	cmp	r3, #1
 8008d4a:	d103      	bne.n	8008d54 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8008d4c:	78fb      	ldrb	r3, [r7, #3]
 8008d4e:	4618      	mov	r0, r3
 8008d50:	f000 f870 	bl	8008e34 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8008d54:	20c8      	movs	r0, #200	; 0xc8
 8008d56:	f7f9 f865 	bl	8001e24 <HAL_Delay>
  return USBH_OK;
 8008d5a:	2300      	movs	r3, #0
}
 8008d5c:	4618      	mov	r0, r3
 8008d5e:	3708      	adds	r7, #8
 8008d60:	46bd      	mov	sp, r7
 8008d62:	bd80      	pop	{r7, pc}

08008d64 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8008d64:	b480      	push	{r7}
 8008d66:	b085      	sub	sp, #20
 8008d68:	af00      	add	r7, sp, #0
 8008d6a:	6078      	str	r0, [r7, #4]
 8008d6c:	460b      	mov	r3, r1
 8008d6e:	70fb      	strb	r3, [r7, #3]
 8008d70:	4613      	mov	r3, r2
 8008d72:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008d7a:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8008d7c:	78fb      	ldrb	r3, [r7, #3]
 8008d7e:	68fa      	ldr	r2, [r7, #12]
 8008d80:	212c      	movs	r1, #44	; 0x2c
 8008d82:	fb01 f303 	mul.w	r3, r1, r3
 8008d86:	4413      	add	r3, r2
 8008d88:	333b      	adds	r3, #59	; 0x3b
 8008d8a:	781b      	ldrb	r3, [r3, #0]
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d009      	beq.n	8008da4 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8008d90:	78fb      	ldrb	r3, [r7, #3]
 8008d92:	68fa      	ldr	r2, [r7, #12]
 8008d94:	212c      	movs	r1, #44	; 0x2c
 8008d96:	fb01 f303 	mul.w	r3, r1, r3
 8008d9a:	4413      	add	r3, r2
 8008d9c:	3354      	adds	r3, #84	; 0x54
 8008d9e:	78ba      	ldrb	r2, [r7, #2]
 8008da0:	701a      	strb	r2, [r3, #0]
 8008da2:	e008      	b.n	8008db6 <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8008da4:	78fb      	ldrb	r3, [r7, #3]
 8008da6:	68fa      	ldr	r2, [r7, #12]
 8008da8:	212c      	movs	r1, #44	; 0x2c
 8008daa:	fb01 f303 	mul.w	r3, r1, r3
 8008dae:	4413      	add	r3, r2
 8008db0:	3355      	adds	r3, #85	; 0x55
 8008db2:	78ba      	ldrb	r2, [r7, #2]
 8008db4:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8008db6:	2300      	movs	r3, #0
}
 8008db8:	4618      	mov	r0, r3
 8008dba:	3714      	adds	r7, #20
 8008dbc:	46bd      	mov	sp, r7
 8008dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc2:	4770      	bx	lr

08008dc4 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8008dc4:	b580      	push	{r7, lr}
 8008dc6:	b082      	sub	sp, #8
 8008dc8:	af00      	add	r7, sp, #0
 8008dca:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8008dcc:	6878      	ldr	r0, [r7, #4]
 8008dce:	f7f9 f829 	bl	8001e24 <HAL_Delay>
}
 8008dd2:	bf00      	nop
 8008dd4:	3708      	adds	r7, #8
 8008dd6:	46bd      	mov	sp, r7
 8008dd8:	bd80      	pop	{r7, pc}
	...

08008ddc <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008ddc:	b480      	push	{r7}
 8008dde:	b085      	sub	sp, #20
 8008de0:	af00      	add	r7, sp, #0
 8008de2:	4603      	mov	r3, r0
 8008de4:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008de6:	2300      	movs	r3, #0
 8008de8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008dea:	79fb      	ldrb	r3, [r7, #7]
 8008dec:	2b03      	cmp	r3, #3
 8008dee:	d817      	bhi.n	8008e20 <USBH_Get_USB_Status+0x44>
 8008df0:	a201      	add	r2, pc, #4	; (adr r2, 8008df8 <USBH_Get_USB_Status+0x1c>)
 8008df2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008df6:	bf00      	nop
 8008df8:	08008e09 	.word	0x08008e09
 8008dfc:	08008e0f 	.word	0x08008e0f
 8008e00:	08008e15 	.word	0x08008e15
 8008e04:	08008e1b 	.word	0x08008e1b
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8008e08:	2300      	movs	r3, #0
 8008e0a:	73fb      	strb	r3, [r7, #15]
    break;
 8008e0c:	e00b      	b.n	8008e26 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8008e0e:	2302      	movs	r3, #2
 8008e10:	73fb      	strb	r3, [r7, #15]
    break;
 8008e12:	e008      	b.n	8008e26 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8008e14:	2301      	movs	r3, #1
 8008e16:	73fb      	strb	r3, [r7, #15]
    break;
 8008e18:	e005      	b.n	8008e26 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8008e1a:	2302      	movs	r3, #2
 8008e1c:	73fb      	strb	r3, [r7, #15]
    break;
 8008e1e:	e002      	b.n	8008e26 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8008e20:	2302      	movs	r3, #2
 8008e22:	73fb      	strb	r3, [r7, #15]
    break;
 8008e24:	bf00      	nop
  }
  return usb_status;
 8008e26:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e28:	4618      	mov	r0, r3
 8008e2a:	3714      	adds	r7, #20
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e32:	4770      	bx	lr

08008e34 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8008e34:	b580      	push	{r7, lr}
 8008e36:	b084      	sub	sp, #16
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	4603      	mov	r3, r0
 8008e3c:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8008e3e:	79fb      	ldrb	r3, [r7, #7]
 8008e40:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8008e42:	79fb      	ldrb	r3, [r7, #7]
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d102      	bne.n	8008e4e <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 8008e48:	2301      	movs	r3, #1
 8008e4a:	73fb      	strb	r3, [r7, #15]
 8008e4c:	e001      	b.n	8008e52 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 8008e4e:	2300      	movs	r3, #0
 8008e50:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8008e52:	7bfb      	ldrb	r3, [r7, #15]
 8008e54:	461a      	mov	r2, r3
 8008e56:	2101      	movs	r1, #1
 8008e58:	4803      	ldr	r0, [pc, #12]	; (8008e68 <MX_DriverVbusFS+0x34>)
 8008e5a:	f7f9 fab5 	bl	80023c8 <HAL_GPIO_WritePin>
}
 8008e5e:	bf00      	nop
 8008e60:	3710      	adds	r7, #16
 8008e62:	46bd      	mov	sp, r7
 8008e64:	bd80      	pop	{r7, pc}
 8008e66:	bf00      	nop
 8008e68:	40020800 	.word	0x40020800

08008e6c <__errno>:
 8008e6c:	4b01      	ldr	r3, [pc, #4]	; (8008e74 <__errno+0x8>)
 8008e6e:	6818      	ldr	r0, [r3, #0]
 8008e70:	4770      	bx	lr
 8008e72:	bf00      	nop
 8008e74:	20000030 	.word	0x20000030

08008e78 <__libc_init_array>:
 8008e78:	b570      	push	{r4, r5, r6, lr}
 8008e7a:	4d0d      	ldr	r5, [pc, #52]	; (8008eb0 <__libc_init_array+0x38>)
 8008e7c:	4c0d      	ldr	r4, [pc, #52]	; (8008eb4 <__libc_init_array+0x3c>)
 8008e7e:	1b64      	subs	r4, r4, r5
 8008e80:	10a4      	asrs	r4, r4, #2
 8008e82:	2600      	movs	r6, #0
 8008e84:	42a6      	cmp	r6, r4
 8008e86:	d109      	bne.n	8008e9c <__libc_init_array+0x24>
 8008e88:	4d0b      	ldr	r5, [pc, #44]	; (8008eb8 <__libc_init_array+0x40>)
 8008e8a:	4c0c      	ldr	r4, [pc, #48]	; (8008ebc <__libc_init_array+0x44>)
 8008e8c:	f000 f8f8 	bl	8009080 <_init>
 8008e90:	1b64      	subs	r4, r4, r5
 8008e92:	10a4      	asrs	r4, r4, #2
 8008e94:	2600      	movs	r6, #0
 8008e96:	42a6      	cmp	r6, r4
 8008e98:	d105      	bne.n	8008ea6 <__libc_init_array+0x2e>
 8008e9a:	bd70      	pop	{r4, r5, r6, pc}
 8008e9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ea0:	4798      	blx	r3
 8008ea2:	3601      	adds	r6, #1
 8008ea4:	e7ee      	b.n	8008e84 <__libc_init_array+0xc>
 8008ea6:	f855 3b04 	ldr.w	r3, [r5], #4
 8008eaa:	4798      	blx	r3
 8008eac:	3601      	adds	r6, #1
 8008eae:	e7f2      	b.n	8008e96 <__libc_init_array+0x1e>
 8008eb0:	080095bc 	.word	0x080095bc
 8008eb4:	080095bc 	.word	0x080095bc
 8008eb8:	080095bc 	.word	0x080095bc
 8008ebc:	080095c0 	.word	0x080095c0

08008ec0 <malloc>:
 8008ec0:	4b02      	ldr	r3, [pc, #8]	; (8008ecc <malloc+0xc>)
 8008ec2:	4601      	mov	r1, r0
 8008ec4:	6818      	ldr	r0, [r3, #0]
 8008ec6:	f000 b863 	b.w	8008f90 <_malloc_r>
 8008eca:	bf00      	nop
 8008ecc:	20000030 	.word	0x20000030

08008ed0 <free>:
 8008ed0:	4b02      	ldr	r3, [pc, #8]	; (8008edc <free+0xc>)
 8008ed2:	4601      	mov	r1, r0
 8008ed4:	6818      	ldr	r0, [r3, #0]
 8008ed6:	f000 b80b 	b.w	8008ef0 <_free_r>
 8008eda:	bf00      	nop
 8008edc:	20000030 	.word	0x20000030

08008ee0 <memset>:
 8008ee0:	4402      	add	r2, r0
 8008ee2:	4603      	mov	r3, r0
 8008ee4:	4293      	cmp	r3, r2
 8008ee6:	d100      	bne.n	8008eea <memset+0xa>
 8008ee8:	4770      	bx	lr
 8008eea:	f803 1b01 	strb.w	r1, [r3], #1
 8008eee:	e7f9      	b.n	8008ee4 <memset+0x4>

08008ef0 <_free_r>:
 8008ef0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008ef2:	2900      	cmp	r1, #0
 8008ef4:	d048      	beq.n	8008f88 <_free_r+0x98>
 8008ef6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008efa:	9001      	str	r0, [sp, #4]
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	f1a1 0404 	sub.w	r4, r1, #4
 8008f02:	bfb8      	it	lt
 8008f04:	18e4      	addlt	r4, r4, r3
 8008f06:	f000 f8ad 	bl	8009064 <__malloc_lock>
 8008f0a:	4a20      	ldr	r2, [pc, #128]	; (8008f8c <_free_r+0x9c>)
 8008f0c:	9801      	ldr	r0, [sp, #4]
 8008f0e:	6813      	ldr	r3, [r2, #0]
 8008f10:	4615      	mov	r5, r2
 8008f12:	b933      	cbnz	r3, 8008f22 <_free_r+0x32>
 8008f14:	6063      	str	r3, [r4, #4]
 8008f16:	6014      	str	r4, [r2, #0]
 8008f18:	b003      	add	sp, #12
 8008f1a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008f1e:	f000 b8a7 	b.w	8009070 <__malloc_unlock>
 8008f22:	42a3      	cmp	r3, r4
 8008f24:	d90b      	bls.n	8008f3e <_free_r+0x4e>
 8008f26:	6821      	ldr	r1, [r4, #0]
 8008f28:	1862      	adds	r2, r4, r1
 8008f2a:	4293      	cmp	r3, r2
 8008f2c:	bf04      	itt	eq
 8008f2e:	681a      	ldreq	r2, [r3, #0]
 8008f30:	685b      	ldreq	r3, [r3, #4]
 8008f32:	6063      	str	r3, [r4, #4]
 8008f34:	bf04      	itt	eq
 8008f36:	1852      	addeq	r2, r2, r1
 8008f38:	6022      	streq	r2, [r4, #0]
 8008f3a:	602c      	str	r4, [r5, #0]
 8008f3c:	e7ec      	b.n	8008f18 <_free_r+0x28>
 8008f3e:	461a      	mov	r2, r3
 8008f40:	685b      	ldr	r3, [r3, #4]
 8008f42:	b10b      	cbz	r3, 8008f48 <_free_r+0x58>
 8008f44:	42a3      	cmp	r3, r4
 8008f46:	d9fa      	bls.n	8008f3e <_free_r+0x4e>
 8008f48:	6811      	ldr	r1, [r2, #0]
 8008f4a:	1855      	adds	r5, r2, r1
 8008f4c:	42a5      	cmp	r5, r4
 8008f4e:	d10b      	bne.n	8008f68 <_free_r+0x78>
 8008f50:	6824      	ldr	r4, [r4, #0]
 8008f52:	4421      	add	r1, r4
 8008f54:	1854      	adds	r4, r2, r1
 8008f56:	42a3      	cmp	r3, r4
 8008f58:	6011      	str	r1, [r2, #0]
 8008f5a:	d1dd      	bne.n	8008f18 <_free_r+0x28>
 8008f5c:	681c      	ldr	r4, [r3, #0]
 8008f5e:	685b      	ldr	r3, [r3, #4]
 8008f60:	6053      	str	r3, [r2, #4]
 8008f62:	4421      	add	r1, r4
 8008f64:	6011      	str	r1, [r2, #0]
 8008f66:	e7d7      	b.n	8008f18 <_free_r+0x28>
 8008f68:	d902      	bls.n	8008f70 <_free_r+0x80>
 8008f6a:	230c      	movs	r3, #12
 8008f6c:	6003      	str	r3, [r0, #0]
 8008f6e:	e7d3      	b.n	8008f18 <_free_r+0x28>
 8008f70:	6825      	ldr	r5, [r4, #0]
 8008f72:	1961      	adds	r1, r4, r5
 8008f74:	428b      	cmp	r3, r1
 8008f76:	bf04      	itt	eq
 8008f78:	6819      	ldreq	r1, [r3, #0]
 8008f7a:	685b      	ldreq	r3, [r3, #4]
 8008f7c:	6063      	str	r3, [r4, #4]
 8008f7e:	bf04      	itt	eq
 8008f80:	1949      	addeq	r1, r1, r5
 8008f82:	6021      	streq	r1, [r4, #0]
 8008f84:	6054      	str	r4, [r2, #4]
 8008f86:	e7c7      	b.n	8008f18 <_free_r+0x28>
 8008f88:	b003      	add	sp, #12
 8008f8a:	bd30      	pop	{r4, r5, pc}
 8008f8c:	200000c8 	.word	0x200000c8

08008f90 <_malloc_r>:
 8008f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f92:	1ccd      	adds	r5, r1, #3
 8008f94:	f025 0503 	bic.w	r5, r5, #3
 8008f98:	3508      	adds	r5, #8
 8008f9a:	2d0c      	cmp	r5, #12
 8008f9c:	bf38      	it	cc
 8008f9e:	250c      	movcc	r5, #12
 8008fa0:	2d00      	cmp	r5, #0
 8008fa2:	4606      	mov	r6, r0
 8008fa4:	db01      	blt.n	8008faa <_malloc_r+0x1a>
 8008fa6:	42a9      	cmp	r1, r5
 8008fa8:	d903      	bls.n	8008fb2 <_malloc_r+0x22>
 8008faa:	230c      	movs	r3, #12
 8008fac:	6033      	str	r3, [r6, #0]
 8008fae:	2000      	movs	r0, #0
 8008fb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008fb2:	f000 f857 	bl	8009064 <__malloc_lock>
 8008fb6:	4921      	ldr	r1, [pc, #132]	; (800903c <_malloc_r+0xac>)
 8008fb8:	680a      	ldr	r2, [r1, #0]
 8008fba:	4614      	mov	r4, r2
 8008fbc:	b99c      	cbnz	r4, 8008fe6 <_malloc_r+0x56>
 8008fbe:	4f20      	ldr	r7, [pc, #128]	; (8009040 <_malloc_r+0xb0>)
 8008fc0:	683b      	ldr	r3, [r7, #0]
 8008fc2:	b923      	cbnz	r3, 8008fce <_malloc_r+0x3e>
 8008fc4:	4621      	mov	r1, r4
 8008fc6:	4630      	mov	r0, r6
 8008fc8:	f000 f83c 	bl	8009044 <_sbrk_r>
 8008fcc:	6038      	str	r0, [r7, #0]
 8008fce:	4629      	mov	r1, r5
 8008fd0:	4630      	mov	r0, r6
 8008fd2:	f000 f837 	bl	8009044 <_sbrk_r>
 8008fd6:	1c43      	adds	r3, r0, #1
 8008fd8:	d123      	bne.n	8009022 <_malloc_r+0x92>
 8008fda:	230c      	movs	r3, #12
 8008fdc:	6033      	str	r3, [r6, #0]
 8008fde:	4630      	mov	r0, r6
 8008fe0:	f000 f846 	bl	8009070 <__malloc_unlock>
 8008fe4:	e7e3      	b.n	8008fae <_malloc_r+0x1e>
 8008fe6:	6823      	ldr	r3, [r4, #0]
 8008fe8:	1b5b      	subs	r3, r3, r5
 8008fea:	d417      	bmi.n	800901c <_malloc_r+0x8c>
 8008fec:	2b0b      	cmp	r3, #11
 8008fee:	d903      	bls.n	8008ff8 <_malloc_r+0x68>
 8008ff0:	6023      	str	r3, [r4, #0]
 8008ff2:	441c      	add	r4, r3
 8008ff4:	6025      	str	r5, [r4, #0]
 8008ff6:	e004      	b.n	8009002 <_malloc_r+0x72>
 8008ff8:	6863      	ldr	r3, [r4, #4]
 8008ffa:	42a2      	cmp	r2, r4
 8008ffc:	bf0c      	ite	eq
 8008ffe:	600b      	streq	r3, [r1, #0]
 8009000:	6053      	strne	r3, [r2, #4]
 8009002:	4630      	mov	r0, r6
 8009004:	f000 f834 	bl	8009070 <__malloc_unlock>
 8009008:	f104 000b 	add.w	r0, r4, #11
 800900c:	1d23      	adds	r3, r4, #4
 800900e:	f020 0007 	bic.w	r0, r0, #7
 8009012:	1ac2      	subs	r2, r0, r3
 8009014:	d0cc      	beq.n	8008fb0 <_malloc_r+0x20>
 8009016:	1a1b      	subs	r3, r3, r0
 8009018:	50a3      	str	r3, [r4, r2]
 800901a:	e7c9      	b.n	8008fb0 <_malloc_r+0x20>
 800901c:	4622      	mov	r2, r4
 800901e:	6864      	ldr	r4, [r4, #4]
 8009020:	e7cc      	b.n	8008fbc <_malloc_r+0x2c>
 8009022:	1cc4      	adds	r4, r0, #3
 8009024:	f024 0403 	bic.w	r4, r4, #3
 8009028:	42a0      	cmp	r0, r4
 800902a:	d0e3      	beq.n	8008ff4 <_malloc_r+0x64>
 800902c:	1a21      	subs	r1, r4, r0
 800902e:	4630      	mov	r0, r6
 8009030:	f000 f808 	bl	8009044 <_sbrk_r>
 8009034:	3001      	adds	r0, #1
 8009036:	d1dd      	bne.n	8008ff4 <_malloc_r+0x64>
 8009038:	e7cf      	b.n	8008fda <_malloc_r+0x4a>
 800903a:	bf00      	nop
 800903c:	200000c8 	.word	0x200000c8
 8009040:	200000cc 	.word	0x200000cc

08009044 <_sbrk_r>:
 8009044:	b538      	push	{r3, r4, r5, lr}
 8009046:	4d06      	ldr	r5, [pc, #24]	; (8009060 <_sbrk_r+0x1c>)
 8009048:	2300      	movs	r3, #0
 800904a:	4604      	mov	r4, r0
 800904c:	4608      	mov	r0, r1
 800904e:	602b      	str	r3, [r5, #0]
 8009050:	f7f7 fe7a 	bl	8000d48 <_sbrk>
 8009054:	1c43      	adds	r3, r0, #1
 8009056:	d102      	bne.n	800905e <_sbrk_r+0x1a>
 8009058:	682b      	ldr	r3, [r5, #0]
 800905a:	b103      	cbz	r3, 800905e <_sbrk_r+0x1a>
 800905c:	6023      	str	r3, [r4, #0]
 800905e:	bd38      	pop	{r3, r4, r5, pc}
 8009060:	200008fc 	.word	0x200008fc

08009064 <__malloc_lock>:
 8009064:	4801      	ldr	r0, [pc, #4]	; (800906c <__malloc_lock+0x8>)
 8009066:	f000 b809 	b.w	800907c <__retarget_lock_acquire_recursive>
 800906a:	bf00      	nop
 800906c:	20000904 	.word	0x20000904

08009070 <__malloc_unlock>:
 8009070:	4801      	ldr	r0, [pc, #4]	; (8009078 <__malloc_unlock+0x8>)
 8009072:	f000 b804 	b.w	800907e <__retarget_lock_release_recursive>
 8009076:	bf00      	nop
 8009078:	20000904 	.word	0x20000904

0800907c <__retarget_lock_acquire_recursive>:
 800907c:	4770      	bx	lr

0800907e <__retarget_lock_release_recursive>:
 800907e:	4770      	bx	lr

08009080 <_init>:
 8009080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009082:	bf00      	nop
 8009084:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009086:	bc08      	pop	{r3}
 8009088:	469e      	mov	lr, r3
 800908a:	4770      	bx	lr

0800908c <_fini>:
 800908c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800908e:	bf00      	nop
 8009090:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009092:	bc08      	pop	{r3}
 8009094:	469e      	mov	lr, r3
 8009096:	4770      	bx	lr
