// Seed: 1304321832
module module_0 (
    input  tri0 id_0,
    output tri1 id_1
);
  id_3(
      .id_0(1), .id_1(id_0)
  );
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    input tri0 id_2,
    output wand id_3,
    input supply0 id_4,
    output wor id_5,
    input tri1 id_6,
    output logic id_7,
    input uwire id_8,
    input tri id_9,
    input tri0 id_10,
    input wand id_11,
    output logic id_12
);
  initial begin : LABEL_0
    if (id_6.id_10) id_12 <= 1'b0 != id_0;
    id_7 <= id_10 << id_9 | 1;
  end
  module_0 modCall_1 (
      id_11,
      id_5
  );
endmodule
