

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_227_17'
================================================================
* Date:           Sat May 11 11:31:40 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.755 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.168 us|  0.168 us|   21|   21|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_227_17  |       19|       19|         3|          1|          1|    17|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    177|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     141|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     141|    213|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln227_fu_260_p2   |         +|   0|  0|  14|           7|           3|
    |ret_V_35_fu_293_p2    |         +|   0|  0|  36|          29|          29|
    |ret_V_36_fu_307_p2    |         +|   0|  0|  36|          29|          29|
    |ret_V_37_fu_321_p2    |         +|   0|  0|  36|          29|          29|
    |ret_V_fu_279_p2       |         +|   0|  0|  36|          29|          29|
    |icmp_ln227_fu_254_p2  |      icmp|   0|  0|  10|           7|           7|
    |or_ln227_fu_248_p2    |        or|   0|  0|   7|           7|           2|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 177|         138|         130|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_9              |   9|          2|    7|         14|
    |i_fu_58                           |   9|          2|    7|         14|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  36|          8|   16|         32|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i_fu_58                           |   7|   0|    7|          0|
    |icmp_ln227_reg_362                |   1|   0|    1|          0|
    |icmp_ln227_reg_362_pp0_iter1_reg  |   1|   0|    1|          0|
    |ret_V_35_reg_391                  |  29|   0|   29|          0|
    |ret_V_36_reg_396                  |  29|   0|   29|          0|
    |ret_V_37_reg_401                  |  29|   0|   29|          0|
    |ret_V_reg_386                     |  29|   0|   29|          0|
    |zext_ln813_reg_334                |   5|   0|   64|         59|
    |zext_ln813_reg_334_pp0_iter1_reg  |   5|   0|   64|         59|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 141|   0|  259|        118|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_227_17|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_227_17|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_227_17|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_227_17|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_227_17|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_227_17|  return value|
|arr_5_I_V_address0    |  out|    5|   ap_memory|                            arr_5_I_V|         array|
|arr_5_I_V_ce0         |  out|    1|   ap_memory|                            arr_5_I_V|         array|
|arr_5_I_V_q0          |   in|   28|   ap_memory|                            arr_5_I_V|         array|
|arr_5_I_V_1_address0  |  out|    5|   ap_memory|                          arr_5_I_V_1|         array|
|arr_5_I_V_1_ce0       |  out|    1|   ap_memory|                          arr_5_I_V_1|         array|
|arr_5_I_V_1_q0        |   in|   28|   ap_memory|                          arr_5_I_V_1|         array|
|arr_6_I_V_address0    |  out|    5|   ap_memory|                            arr_6_I_V|         array|
|arr_6_I_V_ce0         |  out|    1|   ap_memory|                            arr_6_I_V|         array|
|arr_6_I_V_we0         |  out|    1|   ap_memory|                            arr_6_I_V|         array|
|arr_6_I_V_d0          |  out|   29|   ap_memory|                            arr_6_I_V|         array|
|arr_5_Q_V_address0    |  out|    5|   ap_memory|                            arr_5_Q_V|         array|
|arr_5_Q_V_ce0         |  out|    1|   ap_memory|                            arr_5_Q_V|         array|
|arr_5_Q_V_q0          |   in|   28|   ap_memory|                            arr_5_Q_V|         array|
|arr_5_Q_V_1_address0  |  out|    5|   ap_memory|                          arr_5_Q_V_1|         array|
|arr_5_Q_V_1_ce0       |  out|    1|   ap_memory|                          arr_5_Q_V_1|         array|
|arr_5_Q_V_1_q0        |   in|   28|   ap_memory|                          arr_5_Q_V_1|         array|
|arr_6_Q_V_address0    |  out|    5|   ap_memory|                            arr_6_Q_V|         array|
|arr_6_Q_V_ce0         |  out|    1|   ap_memory|                            arr_6_Q_V|         array|
|arr_6_Q_V_we0         |  out|    1|   ap_memory|                            arr_6_Q_V|         array|
|arr_6_Q_V_d0          |  out|   29|   ap_memory|                            arr_6_Q_V|         array|
|arr_5_I_V_2_address0  |  out|    5|   ap_memory|                          arr_5_I_V_2|         array|
|arr_5_I_V_2_ce0       |  out|    1|   ap_memory|                          arr_5_I_V_2|         array|
|arr_5_I_V_2_q0        |   in|   28|   ap_memory|                          arr_5_I_V_2|         array|
|arr_5_I_V_3_address0  |  out|    5|   ap_memory|                          arr_5_I_V_3|         array|
|arr_5_I_V_3_ce0       |  out|    1|   ap_memory|                          arr_5_I_V_3|         array|
|arr_5_I_V_3_q0        |   in|   28|   ap_memory|                          arr_5_I_V_3|         array|
|arr_6_I_V_2_address0  |  out|    5|   ap_memory|                          arr_6_I_V_2|         array|
|arr_6_I_V_2_ce0       |  out|    1|   ap_memory|                          arr_6_I_V_2|         array|
|arr_6_I_V_2_we0       |  out|    1|   ap_memory|                          arr_6_I_V_2|         array|
|arr_6_I_V_2_d0        |  out|   29|   ap_memory|                          arr_6_I_V_2|         array|
|arr_5_Q_V_2_address0  |  out|    5|   ap_memory|                          arr_5_Q_V_2|         array|
|arr_5_Q_V_2_ce0       |  out|    1|   ap_memory|                          arr_5_Q_V_2|         array|
|arr_5_Q_V_2_q0        |   in|   28|   ap_memory|                          arr_5_Q_V_2|         array|
|arr_5_Q_V_3_address0  |  out|    5|   ap_memory|                          arr_5_Q_V_3|         array|
|arr_5_Q_V_3_ce0       |  out|    1|   ap_memory|                          arr_5_Q_V_3|         array|
|arr_5_Q_V_3_q0        |   in|   28|   ap_memory|                          arr_5_Q_V_3|         array|
|arr_6_Q_V_2_address0  |  out|    5|   ap_memory|                          arr_6_Q_V_2|         array|
|arr_6_Q_V_2_ce0       |  out|    1|   ap_memory|                          arr_6_Q_V_2|         array|
|arr_6_Q_V_2_we0       |  out|    1|   ap_memory|                          arr_6_Q_V_2|         array|
|arr_6_Q_V_2_d0        |  out|   29|   ap_memory|                          arr_6_Q_V_2|         array|
+----------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.45>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body630.0.split"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_9 = load i7 %i" [receiver.cpp:227]   --->   Operation 9 'load' 'i_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%lshr_ln813_8 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i_9, i32 2, i32 6"   --->   Operation 10 'partselect' 'lshr_ln813_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i5 %lshr_ln813_8"   --->   Operation 11 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arr_5_I_V_addr = getelementptr i28 %arr_5_I_V, i64 0, i64 %zext_ln813"   --->   Operation 12 'getelementptr' 'arr_5_I_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (2.32ns)   --->   "%lhs_V = load i5 %arr_5_I_V_addr"   --->   Operation 13 'load' 'lhs_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arr_5_I_V_1_addr = getelementptr i28 %arr_5_I_V_1, i64 0, i64 %zext_ln813"   --->   Operation 14 'getelementptr' 'arr_5_I_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.32ns)   --->   "%rhs = load i5 %arr_5_I_V_1_addr"   --->   Operation 15 'load' 'rhs' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arr_5_Q_V_addr = getelementptr i28 %arr_5_Q_V, i64 0, i64 %zext_ln813"   --->   Operation 16 'getelementptr' 'arr_5_Q_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%lhs_V_4 = load i5 %arr_5_Q_V_addr"   --->   Operation 17 'load' 'lhs_V_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arr_5_Q_V_1_addr = getelementptr i28 %arr_5_Q_V_1, i64 0, i64 %zext_ln813"   --->   Operation 18 'getelementptr' 'arr_5_Q_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.32ns)   --->   "%rhs_4 = load i5 %arr_5_Q_V_1_addr"   --->   Operation 19 'load' 'rhs_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln227)   --->   "%or_ln227 = or i7 %i_9, i7 2" [receiver.cpp:227]   --->   Operation 20 'or' 'or_ln227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.48ns) (out node of the LUT)   --->   "%icmp_ln227 = icmp_ult  i7 %or_ln227, i7 70" [receiver.cpp:227]   --->   Operation 21 'icmp' 'icmp_ln227' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln227 = br i1 %icmp_ln227, void %for.end651.exitStub, void %for.body630.1" [receiver.cpp:227]   --->   Operation 22 'br' 'br_ln227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%arr_5_I_V_2_addr = getelementptr i28 %arr_5_I_V_2, i64 0, i64 %zext_ln813"   --->   Operation 23 'getelementptr' 'arr_5_I_V_2_addr' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%lhs_V_5 = load i5 %arr_5_I_V_2_addr"   --->   Operation 24 'load' 'lhs_V_5' <Predicate = (icmp_ln227)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%arr_5_I_V_3_addr = getelementptr i28 %arr_5_I_V_3, i64 0, i64 %zext_ln813"   --->   Operation 25 'getelementptr' 'arr_5_I_V_3_addr' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (2.32ns)   --->   "%rhs_5 = load i5 %arr_5_I_V_3_addr"   --->   Operation 26 'load' 'rhs_5' <Predicate = (icmp_ln227)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%arr_5_Q_V_2_addr = getelementptr i28 %arr_5_Q_V_2, i64 0, i64 %zext_ln813"   --->   Operation 27 'getelementptr' 'arr_5_Q_V_2_addr' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (2.32ns)   --->   "%lhs_V_6 = load i5 %arr_5_Q_V_2_addr"   --->   Operation 28 'load' 'lhs_V_6' <Predicate = (icmp_ln227)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%arr_5_Q_V_3_addr = getelementptr i28 %arr_5_Q_V_3, i64 0, i64 %zext_ln813"   --->   Operation 29 'getelementptr' 'arr_5_Q_V_3_addr' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.32ns)   --->   "%rhs_6 = load i5 %arr_5_Q_V_3_addr"   --->   Operation 30 'load' 'rhs_6' <Predicate = (icmp_ln227)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_1 : Operation 31 [1/1] (1.87ns)   --->   "%add_ln227 = add i7 %i_9, i7 4" [receiver.cpp:227]   --->   Operation 31 'add' 'add_ln227' <Predicate = (icmp_ln227)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln227 = store i7 %add_ln227, i7 %i" [receiver.cpp:227]   --->   Operation 32 'store' 'store_ln227' <Predicate = (icmp_ln227)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.75>
ST_2 : Operation 33 [1/2] (2.32ns)   --->   "%lhs_V = load i5 %arr_5_I_V_addr"   --->   Operation 33 'load' 'lhs_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i28 %lhs_V"   --->   Operation 34 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/2] (2.32ns)   --->   "%rhs = load i5 %arr_5_I_V_1_addr"   --->   Operation 35 'load' 'rhs' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln813_10 = sext i28 %rhs"   --->   Operation 36 'sext' 'sext_ln813_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (2.43ns)   --->   "%ret_V = add i29 %sext_ln813_10, i29 %sext_ln813"   --->   Operation 37 'add' 'ret_V' <Predicate = true> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/2] (2.32ns)   --->   "%lhs_V_4 = load i5 %arr_5_Q_V_addr"   --->   Operation 38 'load' 'lhs_V_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln813_11 = sext i28 %lhs_V_4"   --->   Operation 39 'sext' 'sext_ln813_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (2.32ns)   --->   "%rhs_4 = load i5 %arr_5_Q_V_1_addr"   --->   Operation 40 'load' 'rhs_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln813_12 = sext i28 %rhs_4"   --->   Operation 41 'sext' 'sext_ln813_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.43ns)   --->   "%ret_V_35 = add i29 %sext_ln813_12, i29 %sext_ln813_11"   --->   Operation 42 'add' 'ret_V_35' <Predicate = true> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/2] (2.32ns)   --->   "%lhs_V_5 = load i5 %arr_5_I_V_2_addr"   --->   Operation 43 'load' 'lhs_V_5' <Predicate = (icmp_ln227)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln813_13 = sext i28 %lhs_V_5"   --->   Operation 44 'sext' 'sext_ln813_13' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_2 : Operation 45 [1/2] (2.32ns)   --->   "%rhs_5 = load i5 %arr_5_I_V_3_addr"   --->   Operation 45 'load' 'rhs_5' <Predicate = (icmp_ln227)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln813_14 = sext i28 %rhs_5"   --->   Operation 46 'sext' 'sext_ln813_14' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.43ns)   --->   "%ret_V_36 = add i29 %sext_ln813_14, i29 %sext_ln813_13"   --->   Operation 47 'add' 'ret_V_36' <Predicate = (icmp_ln227)> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/2] (2.32ns)   --->   "%lhs_V_6 = load i5 %arr_5_Q_V_2_addr"   --->   Operation 48 'load' 'lhs_V_6' <Predicate = (icmp_ln227)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln813_15 = sext i28 %lhs_V_6"   --->   Operation 49 'sext' 'sext_ln813_15' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_2 : Operation 50 [1/2] (2.32ns)   --->   "%rhs_6 = load i5 %arr_5_Q_V_3_addr"   --->   Operation 50 'load' 'rhs_6' <Predicate = (icmp_ln227)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln813_16 = sext i28 %rhs_6"   --->   Operation 51 'sext' 'sext_ln813_16' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (2.43ns)   --->   "%ret_V_37 = add i29 %sext_ln813_16, i29 %sext_ln813_15"   --->   Operation 52 'add' 'ret_V_37' <Predicate = (icmp_ln227)> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 53 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln227 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [receiver.cpp:227]   --->   Operation 54 'specloopname' 'specloopname_ln227' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%arr_6_I_V_addr = getelementptr i29 %arr_6_I_V, i64 0, i64 %zext_ln813" [receiver.cpp:229]   --->   Operation 55 'getelementptr' 'arr_6_I_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (2.32ns)   --->   "%store_ln229 = store i29 %ret_V, i5 %arr_6_I_V_addr" [receiver.cpp:229]   --->   Operation 56 'store' 'store_ln229' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%arr_6_Q_V_addr = getelementptr i29 %arr_6_Q_V, i64 0, i64 %zext_ln813" [receiver.cpp:230]   --->   Operation 57 'getelementptr' 'arr_6_Q_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (2.32ns)   --->   "%store_ln230 = store i29 %ret_V_35, i5 %arr_6_Q_V_addr" [receiver.cpp:230]   --->   Operation 58 'store' 'store_ln230' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17"   --->   Operation 59 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%arr_6_I_V_2_addr = getelementptr i29 %arr_6_I_V_2, i64 0, i64 %zext_ln813" [receiver.cpp:229]   --->   Operation 60 'getelementptr' 'arr_6_I_V_2_addr' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (2.32ns)   --->   "%store_ln229 = store i29 %ret_V_36, i5 %arr_6_I_V_2_addr" [receiver.cpp:229]   --->   Operation 61 'store' 'store_ln229' <Predicate = (icmp_ln227)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%arr_6_Q_V_2_addr = getelementptr i29 %arr_6_Q_V_2, i64 0, i64 %zext_ln813" [receiver.cpp:230]   --->   Operation 62 'getelementptr' 'arr_6_Q_V_2_addr' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (2.32ns)   --->   "%store_ln230 = store i29 %ret_V_37, i5 %arr_6_Q_V_2_addr" [receiver.cpp:230]   --->   Operation 63 'store' 'store_ln230' <Predicate = (icmp_ln227)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln227 = br void %for.body630.0.split" [receiver.cpp:227]   --->   Operation 64 'br' 'br_ln227' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (!icmp_ln227)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_5_I_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_5_I_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_6_I_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ arr_5_Q_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_5_Q_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_6_Q_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ arr_5_I_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_5_I_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_6_I_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ arr_5_Q_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_5_Q_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_6_Q_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 0100]
store_ln0          (store            ) [ 0000]
br_ln0             (br               ) [ 0000]
i_9                (load             ) [ 0000]
lshr_ln813_8       (partselect       ) [ 0000]
zext_ln813         (zext             ) [ 0111]
arr_5_I_V_addr     (getelementptr    ) [ 0110]
arr_5_I_V_1_addr   (getelementptr    ) [ 0110]
arr_5_Q_V_addr     (getelementptr    ) [ 0110]
arr_5_Q_V_1_addr   (getelementptr    ) [ 0110]
or_ln227           (or               ) [ 0000]
icmp_ln227         (icmp             ) [ 0111]
br_ln227           (br               ) [ 0000]
arr_5_I_V_2_addr   (getelementptr    ) [ 0110]
arr_5_I_V_3_addr   (getelementptr    ) [ 0110]
arr_5_Q_V_2_addr   (getelementptr    ) [ 0110]
arr_5_Q_V_3_addr   (getelementptr    ) [ 0110]
add_ln227          (add              ) [ 0000]
store_ln227        (store            ) [ 0000]
lhs_V              (load             ) [ 0000]
sext_ln813         (sext             ) [ 0000]
rhs                (load             ) [ 0000]
sext_ln813_10      (sext             ) [ 0000]
ret_V              (add              ) [ 0101]
lhs_V_4            (load             ) [ 0000]
sext_ln813_11      (sext             ) [ 0000]
rhs_4              (load             ) [ 0000]
sext_ln813_12      (sext             ) [ 0000]
ret_V_35           (add              ) [ 0101]
lhs_V_5            (load             ) [ 0000]
sext_ln813_13      (sext             ) [ 0000]
rhs_5              (load             ) [ 0000]
sext_ln813_14      (sext             ) [ 0000]
ret_V_36           (add              ) [ 0101]
lhs_V_6            (load             ) [ 0000]
sext_ln813_15      (sext             ) [ 0000]
rhs_6              (load             ) [ 0000]
sext_ln813_16      (sext             ) [ 0000]
ret_V_37           (add              ) [ 0101]
specpipeline_ln0   (specpipeline     ) [ 0000]
specloopname_ln227 (specloopname     ) [ 0000]
arr_6_I_V_addr     (getelementptr    ) [ 0000]
store_ln229        (store            ) [ 0000]
arr_6_Q_V_addr     (getelementptr    ) [ 0000]
store_ln230        (store            ) [ 0000]
empty              (speclooptripcount) [ 0000]
arr_6_I_V_2_addr   (getelementptr    ) [ 0000]
store_ln229        (store            ) [ 0000]
arr_6_Q_V_2_addr   (getelementptr    ) [ 0000]
store_ln230        (store            ) [ 0000]
br_ln227           (br               ) [ 0000]
ret_ln0            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_5_I_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_I_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arr_5_I_V_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_I_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arr_6_I_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_6_I_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arr_5_Q_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_Q_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arr_5_Q_V_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_Q_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arr_6_Q_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_6_Q_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arr_5_I_V_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_I_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arr_5_I_V_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_I_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arr_6_I_V_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_6_I_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arr_5_Q_V_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_Q_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arr_5_Q_V_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_Q_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arr_6_Q_V_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_6_Q_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="i_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="arr_5_I_V_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="28" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="5" slack="0"/>
<pin id="66" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_I_V_addr/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="5" slack="0"/>
<pin id="71" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="arr_5_I_V_1_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="28" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="5" slack="0"/>
<pin id="79" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_I_V_1_addr/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="5" slack="0"/>
<pin id="84" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="arr_5_Q_V_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="28" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="5" slack="0"/>
<pin id="92" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_Q_V_addr/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="5" slack="0"/>
<pin id="97" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_4/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="arr_5_Q_V_1_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="28" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="5" slack="0"/>
<pin id="105" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_Q_V_1_addr/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="0"/>
<pin id="110" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_4/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="arr_5_I_V_2_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="28" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="5" slack="0"/>
<pin id="118" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_I_V_2_addr/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="5" slack="0"/>
<pin id="123" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_5/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="arr_5_I_V_3_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="28" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="5" slack="0"/>
<pin id="131" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_I_V_3_addr/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="5" slack="0"/>
<pin id="136" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_5/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="arr_5_Q_V_2_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="28" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="5" slack="0"/>
<pin id="144" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_Q_V_2_addr/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="5" slack="0"/>
<pin id="149" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_6/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="arr_5_Q_V_3_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="28" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="5" slack="0"/>
<pin id="157" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_Q_V_3_addr/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="0"/>
<pin id="162" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_6/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="arr_6_I_V_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="29" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="5" slack="2"/>
<pin id="170" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_6_I_V_addr/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln229_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="5" slack="0"/>
<pin id="175" dir="0" index="1" bw="29" slack="1"/>
<pin id="176" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln229/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="arr_6_Q_V_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="29" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="5" slack="2"/>
<pin id="183" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_6_Q_V_addr/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln230_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="0"/>
<pin id="188" dir="0" index="1" bw="29" slack="1"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln230/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="arr_6_I_V_2_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="29" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="5" slack="2"/>
<pin id="196" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_6_I_V_2_addr/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln229_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="5" slack="0"/>
<pin id="201" dir="0" index="1" bw="29" slack="1"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln229/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="arr_6_Q_V_2_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="29" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="5" slack="2"/>
<pin id="209" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_6_Q_V_2_addr/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln230_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="0"/>
<pin id="214" dir="0" index="1" bw="29" slack="1"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln230/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln0_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="7" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="i_9_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="0"/>
<pin id="225" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_9/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="lshr_ln813_8_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="0"/>
<pin id="228" dir="0" index="1" bw="7" slack="0"/>
<pin id="229" dir="0" index="2" bw="3" slack="0"/>
<pin id="230" dir="0" index="3" bw="4" slack="0"/>
<pin id="231" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln813_8/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln813_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="or_ln227_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="7" slack="0"/>
<pin id="250" dir="0" index="1" bw="7" slack="0"/>
<pin id="251" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln227/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="icmp_ln227_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="7" slack="0"/>
<pin id="256" dir="0" index="1" bw="7" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln227/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln227_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="0"/>
<pin id="262" dir="0" index="1" bw="4" slack="0"/>
<pin id="263" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln227/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln227_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="0"/>
<pin id="268" dir="0" index="1" bw="7" slack="0"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln227/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="sext_ln813_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="28" slack="0"/>
<pin id="273" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="sext_ln813_10_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="28" slack="0"/>
<pin id="277" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_10/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="ret_V_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="28" slack="0"/>
<pin id="281" dir="0" index="1" bw="28" slack="0"/>
<pin id="282" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="sext_ln813_11_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="28" slack="0"/>
<pin id="287" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_11/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="sext_ln813_12_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="28" slack="0"/>
<pin id="291" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_12/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="ret_V_35_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="28" slack="0"/>
<pin id="295" dir="0" index="1" bw="28" slack="0"/>
<pin id="296" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_35/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="sext_ln813_13_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="28" slack="0"/>
<pin id="301" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_13/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="sext_ln813_14_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="28" slack="0"/>
<pin id="305" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_14/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="ret_V_36_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="28" slack="0"/>
<pin id="309" dir="0" index="1" bw="28" slack="0"/>
<pin id="310" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_36/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="sext_ln813_15_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="28" slack="0"/>
<pin id="315" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_15/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="sext_ln813_16_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="28" slack="0"/>
<pin id="319" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_16/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="ret_V_37_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="28" slack="0"/>
<pin id="323" dir="0" index="1" bw="28" slack="0"/>
<pin id="324" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_37/2 "/>
</bind>
</comp>

<comp id="327" class="1005" name="i_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="7" slack="0"/>
<pin id="329" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="334" class="1005" name="zext_ln813_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="64" slack="2"/>
<pin id="336" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln813 "/>
</bind>
</comp>

<comp id="342" class="1005" name="arr_5_I_V_addr_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="5" slack="1"/>
<pin id="344" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_5_I_V_addr "/>
</bind>
</comp>

<comp id="347" class="1005" name="arr_5_I_V_1_addr_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="5" slack="1"/>
<pin id="349" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_5_I_V_1_addr "/>
</bind>
</comp>

<comp id="352" class="1005" name="arr_5_Q_V_addr_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="5" slack="1"/>
<pin id="354" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_5_Q_V_addr "/>
</bind>
</comp>

<comp id="357" class="1005" name="arr_5_Q_V_1_addr_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="5" slack="1"/>
<pin id="359" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_5_Q_V_1_addr "/>
</bind>
</comp>

<comp id="362" class="1005" name="icmp_ln227_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="1"/>
<pin id="364" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln227 "/>
</bind>
</comp>

<comp id="366" class="1005" name="arr_5_I_V_2_addr_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="5" slack="1"/>
<pin id="368" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_5_I_V_2_addr "/>
</bind>
</comp>

<comp id="371" class="1005" name="arr_5_I_V_3_addr_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="5" slack="1"/>
<pin id="373" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_5_I_V_3_addr "/>
</bind>
</comp>

<comp id="376" class="1005" name="arr_5_Q_V_2_addr_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="5" slack="1"/>
<pin id="378" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_5_Q_V_2_addr "/>
</bind>
</comp>

<comp id="381" class="1005" name="arr_5_Q_V_3_addr_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="5" slack="1"/>
<pin id="383" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_5_Q_V_3_addr "/>
</bind>
</comp>

<comp id="386" class="1005" name="ret_V_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="29" slack="1"/>
<pin id="388" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="391" class="1005" name="ret_V_35_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="29" slack="1"/>
<pin id="393" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_35 "/>
</bind>
</comp>

<comp id="396" class="1005" name="ret_V_36_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="29" slack="1"/>
<pin id="398" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_36 "/>
</bind>
</comp>

<comp id="401" class="1005" name="ret_V_37_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="29" slack="1"/>
<pin id="403" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_37 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="24" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="34" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="34" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="34" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="34" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="34" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="34" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="34" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="20" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="153" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="166" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="184"><net_src comp="10" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="34" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="179" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="34" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="192" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="22" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="34" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="205" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="26" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="232"><net_src comp="28" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="234"><net_src comp="30" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="235"><net_src comp="32" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="239"><net_src comp="226" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="242"><net_src comp="236" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="243"><net_src comp="236" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="244"><net_src comp="236" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="245"><net_src comp="236" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="247"><net_src comp="236" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="252"><net_src comp="223" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="36" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="38" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="223" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="40" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="260" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="69" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="82" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="271" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="95" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="108" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="285" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="121" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="134" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="299" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="147" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="160" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="317" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="313" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="58" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="332"><net_src comp="327" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="333"><net_src comp="327" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="337"><net_src comp="236" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="339"><net_src comp="334" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="340"><net_src comp="334" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="341"><net_src comp="334" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="345"><net_src comp="62" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="350"><net_src comp="75" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="355"><net_src comp="88" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="360"><net_src comp="101" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="365"><net_src comp="254" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="114" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="374"><net_src comp="127" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="379"><net_src comp="140" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="384"><net_src comp="153" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="389"><net_src comp="279" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="394"><net_src comp="293" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="399"><net_src comp="307" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="404"><net_src comp="321" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="212" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr_6_I_V | {3 }
	Port: arr_6_Q_V | {3 }
	Port: arr_6_I_V_2 | {3 }
	Port: arr_6_Q_V_2 | {3 }
 - Input state : 
	Port: receiver_Pipeline_VITIS_LOOP_227_17 : arr_5_I_V | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_227_17 : arr_5_I_V_1 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_227_17 : arr_5_Q_V | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_227_17 : arr_5_Q_V_1 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_227_17 : arr_5_I_V_2 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_227_17 : arr_5_I_V_3 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_227_17 : arr_5_Q_V_2 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_227_17 : arr_5_Q_V_3 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_9 : 1
		lshr_ln813_8 : 2
		zext_ln813 : 3
		arr_5_I_V_addr : 4
		lhs_V : 5
		arr_5_I_V_1_addr : 4
		rhs : 5
		arr_5_Q_V_addr : 4
		lhs_V_4 : 5
		arr_5_Q_V_1_addr : 4
		rhs_4 : 5
		or_ln227 : 2
		icmp_ln227 : 2
		br_ln227 : 3
		arr_5_I_V_2_addr : 4
		lhs_V_5 : 5
		arr_5_I_V_3_addr : 4
		rhs_5 : 5
		arr_5_Q_V_2_addr : 4
		lhs_V_6 : 5
		arr_5_Q_V_3_addr : 4
		rhs_6 : 5
		add_ln227 : 2
		store_ln227 : 3
	State 2
		sext_ln813 : 1
		sext_ln813_10 : 1
		ret_V : 2
		sext_ln813_11 : 1
		sext_ln813_12 : 1
		ret_V_35 : 2
		sext_ln813_13 : 1
		sext_ln813_14 : 1
		ret_V_36 : 2
		sext_ln813_15 : 1
		sext_ln813_16 : 1
		ret_V_37 : 2
	State 3
		store_ln229 : 1
		store_ln230 : 1
		store_ln229 : 1
		store_ln230 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   add_ln227_fu_260   |    0    |    14   |
|          |     ret_V_fu_279     |    0    |    35   |
|    add   |    ret_V_35_fu_293   |    0    |    35   |
|          |    ret_V_36_fu_307   |    0    |    35   |
|          |    ret_V_37_fu_321   |    0    |    35   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln227_fu_254  |    0    |    10   |
|----------|----------------------|---------|---------|
|partselect|  lshr_ln813_8_fu_226 |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |   zext_ln813_fu_236  |    0    |    0    |
|----------|----------------------|---------|---------|
|    or    |    or_ln227_fu_248   |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   sext_ln813_fu_271  |    0    |    0    |
|          | sext_ln813_10_fu_275 |    0    |    0    |
|          | sext_ln813_11_fu_285 |    0    |    0    |
|   sext   | sext_ln813_12_fu_289 |    0    |    0    |
|          | sext_ln813_13_fu_299 |    0    |    0    |
|          | sext_ln813_14_fu_303 |    0    |    0    |
|          | sext_ln813_15_fu_313 |    0    |    0    |
|          | sext_ln813_16_fu_317 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   164   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|arr_5_I_V_1_addr_reg_347|    5   |
|arr_5_I_V_2_addr_reg_366|    5   |
|arr_5_I_V_3_addr_reg_371|    5   |
| arr_5_I_V_addr_reg_342 |    5   |
|arr_5_Q_V_1_addr_reg_357|    5   |
|arr_5_Q_V_2_addr_reg_376|    5   |
|arr_5_Q_V_3_addr_reg_381|    5   |
| arr_5_Q_V_addr_reg_352 |    5   |
|        i_reg_327       |    7   |
|   icmp_ln227_reg_362   |    1   |
|    ret_V_35_reg_391    |   29   |
|    ret_V_36_reg_396    |   29   |
|    ret_V_37_reg_401    |   29   |
|      ret_V_reg_386     |   29   |
|   zext_ln813_reg_334   |   64   |
+------------------------+--------+
|          Total         |   228  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_69 |  p0  |   2  |   5  |   10   ||    9    |
|  grp_access_fu_82 |  p0  |   2  |   5  |   10   ||    9    |
|  grp_access_fu_95 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_108 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_121 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_134 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_147 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_160 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   80   ||  12.704 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   164  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   72   |
|  Register |    -   |   228  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   228  |   236  |
+-----------+--------+--------+--------+
