{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556208114285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556208114287 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 25 11:01:54 2019 " "Processing started: Thu Apr 25 11:01:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556208114287 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556208114287 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556208114287 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556208115661 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556208115662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signedmod.sv 1 1 " "Found 1 design units, including 1 entities, in source file signedmod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signedMod " "Found entity 1: signedMod" {  } { { "signedMod.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/signedMod.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556208129949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556208129949 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "findMaxIdx.sv(11) " "Verilog HDL information at findMaxIdx.sv(11): always construct contains both blocking and non-blocking assignments" {  } { { "findMaxIdx.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/findMaxIdx.sv" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556208129956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "findmaxidx.sv 1 1 " "Found 1 design units, including 1 entities, in source file findmaxidx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 findMaxIdx " "Found entity 1: findMaxIdx" {  } { { "findMaxIdx.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/findMaxIdx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556208129959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556208129959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolutionsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file convolutionsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolutionSM " "Found entity 1: convolutionSM" {  } { { "convolutionSM.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/convolutionSM.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556208129965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556208129965 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "H:/Final/tianhao6/Lab8_provided/HexDriver.sv" "" { Text "H:/Final/tianhao6/Lab8_provided/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1556208129969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h:/final/tianhao6/lab8_provided/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file h:/final/tianhao6/lab8_provided/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "H:/Final/tianhao6/Lab8_provided/HexDriver.sv" "" { Text "H:/Final/tianhao6/Lab8_provided/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556208129970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556208129970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench2.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench2 " "Found entity 1: testbench2" {  } { { "testbench2.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/testbench2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556208129978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556208129978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "autoconvolution.sv 1 1 " "Found 1 design units, including 1 entities, in source file autoconvolution.sv" { { "Info" "ISGN_ENTITY_NAME" "1 autoConvolution " "Found entity 1: autoConvolution" {  } { { "autoConvolution.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/autoConvolution.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556208129985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556208129985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signedmult.sv 1 1 " "Found 1 design units, including 1 entities, in source file signedmult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signedMult " "Found entity 1: signedMult" {  } { { "signedMult.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/signedMult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556208129994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556208129994 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "autoConvolution " "Elaborating entity \"autoConvolution\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556208130343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signedMod signedMod:mod0 " "Elaborating entity \"signedMod\" for hierarchy \"signedMod:mod0\"" {  } { { "autoConvolution.sv" "mod0" { Text "E:/My_Document/ECE385/Final/autoConvTest/autoConvolution.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556208130688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signedMult signedMult:multInst " "Elaborating entity \"signedMult\" for hierarchy \"signedMult:multInst\"" {  } { { "autoConvolution.sv" "multInst" { Text "E:/My_Document/ECE385/Final/autoConvTest/autoConvolution.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556208130692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolutionSM convolutionSM:smInst " "Elaborating entity \"convolutionSM\" for hierarchy \"convolutionSM:smInst\"" {  } { { "autoConvolution.sv" "smInst" { Text "E:/My_Document/ECE385/Final/autoConvTest/autoConvolution.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556208130700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "findMaxIdx findMaxIdx:findMaxInst " "Elaborating entity \"findMaxIdx\" for hierarchy \"findMaxIdx:findMaxInst\"" {  } { { "autoConvolution.sv" "findMaxInst" { Text "E:/My_Document/ECE385/Final/autoConvTest/autoConvolution.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556208130703 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "findMaxIdx:findMaxInst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"findMaxIdx:findMaxInst\|Div0\"" {  } { { "findMaxIdx.sv" "Div0" { Text "E:/My_Document/ECE385/Final/autoConvTest/findMaxIdx.sv" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556208418212 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "signedMod:mod0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"signedMod:mod0\|Mod0\"" {  } { { "signedMod.sv" "Mod0" { Text "E:/My_Document/ECE385/Final/autoConvTest/signedMod.sv" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556208418212 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "signedMod:mod1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"signedMod:mod1\|Mod0\"" {  } { { "signedMod.sv" "Mod0" { Text "E:/My_Document/ECE385/Final/autoConvTest/signedMod.sv" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556208418212 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "signedMult:multInst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"signedMult:multInst\|Mult0\"" {  } { { "signedMult.sv" "Mult0" { Text "E:/My_Document/ECE385/Final/autoConvTest/signedMult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556208418212 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "signedMod:mod0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"signedMod:mod0\|Mult0\"" {  } { { "signedMod.sv" "Mult0" { Text "E:/My_Document/ECE385/Final/autoConvTest/signedMod.sv" 8 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556208418212 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "signedMod:mod1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"signedMod:mod1\|Mult0\"" {  } { { "signedMod.sv" "Mult0" { Text "E:/My_Document/ECE385/Final/autoConvTest/signedMod.sv" 8 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556208418212 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "signedMod:mod0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"signedMod:mod0\|Div0\"" {  } { { "signedMod.sv" "Div0" { Text "E:/My_Document/ECE385/Final/autoConvTest/signedMod.sv" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556208418212 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "signedMod:mod1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"signedMod:mod1\|Div0\"" {  } { { "signedMod.sv" "Div0" { Text "E:/My_Document/ECE385/Final/autoConvTest/signedMod.sv" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556208418212 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1556208418212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "findMaxIdx:findMaxInst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"findMaxIdx:findMaxInst\|lpm_divide:Div0\"" {  } { { "findMaxIdx.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/findMaxIdx.sv" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556208418305 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "findMaxIdx:findMaxInst\|lpm_divide:Div0 " "Instantiated megafunction \"findMaxIdx:findMaxInst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556208418305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556208418305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556208418305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556208418305 ""}  } { { "findMaxIdx.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/findMaxIdx.sv" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556208418305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dkm " "Found entity 1: lpm_divide_dkm" {  } { { "db/lpm_divide_dkm.tdf" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/db/lpm_divide_dkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556208418368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556208418368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556208418399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556208418399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u9f " "Found entity 1: alt_u_div_u9f" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/db/alt_u_div_u9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556208418430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556208418430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556208418493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556208418493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556208418555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556208418555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "signedMod:mod0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"signedMod:mod0\|lpm_divide:Mod0\"" {  } { { "signedMod.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/signedMod.sv" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556208418571 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "signedMod:mod0\|lpm_divide:Mod0 " "Instantiated megafunction \"signedMod:mod0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556208418571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556208418571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556208418571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556208418571 ""}  } { { "signedMod.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/signedMod.sv" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556208418571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ccm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ccm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ccm " "Found entity 1: lpm_divide_ccm" {  } { { "db/lpm_divide_ccm.tdf" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/db/lpm_divide_ccm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556208418618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556208418618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/db/sign_div_unsign_1nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556208418649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556208418649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m9f " "Found entity 1: alt_u_div_m9f" {  } { { "db/alt_u_div_m9f.tdf" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/db/alt_u_div_m9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556208418680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556208418680 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "signedMult:multInst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"signedMult:multInst\|lpm_mult:Mult0\"" {  } { { "signedMult.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/signedMult.sv" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556208418806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "signedMult:multInst\|lpm_mult:Mult0 " "Instantiated megafunction \"signedMult:multInst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556208418806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556208418806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556208418806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556208418806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556208418806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556208418806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556208418806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556208418806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556208418806 ""}  } { { "signedMult.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/signedMult.sv" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556208418806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556208418868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556208418868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "signedMod:mod0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"signedMod:mod0\|lpm_mult:Mult0\"" {  } { { "signedMod.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/signedMod.sv" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556208418899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "signedMod:mod0\|lpm_mult:Mult0 " "Instantiated megafunction \"signedMod:mod0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556208418899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556208418899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556208418899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556208418899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556208418899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556208418899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556208418899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556208418899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556208418899 ""}  } { { "signedMod.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/signedMod.sv" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556208418899 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "signedMod:mod0\|lpm_mult:Mult0\|multcore:mult_core signedMod:mod0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"signedMod:mod0\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"signedMod:mod0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "signedMod.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/signedMod.sv" 8 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556208419055 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "signedMod:mod0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder signedMod:mod0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"signedMod:mod0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"signedMod:mod0\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "signedMod.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/signedMod.sv" 8 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556208419134 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "signedMod:mod0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] signedMod:mod0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"signedMod:mod0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"signedMod:mod0\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "signedMod.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/signedMod.sv" 8 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556208419243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g9h " "Found entity 1: add_sub_g9h" {  } { { "db/add_sub_g9h.tdf" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/db/add_sub_g9h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556208419321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556208419321 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "signedMod:mod0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add signedMod:mod0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"signedMod:mod0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"signedMod:mod0\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "signedMod.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/signedMod.sv" 8 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556208419337 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "signedMod:mod0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] signedMod:mod0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"signedMod:mod0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"signedMod:mod0\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "signedMod.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/signedMod.sv" 8 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556208419352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ekh " "Found entity 1: add_sub_ekh" {  } { { "db/add_sub_ekh.tdf" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/db/add_sub_ekh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556208419431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556208419431 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "signedMod:mod0\|lpm_mult:Mult0\|altshift:external_latency_ffs signedMod:mod0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"signedMod:mod0\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"signedMod:mod0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "signedMod.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/signedMod.sv" 8 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556208419493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "signedMod:mod0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"signedMod:mod0\|lpm_divide:Div0\"" {  } { { "signedMod.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/signedMod.sv" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556208419649 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "signedMod:mod0\|lpm_divide:Div0 " "Instantiated megafunction \"signedMod:mod0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556208419649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556208419649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556208419649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556208419649 ""}  } { { "signedMod.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/signedMod.sv" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556208419649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9km.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9km.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9km " "Found entity 1: lpm_divide_9km" {  } { { "db/lpm_divide_9km.tdf" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/db/lpm_divide_9km.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556208419712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556208419712 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "220 " "Ignored 220 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "220 " "Ignored 220 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1556208427556 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1556208427556 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556208453522 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "31 " "31 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556208505010 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "findMaxIdx:findMaxInst\|lpm_divide:Div0\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_2_result_int\[0\]~6 " "Logic cell \"findMaxIdx:findMaxInst\|lpm_divide:Div0\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_2_result_int\[0\]~6\"" {  } { { "db/alt_u_div_u9f.tdf" "add_sub_2_result_int\[0\]~6" { Text "E:/My_Document/ECE385/Final/autoConvTest/db/alt_u_div_u9f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556208505369 ""} { "Info" "ISCL_SCL_CELL_NAME" "findMaxIdx:findMaxInst\|lpm_divide:Div0\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"findMaxIdx:findMaxInst\|lpm_divide:Div0\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_u9f.tdf" "add_sub_3_result_int\[0\]~8" { Text "E:/My_Document/ECE385/Final/autoConvTest/db/alt_u_div_u9f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556208505369 ""} { "Info" "ISCL_SCL_CELL_NAME" "findMaxIdx:findMaxInst\|lpm_divide:Div0\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"findMaxIdx:findMaxInst\|lpm_divide:Div0\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u9f.tdf" "add_sub_4_result_int\[0\]~10" { Text "E:/My_Document/ECE385/Final/autoConvTest/db/alt_u_div_u9f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556208505369 ""} { "Info" "ISCL_SCL_CELL_NAME" "findMaxIdx:findMaxInst\|lpm_divide:Div0\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"findMaxIdx:findMaxInst\|lpm_divide:Div0\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_u9f.tdf" "add_sub_6_result_int\[0\]~14" { Text "E:/My_Document/ECE385/Final/autoConvTest/db/alt_u_div_u9f.tdf" 76 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556208505369 ""} { "Info" "ISCL_SCL_CELL_NAME" "findMaxIdx:findMaxInst\|lpm_divide:Div0\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"findMaxIdx:findMaxInst\|lpm_divide:Div0\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_u9f.tdf" "add_sub_7_result_int\[0\]~16" { Text "E:/My_Document/ECE385/Final/autoConvTest/db/alt_u_div_u9f.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556208505369 ""} { "Info" "ISCL_SCL_CELL_NAME" "findMaxIdx:findMaxInst\|lpm_divide:Div0\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"findMaxIdx:findMaxInst\|lpm_divide:Div0\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_u9f.tdf" "add_sub_8_result_int\[0\]~18" { Text "E:/My_Document/ECE385/Final/autoConvTest/db/alt_u_div_u9f.tdf" 86 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556208505369 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1556208505369 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/My_Document/ECE385/Final/autoConvTest/output_files/test.map.smsg " "Generated suppressed messages file E:/My_Document/ECE385/Final/autoConvTest/output_files/test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556208506745 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556208511448 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556208511448 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BCLK4 " "No output dependent on input pin \"BCLK4\"" {  } { { "autoConvolution.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/autoConvolution.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556208525434 "|autoConvolution|BCLK4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bclkCnt\[0\] " "No output dependent on input pin \"bclkCnt\[0\]\"" {  } { { "autoConvolution.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/autoConvolution.sv" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556208525434 "|autoConvolution|bclkCnt[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bclkCnt\[1\] " "No output dependent on input pin \"bclkCnt\[1\]\"" {  } { { "autoConvolution.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/autoConvolution.sv" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556208525434 "|autoConvolution|bclkCnt[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bclkCnt\[2\] " "No output dependent on input pin \"bclkCnt\[2\]\"" {  } { { "autoConvolution.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/autoConvolution.sv" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556208525434 "|autoConvolution|bclkCnt[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bclkCnt\[3\] " "No output dependent on input pin \"bclkCnt\[3\]\"" {  } { { "autoConvolution.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/autoConvolution.sv" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556208525434 "|autoConvolution|bclkCnt[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bclkCnt\[4\] " "No output dependent on input pin \"bclkCnt\[4\]\"" {  } { { "autoConvolution.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/autoConvolution.sv" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556208525434 "|autoConvolution|bclkCnt[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bclkCnt\[5\] " "No output dependent on input pin \"bclkCnt\[5\]\"" {  } { { "autoConvolution.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/autoConvolution.sv" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556208525434 "|autoConvolution|bclkCnt[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bclkCnt\[6\] " "No output dependent on input pin \"bclkCnt\[6\]\"" {  } { { "autoConvolution.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/autoConvolution.sv" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556208525434 "|autoConvolution|bclkCnt[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bclkCnt\[7\] " "No output dependent on input pin \"bclkCnt\[7\]\"" {  } { { "autoConvolution.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/autoConvolution.sv" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556208525434 "|autoConvolution|bclkCnt[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bclkCnt\[8\] " "No output dependent on input pin \"bclkCnt\[8\]\"" {  } { { "autoConvolution.sv" "" { Text "E:/My_Document/ECE385/Final/autoConvTest/autoConvolution.sv" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556208525434 "|autoConvolution|bclkCnt[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1556208525434 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "94986 " "Implemented 94986 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15373 " "Implemented 15373 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556208525434 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556208525434 ""} { "Info" "ICUT_CUT_TM_LCELLS" "79591 " "Implemented 79591 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556208525434 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1556208525434 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556208525434 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1042 " "Peak virtual memory: 1042 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556208525512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 25 11:08:45 2019 " "Processing ended: Thu Apr 25 11:08:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556208525512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:51 " "Elapsed time: 00:06:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556208525512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:11 " "Total CPU time (on all processors): 00:07:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556208525512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556208525512 ""}
