;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 07/08/2018 16:24:14
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0xF001EF1A  	GOTO        564
_interrupt:
;Master.c,42 :: 		void interrupt(void){
0x0008	0xF016C000  	MOVFF       R0, 22
0x000C	0xF015C001  	MOVFF       R1, 21
;Master.c,43 :: 		if(PIR1.F5==1){
0x0010	0xF017CFE1  	MOVFF       FSR1L, 23
0x0014	0xF018CFE2  	MOVFF       FSR1H, 24
0x0018	0xAA9E      	BTFSS       PIR1, 5 
0x001A	0xD040      	BRA         L_interrupt0
;Master.c,45 :: 		Dato = UART1_Read();                            //Recibe el byte por el Uart1 y lo almacena en la variable Dato
0x001C	0xD865      	RCALL       _UART1_Read
0x001E	0xF0FEC000  	MOVFF       R0, _Dato
;Master.c,50 :: 		if (Dato==Hdr){
0x0022	0x5000      	MOVF        R0, 0 
0x0024	0x0A3A      	XORLW       58
0x0026	0xE104      	BNZ         L_interrupt1
;Master.c,51 :: 		BanTI = 1;
0x0028	0x0E01      	MOVLW       1
0x002A	0x0100      	MOVLB       0
0x002C	0x6F87      	MOVWF       _BanTI, 1
;Master.c,52 :: 		it = 0;
0x002E	0x6BFD      	CLRF        _it, 1
;Master.c,54 :: 		}
L_interrupt1:
0x0030	0x0100      	MOVLB       0
;Master.c,56 :: 		if (BanTI==1){                                  //Verifica que la bandera de inicio de trama este activa
0x0032	0x5187      	MOVF        _BanTI, 0, 1
0x0034	0x0A01      	XORLW       1
0x0036	0xE131      	BNZ         L_interrupt2
;Master.c,58 :: 		if ((BanTF==1)&&(Dato==End2)){               //Verifica que se cumpla la condicion de final de trama
0x0038	0x5185      	MOVF        _BanTF, 0, 1
0x003A	0x0A01      	XORLW       1
0x003C	0xE111      	BNZ         L_interrupt5
0x003E	0x51FE      	MOVF        _Dato, 0, 1
0x0040	0x0A0A      	XORLW       10
0x0042	0xE10E      	BNZ         L_interrupt5
L__interrupt39:
;Master.c,59 :: 		Rspt[it] = 0;                             //Borrar el ultimo elemento de la trama de respuesta, por que corresponde al primer byte del delimitador de final de trama
0x0044	0x0E05      	MOVLW       _Rspt
0x0046	0x6EE1      	MOVWF       FSR1L 
0x0048	0x0E01      	MOVLW       hi_addr(_Rspt)
0x004A	0x6EE2      	MOVWF       FSR1H 
0x004C	0x51FD      	MOVF        _it, 0, 1
0x004E	0x26E1      	ADDWF       FSR1L, 1 
0x0050	0xB0D8      	BTFSC       STATUS, 0 
0x0052	0x2AE2      	INCF        FSR1H, 1 
0x0054	0x6AE6      	CLRF        POSTINC1 
;Master.c,60 :: 		RSize = it;                               //Establece la longitud de la trama de respuesta sin considerar el ultimo elemento
0x0056	0xF169C0FD  	MOVFF       _it, _Rsize
;Master.c,61 :: 		BanTI = 0;                                //Limpia la bandera de inicio de trama para no permitir que se almacene mas datos en la trama de respuesta
0x005A	0x6B87      	CLRF        _BanTI, 1
;Master.c,62 :: 		BanTC = 1;                                //Activa la bandera de trama completa
0x005C	0x0E01      	MOVLW       1
0x005E	0x6F86      	MOVWF       _BanTC, 1
;Master.c,63 :: 		}
L_interrupt5:
;Master.c,65 :: 		if (Dato!=End1){                             //Verifica que el dato recibido sea diferente del primer byte del delimitador de final de trama
0x0060	0x51FE      	MOVF        _Dato, 0, 1
0x0062	0x0A0D      	XORLW       13
0x0064	0xE00D      	BZ          L_interrupt6
;Master.c,66 :: 		Rspt[it] = Dato;                          //Almacena el dato en la trama de respuesta
0x0066	0x0E05      	MOVLW       _Rspt
0x0068	0x6EE1      	MOVWF       FSR1L 
0x006A	0x0E01      	MOVLW       hi_addr(_Rspt)
0x006C	0x6EE2      	MOVWF       FSR1H 
0x006E	0x51FD      	MOVF        _it, 0, 1
0x0070	0x26E1      	ADDWF       FSR1L, 1 
0x0072	0xB0D8      	BTFSC       STATUS, 0 
0x0074	0x2AE2      	INCF        FSR1H, 1 
0x0076	0xFFE6C0FE  	MOVFF       _Dato, POSTINC1
;Master.c,67 :: 		it++;                                     //Aumenta el subindice en una unidad para permitir almacenar el siguiente dato del mensaje
0x007A	0x2BFD      	INCF        _it, 1, 1
;Master.c,68 :: 		BanTF = 0;                                //Limpia la bandera de final de trama
0x007C	0x6B85      	CLRF        _BanTF, 1
;Master.c,69 :: 		} else {
0x007E	0xD00D      	BRA         L_interrupt7
L_interrupt6:
;Master.c,70 :: 		Rspt[it] = Dato;                          //Almacena el dato en la trama de respuesta
0x0080	0x0E05      	MOVLW       _Rspt
0x0082	0x6EE1      	MOVWF       FSR1L 
0x0084	0x0E01      	MOVLW       hi_addr(_Rspt)
0x0086	0x6EE2      	MOVWF       FSR1H 
0x0088	0x51FD      	MOVF        _it, 0, 1
0x008A	0x26E1      	ADDWF       FSR1L, 1 
0x008C	0xB0D8      	BTFSC       STATUS, 0 
0x008E	0x2AE2      	INCF        FSR1H, 1 
0x0090	0xFFE6C0FE  	MOVFF       _Dato, POSTINC1
;Master.c,71 :: 		it++;                                     //Aumenta el subindice en una unidad para permitir almacenar el siguiente dato del mensaje
0x0094	0x2BFD      	INCF        _it, 1, 1
;Master.c,72 :: 		BanTF = 1;                                //Si el dato recibido es el primer byte de final de trama activa la bandera
0x0096	0x0E01      	MOVLW       1
0x0098	0x6F85      	MOVWF       _BanTF, 1
;Master.c,73 :: 		}
L_interrupt7:
;Master.c,75 :: 		}
L_interrupt2:
;Master.c,77 :: 		PIR1.F5 = 0;                                 //Limpia la bandera de interrupcion
0x009A	0x9A9E      	BCF         PIR1, 5 
;Master.c,78 :: 		}
L_interrupt0:
;Master.c,79 :: 		}
L_end_interrupt:
L__interrupt42:
0x009C	0xF000C016  	MOVFF       22, R0
0x00A0	0xF001C015  	MOVFF       21, R1
0x00A4	0xFFE1C017  	MOVFF       23, FSR1L
0x00A8	0xFFE2C018  	MOVFF       24, FSR1H
0x00AC	0x0011      	RETFIE      1
; end of _interrupt
_UART2_Read:
;__Lib_UART_c67b67.c,141 :: 		
;__Lib_UART_c67b67.c,144 :: 		
0x00AE	0xF001CF74  	MOVFF       RCREG2, R1
;__Lib_UART_c67b67.c,145 :: 		
0x00B2	0xA271      	BTFSS       RCSTA2, 1 
0x00B4	0xD002      	BRA         L_UART2_Read18
;__Lib_UART_c67b67.c,146 :: 		
0x00B6	0x9871      	BCF         RCSTA2, 4 
;__Lib_UART_c67b67.c,147 :: 		
0x00B8	0x8871      	BSF         RCSTA2, 4 
;__Lib_UART_c67b67.c,148 :: 		
L_UART2_Read18:
;__Lib_UART_c67b67.c,149 :: 		
0x00BA	0xF000C001  	MOVFF       R1, R0
;__Lib_UART_c67b67.c,150 :: 		
L_end_UART2_Read:
0x00BE	0x0012      	RETURN      0
; end of _UART2_Read
_UART1_Tx_Idle:
;__Lib_UART_c67b67.c,57 :: 		
;__Lib_UART_c67b67.c,58 :: 		
0x00C0	0x0E00      	MOVLW       0
0x00C2	0xB2AC      	BTFSC       TXSTA, 1 
0x00C4	0x0E01      	MOVLW       1
0x00C6	0x6E00      	MOVWF       R0 
;__Lib_UART_c67b67.c,59 :: 		
L_end_UART1_Tx_Idle:
0x00C8	0x0012      	RETURN      0
; end of _UART1_Tx_Idle
_UART1_Data_Ready:
;__Lib_UART_c67b67.c,39 :: 		
;__Lib_UART_c67b67.c,40 :: 		
0x00CA	0x0E00      	MOVLW       0
0x00CC	0xBA9E      	BTFSC       PIR1, 5 
0x00CE	0x0E01      	MOVLW       1
0x00D0	0x6E00      	MOVWF       R0 
;__Lib_UART_c67b67.c,41 :: 		
L_end_UART1_Data_Ready:
0x00D2	0x0012      	RETURN      0
; end of _UART1_Data_Ready
_UART2_Data_Ready:
;__Lib_UART_c67b67.c,136 :: 		
;__Lib_UART_c67b67.c,137 :: 		
0x00D4	0x0E00      	MOVLW       0
0x00D6	0xBAA4      	BTFSC       RC2IF_bit, BitPos(RC2IF_bit+0) 
0x00D8	0x0E01      	MOVLW       1
0x00DA	0x6E00      	MOVWF       R0 
;__Lib_UART_c67b67.c,138 :: 		
L_end_UART2_Data_Ready:
0x00DC	0x0012      	RETURN      0
; end of _UART2_Data_Ready
_UART2_Tx_Idle:
;__Lib_UART_c67b67.c,154 :: 		
;__Lib_UART_c67b67.c,155 :: 		
0x00DE	0x0E00      	MOVLW       0
0x00E0	0xB272      	BTFSC       TXSTA2, 1 
0x00E2	0x0E01      	MOVLW       1
0x00E4	0x6E00      	MOVWF       R0 
;__Lib_UART_c67b67.c,156 :: 		
L_end_UART2_Tx_Idle:
0x00E6	0x0012      	RETURN      0
; end of _UART2_Tx_Idle
_UART1_Read:
;__Lib_UART_c67b67.c,44 :: 		
;__Lib_UART_c67b67.c,47 :: 		
0x00E8	0xF001CFAE  	MOVFF       RCREG, R1
;__Lib_UART_c67b67.c,48 :: 		
0x00EC	0xA2AB      	BTFSS       RCSTA, 1 
0x00EE	0xD002      	BRA         L_UART1_Read2
;__Lib_UART_c67b67.c,49 :: 		
0x00F0	0x98AB      	BCF         RCSTA, 4 
;__Lib_UART_c67b67.c,50 :: 		
0x00F2	0x88AB      	BSF         RCSTA, 4 
;__Lib_UART_c67b67.c,51 :: 		
L_UART1_Read2:
;__Lib_UART_c67b67.c,52 :: 		
0x00F4	0xF000C001  	MOVFF       R1, R0
;__Lib_UART_c67b67.c,53 :: 		
L_end_UART1_Read:
0x00F8	0x0012      	RETURN      0
; end of _UART1_Read
_____DoIFC:
;__Lib_System.c,93 :: 		
;__Lib_System.c,94 :: 		
0x00FA	0x50F2      	MOVF        INTCON, 0, 0
;__Lib_System.c,95 :: 		
0x00FC	0x6E02      	MOVWF       R2, 0
;__Lib_System.c,96 :: 		
0x00FE	0x9EF2      	BCF         INTCON, 7 
;__Lib_System.c,97 :: 		
0x0100	0x0005      	PUSH
;__Lib_System.c,98 :: 		
0x0102	0x6AFF      	CLRF        TOSU, 0
;__Lib_System.c,99 :: 		
0x0104	0x5001      	MOVF        R1, 0, 0
;__Lib_System.c,100 :: 		
0x0106	0x6EFE      	MOVWF       TOSH, 0
;__Lib_System.c,101 :: 		
0x0108	0x5000      	MOVF        R0, 0, 0
;__Lib_System.c,102 :: 		
0x010A	0x6EFD      	MOVWF       TOSL, 0
;__Lib_System.c,103 :: 		
0x010C	0xBE02      	BTFSC       R2, 7, 0
;__Lib_System.c,104 :: 		
0x010E	0x8EF2      	BSF         INTCON, 7, 0
;__Lib_System.c,105 :: 		
;__Lib_System.c,107 :: 		
L_end_____DoIFC:
0x0110	0x0012      	RETURN      0
; end of _____DoIFC
_UART1_Init:
;__Lib_UART_c67b67.c,20 :: 		
;__Lib_UART_c67b67.c,23 :: 		
0x0112	0x0EA4      	MOVLW       _UART1_Write
0x0114	0x0100      	MOVLB       0
0x0116	0x6FF9      	MOVWF       _UART_Wr_Ptr, 1
0x0118	0x0E01      	MOVLW       hi_addr(_UART1_Write)
0x011A	0x6FFA      	MOVWF       _UART_Wr_Ptr+1, 1
0x011C	0x0E6A      	MOVLW       FARG_UART1_Write_data_
0x011E	0x6FFB      	MOVWF       _UART_Wr_Ptr+2, 1
0x0120	0x0E01      	MOVLW       hi_addr(FARG_UART1_Write_data_)
0x0122	0x6FFC      	MOVWF       _UART_Wr_Ptr+3, 1
;__Lib_UART_c67b67.c,24 :: 		
0x0124	0x0EE8      	MOVLW       _UART1_Read
0x0126	0x6FF5      	MOVWF       _UART_Rd_Ptr, 1
0x0128	0x0E00      	MOVLW       hi_addr(_UART1_Read)
0x012A	0x6FF6      	MOVWF       _UART_Rd_Ptr+1, 1
0x012C	0x0E00      	MOVLW       0
0x012E	0x6FF7      	MOVWF       _UART_Rd_Ptr+2, 1
0x0130	0x0E00      	MOVLW       0
0x0132	0x6FF8      	MOVWF       _UART_Rd_Ptr+3, 1
;__Lib_UART_c67b67.c,25 :: 		
0x0134	0x0ECA      	MOVLW       _UART1_Data_Ready
0x0136	0x6FF1      	MOVWF       _UART_Rdy_Ptr, 1
0x0138	0x0E00      	MOVLW       hi_addr(_UART1_Data_Ready)
0x013A	0x6FF2      	MOVWF       _UART_Rdy_Ptr+1, 1
0x013C	0x0E00      	MOVLW       0
0x013E	0x6FF3      	MOVWF       _UART_Rdy_Ptr+2, 1
0x0140	0x0E00      	MOVLW       0
0x0142	0x6FF4      	MOVWF       _UART_Rdy_Ptr+3, 1
;__Lib_UART_c67b67.c,26 :: 		
0x0144	0x0EC0      	MOVLW       _UART1_Tx_Idle
0x0146	0x0101      	MOVLB       1
0x0148	0x6F01      	MOVWF       _UART_Tx_Idle_Ptr, 1
0x014A	0x0E00      	MOVLW       hi_addr(_UART1_Tx_Idle)
0x014C	0x6F02      	MOVWF       _UART_Tx_Idle_Ptr+1, 1
0x014E	0x0E00      	MOVLW       0
0x0150	0x6F03      	MOVWF       _UART_Tx_Idle_Ptr+2, 1
0x0152	0x0E00      	MOVLW       0
0x0154	0x6F04      	MOVWF       _UART_Tx_Idle_Ptr+3, 1
;__Lib_UART_c67b67.c,28 :: 		
0x0156	0x8AAC      	BSF         TXSTA, 5 
;__Lib_UART_c67b67.c,29 :: 		
0x0158	0x0E90      	MOVLW       144
0x015A	0x6EAB      	MOVWF       RCSTA 
;__Lib_UART_c67b67.c,30 :: 		
0x015C	0x8E94      	BSF         TRISC7_bit, BitPos(TRISC7_bit+0) 
;__Lib_UART_c67b67.c,31 :: 		
0x015E	0x9C94      	BCF         TRISC6_bit, BitPos(TRISC6_bit+0) 
;__Lib_UART_c67b67.c,33 :: 		
L_UART1_Init0:
0x0160	0xAA9E      	BTFSS       PIR1, 5 
0x0162	0xD003      	BRA         L_UART1_Init1
;__Lib_UART_c67b67.c,34 :: 		
0x0164	0xF000CFAE  	MOVFF       RCREG, R0
0x0168	0xD7FB      	BRA         L_UART1_Init0
L_UART1_Init1:
;__Lib_UART_c67b67.c,35 :: 		
L_end_UART1_Init:
0x016A	0x0012      	RETURN      0
; end of _UART1_Init
_Configuracion:
;Master.c,102 :: 		void Configuracion(){
;Master.c,104 :: 		ANSELA = 0;                                       //Configura el PORTA como digital
0x016C	0x010F      	MOVLB       15
0x016E	0x6B38      	CLRF        ANSELA, 1
;Master.c,105 :: 		ANSELB = 0;                                       //Configura el PORTB como digital
0x0170	0x6B39      	CLRF        ANSELB, 1
;Master.c,106 :: 		ANSELC = 0;                                       //Configura el PORTC como digital
0x0172	0x6B3A      	CLRF        ANSELC, 1
;Master.c,108 :: 		TRISC5_bit = 0;                                   //Configura el pin C5 como salida
0x0174	0x9A94      	BCF         TRISC5_bit, BitPos(TRISC5_bit+0) 
;Master.c,109 :: 		TRISA0_bit = 1;
0x0176	0x8092      	BSF         TRISA0_bit, BitPos(TRISA0_bit+0) 
;Master.c,110 :: 		TRISA1_bit = 0;
0x0178	0x9292      	BCF         TRISA1_bit, BitPos(TRISA1_bit+0) 
;Master.c,112 :: 		INTCON.GIE = 1;                                   //Habilita las interrupciones globales
0x017A	0x8EF2      	BSF         INTCON, 7 
;Master.c,113 :: 		INTCON.PEIE = 1;                                  //Habilita las interrupciones perifericas
0x017C	0x8CF2      	BSF         INTCON, 6 
;Master.c,114 :: 		INTCON.RBIF = 0;
0x017E	0x90F2      	BCF         INTCON, 0 
;Master.c,116 :: 		PIE1.RC1IE = 1;                                   //Habilita la interrupcion en UART1 receive
0x0180	0x8A9D      	BSF         PIE1, 5 
;Master.c,117 :: 		PIR1.F5 = 0;                                      //Limpia la bandera de interrupcion
0x0182	0x9A9E      	BCF         PIR1, 5 
;Master.c,119 :: 		UART1_Init(19200);                                //Inicializa el UART a 9600 bps
0x0184	0x86B8      	BSF         BAUDCON, 3, 0
0x0186	0x6AB0      	CLRF        SPBRGH 
0x0188	0x0E67      	MOVLW       103
0x018A	0x6EAF      	MOVWF       SPBRG 
0x018C	0x84AC      	BSF         TXSTA, 2, 0
0x018E	0xDFC1      	RCALL       _UART1_Init
;Master.c,121 :: 		Delay_ms(10);                                     //Espera para que el modulo UART se estabilice
0x0190	0x0E1A      	MOVLW       26
0x0192	0x6E0C      	MOVWF       R12, 0
0x0194	0x0EF8      	MOVLW       248
0x0196	0x6E0D      	MOVWF       R13, 0
L_Configuracion16:
0x0198	0x2E0D      	DECFSZ      R13, 1, 0
0x019A	0xD7FE      	BRA         L_Configuracion16
0x019C	0x2E0C      	DECFSZ      R12, 1, 0
0x019E	0xD7FC      	BRA         L_Configuracion16
0x01A0	0x0000      	NOP
;Master.c,123 :: 		}
L_end_Configuracion:
0x01A2	0x0012      	RETURN      0
; end of _Configuracion
_UART1_Write:
;__Lib_UART_c67b67.c,63 :: 		
;__Lib_UART_c67b67.c,64 :: 		
L_UART1_Write3:
0x01A4	0xB2AC      	BTFSC       TXSTA, 1 
0x01A6	0xD002      	BRA         L_UART1_Write4
;__Lib_UART_c67b67.c,65 :: 		
0x01A8	0x0000      	NOP
0x01AA	0xD7FC      	BRA         L_UART1_Write3
L_UART1_Write4:
;__Lib_UART_c67b67.c,66 :: 		
0x01AC	0xFFADC16A  	MOVFF       FARG_UART1_Write_data_, TXREG
;__Lib_UART_c67b67.c,67 :: 		
L_end_UART1_Write:
0x01B0	0x0012      	RETURN      0
; end of _UART1_Write
_ModbusRTU_CRC16:
;Master.c,83 :: 		unsigned int ModbusRTU_CRC16(unsigned char* ptucBuffer, unsigned int uiLen)
;Master.c,87 :: 		for(uiCRCResult=0xFFFF; uiLen!=0; uiLen --)
0x01B2	0x0EFF      	MOVLW       255
0x01B4	0x6E03      	MOVWF       R3 
0x01B6	0x0EFF      	MOVLW       255
0x01B8	0x6E04      	MOVWF       R4 
L_ModbusRTU_CRC168:
0x01BA	0x0E00      	MOVLW       0
0x01BC	0x0101      	MOVLB       1
0x01BE	0x196D      	XORWF       FARG_ModbusRTU_CRC16_uiLen+1, 0, 1
0x01C0	0xE102      	BNZ         L__ModbusRTU_CRC1644
0x01C2	0x0E00      	MOVLW       0
0x01C4	0x196C      	XORWF       FARG_ModbusRTU_CRC16_uiLen, 0, 1
L__ModbusRTU_CRC1644:
0x01C6	0xE023      	BZ          L_ModbusRTU_CRC169
;Master.c,89 :: 		uiCRCResult ^=*ptucBuffer ++;
0x01C8	0xFFD9C16A  	MOVFF       FARG_ModbusRTU_CRC16_ptucBuffer, FSR2L
0x01CC	0xFFDAC16B  	MOVFF       FARG_ModbusRTU_CRC16_ptucBuffer+1, FSR2H
0x01D0	0x50DE      	MOVF        POSTINC2, 0 
0x01D2	0x1A03      	XORWF       R3, 1 
0x01D4	0x0E00      	MOVLW       0
0x01D6	0x1A04      	XORWF       R4, 1 
0x01D8	0x4B6A      	INFSNZ      FARG_ModbusRTU_CRC16_ptucBuffer, 1, 1
0x01DA	0x2B6B      	INCF        FARG_ModbusRTU_CRC16_ptucBuffer+1, 1, 1
;Master.c,90 :: 		for(ucCounter =0; ucCounter <8; ucCounter ++)
0x01DC	0x6A02      	CLRF        R2 
L_ModbusRTU_CRC1611:
0x01DE	0x0E08      	MOVLW       8
0x01E0	0x5C02      	SUBWF       R2, 0 
0x01E2	0xE20F      	BC          L_ModbusRTU_CRC1612
;Master.c,92 :: 		if(uiCRCResult & 0x0001)
0x01E4	0xA003      	BTFSS       R3, 0 
0x01E6	0xD008      	BRA         L_ModbusRTU_CRC1614
;Master.c,93 :: 		uiCRCResult =( uiCRCResult >>1)^PolModbus;
0x01E8	0x3204      	RRCF        R4, 1 
0x01EA	0x3203      	RRCF        R3, 1 
0x01EC	0x9E04      	BCF         R4, 7 
0x01EE	0x0E01      	MOVLW       1
0x01F0	0x1A03      	XORWF       R3, 1 
0x01F2	0x0EA0      	MOVLW       160
0x01F4	0x1A04      	XORWF       R4, 1 
0x01F6	0xD003      	BRA         L_ModbusRTU_CRC1615
L_ModbusRTU_CRC1614:
;Master.c,95 :: 		uiCRCResult >>=1;
0x01F8	0x3204      	RRCF        R4, 1 
0x01FA	0x3203      	RRCF        R3, 1 
0x01FC	0x9E04      	BCF         R4, 7 
L_ModbusRTU_CRC1615:
;Master.c,90 :: 		for(ucCounter =0; ucCounter <8; ucCounter ++)
0x01FE	0x2A02      	INCF        R2, 1 
;Master.c,96 :: 		}
0x0200	0xD7EE      	BRA         L_ModbusRTU_CRC1611
L_ModbusRTU_CRC1612:
0x0202	0x0101      	MOVLB       1
;Master.c,87 :: 		for(uiCRCResult=0xFFFF; uiLen!=0; uiLen --)
0x0204	0x0E01      	MOVLW       1
0x0206	0x5F6C      	SUBWF       FARG_ModbusRTU_CRC16_uiLen, 1, 1
0x0208	0x0E00      	MOVLW       0
0x020A	0x5B6D      	SUBWFB      FARG_ModbusRTU_CRC16_uiLen+1, 1, 1
;Master.c,97 :: 		}
0x020C	0xD7D6      	BRA         L_ModbusRTU_CRC168
L_ModbusRTU_CRC169:
;Master.c,98 :: 		return uiCRCResult;
0x020E	0xF000C003  	MOVFF       R3, R0
0x0212	0xF001C004  	MOVFF       R4, R1
;Master.c,99 :: 		}
L_end_ModbusRTU_CRC16:
0x0216	0x0012      	RETURN      0
; end of _ModbusRTU_CRC16
___CC2DW:
;__Lib_System.c,21 :: 		
;__Lib_System.c,23 :: 		
_CC2DL_Loop1:
;__Lib_System.c,24 :: 		
0x0218	0x0009      	TBLRD*+
;__Lib_System.c,25 :: 		
0x021A	0xFFE6CFF5  	MOVFF       TABLAT, POSTINC1
;__Lib_System.c,26 :: 		
0x021E	0x0600      	DECF        R0, 1, 0
;__Lib_System.c,27 :: 		
0x0220	0xE1FB      	BNZ         _CC2DL_Loop1
;__Lib_System.c,28 :: 		
0x0222	0x0601      	DECF        R1, 1, 0
;__Lib_System.c,29 :: 		
0x0224	0xE1F9      	BNZ         _CC2DL_Loop1
;__Lib_System.c,31 :: 		
L_end___CC2DW:
0x0226	0x0012      	RETURN      0
; end of ___CC2DW
_UART_Tx_Idle:
;__Lib_UART_c67b67.c,277 :: 		
;__Lib_UART_c67b67.c,278 :: 		
0x0228	0xF000C101  	MOVFF       _UART_Tx_Idle_Ptr, R0
0x022C	0xF001C102  	MOVFF       _UART_Tx_Idle_Ptr+1, R1
0x0230	0xDF64      	RCALL       _____DoIFC
;__Lib_UART_c67b67.c,279 :: 		
L_end_UART_Tx_Idle:
0x0232	0x0012      	RETURN      0
; end of _UART_Tx_Idle
_main:
;Master.c,125 :: 		void main() {
;Master.c,127 :: 		Configuracion();
0x0234	0xDF9B      	RCALL       _Configuracion
;Master.c,129 :: 		BanTI = 0;                                                     //Inicializa las banderas de trama
0x0236	0x0100      	MOVLB       0
0x0238	0x6B87      	CLRF        _BanTI, 1
;Master.c,130 :: 		BanTC = 0;
0x023A	0x6B86      	CLRF        _BanTC, 1
;Master.c,131 :: 		BanTF = 0;
0x023C	0x6B85      	CLRF        _BanTF, 1
;Master.c,133 :: 		Bb = 0;                                                        //Inicializa la bandera del boton, es solo para el ejemplo del dispositivo maestro
0x023E	0x6B8C      	CLRF        _Bb, 1
;Master.c,136 :: 		RC5_bit = 0;                                                   //Establece el Max485 en modo de lectura;
0x0240	0x9A82      	BCF         RC5_bit, BitPos(RC5_bit+0) 
;Master.c,138 :: 		ptrCRC16 = &CRC16;                                             //Asociacion del puntero CRC16
0x0242	0x0E88      	MOVLW       _CRC16
0x0244	0x6F8A      	MOVWF       _ptrCRC16, 1
0x0246	0x0E00      	MOVLW       hi_addr(_CRC16)
0x0248	0x6F8B      	MOVWF       _ptrCRC16+1, 1
;Master.c,139 :: 		ptrCRCPDU = &CRCPDU;                                           //Asociacion del puntero CRCPDU
0x024A	0x0E1B      	MOVLW       _CRCPDU
0x024C	0x6F83      	MOVWF       _ptrCRCPDU, 1
0x024E	0x0E00      	MOVLW       hi_addr(_CRCPDU)
0x0250	0x6F84      	MOVWF       _ptrCRCPDU+1, 1
;Master.c,141 :: 		Add = 0x01;                                                    //Direccion del esclavo a quien se realiza la peticion (Ejemplo)
0x0252	0x0E01      	MOVLW       1
0x0254	0x6E1A      	MOVWF       _Add 
;Master.c,142 :: 		Fcn = 0x02;                                                    //Funcion solicitada al esclavo (Ejemplo)
0x0256	0x0E02      	MOVLW       2
0x0258	0x6E19      	MOVWF       _Fcn 
;Master.c,143 :: 		Psize = 9;                                                     //Longitu de la trama de peticion (Ejemplo)
0x025A	0x0E09      	MOVLW       9
0x025C	0x6F82      	MOVWF       _Psize, 1
;Master.c,149 :: 		Ptcn[0]=Hdr;
0x025E	0x0E3A      	MOVLW       58
0x0260	0x6E1E      	MOVWF       _Ptcn 
;Master.c,150 :: 		Ptcn[1]=Add;
0x0262	0x0E01      	MOVLW       1
0x0264	0x6E1F      	MOVWF       _Ptcn+1 
;Master.c,151 :: 		Ptcn[2]=Fcn;
0x0266	0x0E02      	MOVLW       2
0x0268	0x6E20      	MOVWF       _Ptcn+2 
;Master.c,152 :: 		Ptcn[3]=0x03;
0x026A	0x0E03      	MOVLW       3
0x026C	0x6E21      	MOVWF       _Ptcn+3 
;Master.c,153 :: 		Ptcn[4]=0x04;
0x026E	0x0E04      	MOVLW       4
0x0270	0x6E22      	MOVWF       _Ptcn+4 
;Master.c,154 :: 		Ptcn[7]=End1;
0x0272	0x0E0D      	MOVLW       13
0x0274	0x6E25      	MOVWF       _Ptcn+7 
;Master.c,155 :: 		Ptcn[8]=End2;
0x0276	0x0E0A      	MOVLW       10
0x0278	0x6E26      	MOVWF       _Ptcn+8 
;Master.c,159 :: 		while (1){
L_main17:
;Master.c,162 :: 		if ((RA0_bit==0)&&(Bb==0)){
0x027A	0xB080      	BTFSC       RA0_bit, BitPos(RA0_bit+0) 
0x027C	0xD05A      	BRA         L_main21
0x027E	0x0100      	MOVLB       0
0x0280	0x518C      	MOVF        _Bb, 0, 1
0x0282	0x0A00      	XORLW       0
0x0284	0xE156      	BNZ         L_main21
L__main40:
;Master.c,163 :: 		Bb = 1;
0x0286	0x0E01      	MOVLW       1
0x0288	0x6F8C      	MOVWF       _Bb, 1
;Master.c,164 :: 		for (i=1;i<=4;i++){                                  //Rellena la trama de PDU con los datos de interes de la trama de respuesta, es decir, obviando los ultimos 2 bytes de CRC
0x028A	0x0E01      	MOVLW       1
0x028C	0x6E1D      	MOVWF       _i 
L_main22:
0x028E	0x501D      	MOVF        _i, 0 
0x0290	0x0804      	SUBLW       4
0x0292	0xE318      	BNC         L_main23
;Master.c,165 :: 		PDU[ip-1] = Ptcn[i];
0x0294	0x0101      	MOVLB       1
0x0296	0x0500      	DECF        _ip, 0, 1
0x0298	0x6E00      	MOVWF       R0 
0x029A	0x6A01      	CLRF        R1 
0x029C	0x0E00      	MOVLW       0
0x029E	0x5A01      	SUBWFB      R1, 1 
0x02A0	0x0E8D      	MOVLW       _PDU
0x02A2	0x2400      	ADDWF       R0, 0 
0x02A4	0x6EE1      	MOVWF       FSR1L 
0x02A6	0x0E00      	MOVLW       hi_addr(_PDU)
0x02A8	0x2001      	ADDWFC      R1, 0 
0x02AA	0x6EE2      	MOVWF       FSR1H 
0x02AC	0x0E1E      	MOVLW       _Ptcn
0x02AE	0x6EE9      	MOVWF       FSR0L 
0x02B0	0x0E00      	MOVLW       hi_addr(_Ptcn)
0x02B2	0x6EEA      	MOVWF       FSR0H 
0x02B4	0x501D      	MOVF        _i, 0 
0x02B6	0x26E9      	ADDWF       FSR0L, 1 
0x02B8	0xB0D8      	BTFSC       STATUS, 0 
0x02BA	0x2AEA      	INCF        FSR0H, 1 
0x02BC	0xFFE6CFEE  	MOVFF       POSTINC0, POSTINC1
;Master.c,164 :: 		for (i=1;i<=4;i++){                                  //Rellena la trama de PDU con los datos de interes de la trama de respuesta, es decir, obviando los ultimos 2 bytes de CRC
0x02C0	0x2A1D      	INCF        _i, 1 
;Master.c,166 :: 		}
0x02C2	0xD7E5      	BRA         L_main22
L_main23:
0x02C4	0x0101      	MOVLB       1
;Master.c,168 :: 		CRC16 = ModbusRTU_CRC16(PDU, 4);                     //Calcula el CRC de la trama PDU y la almacena en la variable CRC16
0x02C6	0x0E8D      	MOVLW       _PDU
0x02C8	0x6F6A      	MOVWF       FARG_ModbusRTU_CRC16_ptucBuffer, 1
0x02CA	0x0E00      	MOVLW       hi_addr(_PDU)
0x02CC	0x6F6B      	MOVWF       FARG_ModbusRTU_CRC16_ptucBuffer+1, 1
0x02CE	0x0E04      	MOVLW       4
0x02D0	0x6F6C      	MOVWF       FARG_ModbusRTU_CRC16_uiLen, 1
0x02D2	0x0E00      	MOVLW       0
0x02D4	0x6F6D      	MOVWF       FARG_ModbusRTU_CRC16_uiLen+1, 1
0x02D6	0xDF6D      	RCALL       _ModbusRTU_CRC16
0x02D8	0xF088C000  	MOVFF       R0, _CRC16
0x02DC	0xF089C001  	MOVFF       R1, _CRC16+1
;Master.c,169 :: 		Ptcn[6] = *ptrCRC16;                                 //Asigna el LSB del CRC al espacio 6 de la trama de peticion
0x02E0	0xFFE9C08A  	MOVFF       _ptrCRC16, FSR0L
0x02E4	0xFFEAC08B  	MOVFF       _ptrCRC16+1, FSR0H
0x02E8	0xF024CFEE  	MOVFF       POSTINC0, _Ptcn+6
;Master.c,170 :: 		Ptcn[5] = *(ptrCRC16+1);                             //Asigna el MSB del CRC al espacio 5 de la trama de peticion
0x02EC	0x0E01      	MOVLW       1
0x02EE	0x0100      	MOVLB       0
0x02F0	0x258A      	ADDWF       _ptrCRC16, 0, 1
0x02F2	0x6EE9      	MOVWF       FSR0L 
0x02F4	0x0E00      	MOVLW       0
0x02F6	0x218B      	ADDWFC      _ptrCRC16+1, 0, 1
0x02F8	0x6EEA      	MOVWF       FSR0H 
0x02FA	0xF023CFEE  	MOVFF       POSTINC0, _Ptcn+5
;Master.c,172 :: 		RC5_bit = 1;                                         //Establece el Max485 en modo de escritura
0x02FE	0x8A82      	BSF         RC5_bit, BitPos(RC5_bit+0) 
;Master.c,173 :: 		for (i=0;i<Psize;i++){
0x0300	0x6A1D      	CLRF        _i 
L_main25:
0x0302	0x0100      	MOVLB       0
0x0304	0x5182      	MOVF        _Psize, 0, 1
0x0306	0x5C1D      	SUBWF       _i, 0 
0x0308	0xE20D      	BC          L_main26
;Master.c,174 :: 		UART1_WRITE(Ptcn[i]);                           //Manda por Uart la trama de peticion
0x030A	0x0E1E      	MOVLW       _Ptcn
0x030C	0x6EE9      	MOVWF       FSR0L 
0x030E	0x0E00      	MOVLW       hi_addr(_Ptcn)
0x0310	0x6EEA      	MOVWF       FSR0H 
0x0312	0x501D      	MOVF        _i, 0 
0x0314	0x26E9      	ADDWF       FSR0L, 1 
0x0316	0xB0D8      	BTFSC       STATUS, 0 
0x0318	0x2AEA      	INCF        FSR0H, 1 
0x031A	0xF16ACFEE  	MOVFF       POSTINC0, FARG_UART1_Write_data_
0x031E	0xDF42      	RCALL       _UART1_Write
;Master.c,173 :: 		for (i=0;i<Psize;i++){
0x0320	0x2A1D      	INCF        _i, 1 
;Master.c,175 :: 		}
0x0322	0xD7EF      	BRA         L_main25
L_main26:
;Master.c,176 :: 		while(UART_Tx_Idle()==0);                            //Espera hasta que se haya terminado de enviar todo el dato por UART antes de continuar
L_main28:
0x0324	0xDF81      	RCALL       _UART_Tx_Idle
0x0326	0x5000      	MOVF        R0, 0 
0x0328	0x0A00      	XORLW       0
0x032A	0xE101      	BNZ         L_main29
0x032C	0xD7FB      	BRA         L_main28
L_main29:
;Master.c,177 :: 		RC5_bit = 0;                                         //Establece el Max485 en modo de lectura;
0x032E	0x9A82      	BCF         RC5_bit, BitPos(RC5_bit+0) 
;Master.c,179 :: 		} else if (RA0_bit==1){
0x0330	0xD004      	BRA         L_main30
L_main21:
0x0332	0xA080      	BTFSS       RA0_bit, BitPos(RA0_bit+0) 
0x0334	0xD002      	BRA         L_main31
;Master.c,180 :: 		Bb = 0;                                              //Esta rutina sirve para evitar rebotes en el boton
0x0336	0x0100      	MOVLB       0
0x0338	0x6B8C      	CLRF        _Bb, 1
;Master.c,181 :: 		}
L_main31:
L_main30:
0x033A	0x0100      	MOVLB       0
;Master.c,184 :: 		if (BanTC==5){                                          //Verifica que la bandera de trama completa este activa
0x033C	0x5186      	MOVF        _BanTC, 0, 1
0x033E	0x0A05      	XORLW       5
0x0340	0xE164      	BNZ         L_main32
;Master.c,186 :: 		if (Rspt[0]==Add){                                   //Verifica que el campo de direccion de la trama de respuesta concuerde con la direccion del esclavo solicitado
0x0342	0x0101      	MOVLB       1
0x0344	0x5105      	MOVF        _Rspt, 0, 1
0x0346	0x181A      	XORWF       _Add, 0 
0x0348	0xE160      	BNZ         L_main33
;Master.c,188 :: 		for (i=0;i<=(Rsize-3);i++){                       //Rellena la trama de PDU con los datos de interes de la trama de respuesta, es decir, obviando los ultimos 2 bytes de CRC
0x034A	0x6A1D      	CLRF        _i 
L_main34:
0x034C	0x0E03      	MOVLW       3
0x034E	0x5D69      	SUBWF       _Rsize, 0, 1
0x0350	0x6E01      	MOVWF       R1 
0x0352	0x6A02      	CLRF        R2 
0x0354	0x0E00      	MOVLW       0
0x0356	0x5A02      	SUBWFB      R2, 1 
0x0358	0x0E80      	MOVLW       128
0x035A	0x1802      	XORWF       R2, 0 
0x035C	0x6E00      	MOVWF       R0 
0x035E	0x0E80      	MOVLW       128
0x0360	0x5C00      	SUBWF       R0, 0 
0x0362	0xE102      	BNZ         L__main47
0x0364	0x501D      	MOVF        _i, 0 
0x0366	0x5C01      	SUBWF       R1, 0 
L__main47:
0x0368	0xE314      	BNC         L_main35
;Master.c,189 :: 		PDU[ip] = Rspt[ip];
0x036A	0x0E8D      	MOVLW       _PDU
0x036C	0x6EE1      	MOVWF       FSR1L 
0x036E	0x0E00      	MOVLW       hi_addr(_PDU)
0x0370	0x6EE2      	MOVWF       FSR1H 
0x0372	0x5100      	MOVF        _ip, 0, 1
0x0374	0x26E1      	ADDWF       FSR1L, 1 
0x0376	0xB0D8      	BTFSC       STATUS, 0 
0x0378	0x2AE2      	INCF        FSR1H, 1 
0x037A	0x0E05      	MOVLW       _Rspt
0x037C	0x6EE9      	MOVWF       FSR0L 
0x037E	0x0E01      	MOVLW       hi_addr(_Rspt)
0x0380	0x6EEA      	MOVWF       FSR0H 
0x0382	0x5100      	MOVF        _ip, 0, 1
0x0384	0x26E9      	ADDWF       FSR0L, 1 
0x0386	0xB0D8      	BTFSC       STATUS, 0 
0x0388	0x2AEA      	INCF        FSR0H, 1 
0x038A	0xFFE6CFEE  	MOVFF       POSTINC0, POSTINC1
;Master.c,188 :: 		for (i=0;i<=(Rsize-3);i++){                       //Rellena la trama de PDU con los datos de interes de la trama de respuesta, es decir, obviando los ultimos 2 bytes de CRC
0x038E	0x2A1D      	INCF        _i, 1 
;Master.c,190 :: 		}
0x0390	0xD7DD      	BRA         L_main34
L_main35:
;Master.c,192 :: 		CRC16 = ModbusRTU_CRC16(PDU, PDUSize);            //Calcula el CRC de la trama PDU y la almacena en la variable CRC16
0x0392	0x0E8D      	MOVLW       _PDU
0x0394	0x6F6A      	MOVWF       FARG_ModbusRTU_CRC16_ptucBuffer, 1
0x0396	0x0E00      	MOVLW       hi_addr(_PDU)
0x0398	0x6F6B      	MOVWF       FARG_ModbusRTU_CRC16_ptucBuffer+1, 1
0x039A	0xF16CC0FF  	MOVFF       _PDUSize, FARG_ModbusRTU_CRC16_uiLen
0x039E	0x0E00      	MOVLW       0
0x03A0	0x6F6D      	MOVWF       FARG_ModbusRTU_CRC16_uiLen+1, 1
0x03A2	0xDF07      	RCALL       _ModbusRTU_CRC16
0x03A4	0xF088C000  	MOVFF       R0, _CRC16
0x03A8	0xF089C001  	MOVFF       R1, _CRC16+1
;Master.c,193 :: 		*ptrCRCPDU = Rspt[Rsize-1];                       //Asigna el elemento CRC_LSB de la trama de respuesta al LSB de la variable CRCPDU
0x03AC	0x0569      	DECF        _Rsize, 0, 1
0x03AE	0x6E00      	MOVWF       R0 
0x03B0	0x6A01      	CLRF        R1 
0x03B2	0x0E00      	MOVLW       0
0x03B4	0x5A01      	SUBWFB      R1, 1 
0x03B6	0x0E05      	MOVLW       _Rspt
0x03B8	0x2400      	ADDWF       R0, 0 
0x03BA	0x6EE9      	MOVWF       FSR0L 
0x03BC	0x0E01      	MOVLW       hi_addr(_Rspt)
0x03BE	0x2001      	ADDWFC      R1, 0 
0x03C0	0x6EEA      	MOVWF       FSR0H 
0x03C2	0xFFE1C083  	MOVFF       _ptrCRCPDU, FSR1L
0x03C6	0xFFE2C084  	MOVFF       _ptrCRCPDU+1, FSR1H
0x03CA	0xFFE6CFEE  	MOVFF       POSTINC0, POSTINC1
;Master.c,194 :: 		*(ptrCRCPDU+1) = Rspt[Rsize-2];                   //Asigna el elemento CRC_MSB de la trama de respuesta al MSB de la variable CRCPDU
0x03CE	0x0E01      	MOVLW       1
0x03D0	0x0100      	MOVLB       0
0x03D2	0x2583      	ADDWF       _ptrCRCPDU, 0, 1
0x03D4	0x6EE1      	MOVWF       FSR1L 
0x03D6	0x0E00      	MOVLW       0
0x03D8	0x2184      	ADDWFC      _ptrCRCPDU+1, 0, 1
0x03DA	0x6EE2      	MOVWF       FSR1H 
0x03DC	0x0E02      	MOVLW       2
0x03DE	0x0101      	MOVLB       1
0x03E0	0x5D69      	SUBWF       _Rsize, 0, 1
0x03E2	0x6E00      	MOVWF       R0 
0x03E4	0x6A01      	CLRF        R1 
0x03E6	0x0E00      	MOVLW       0
0x03E8	0x5A01      	SUBWFB      R1, 1 
0x03EA	0x0E05      	MOVLW       _Rspt
0x03EC	0x2400      	ADDWF       R0, 0 
0x03EE	0x6EE9      	MOVWF       FSR0L 
0x03F0	0x0E01      	MOVLW       hi_addr(_Rspt)
0x03F2	0x2001      	ADDWFC      R1, 0 
0x03F4	0x6EEA      	MOVWF       FSR0H 
0x03F6	0xFFE6CFEE  	MOVFF       POSTINC0, POSTINC1
;Master.c,196 :: 		if (CRC16==CRCPDU) {                              //Verifica si el CRC calculado es igual al CRC obtenido de la trama de peticion
0x03FA	0x0100      	MOVLB       0
0x03FC	0x5189      	MOVF        _CRC16+1, 0, 1
0x03FE	0x181C      	XORWF       _CRCPDU+1, 0 
0x0400	0xE102      	BNZ         L__main48
0x0402	0x501B      	MOVF        _CRCPDU, 0 
0x0404	0x1988      	XORWF       _CRC16, 0, 1
L__main48:
0x0406	0xE100      	BNZ         L_main37
;Master.c,198 :: 		}
L_main37:
;Master.c,200 :: 		BanTC = 0;                                        //Limpia la bandera de trama completa
0x0408	0x6B86      	CLRF        _BanTC, 1
;Master.c,202 :: 		}
L_main33:
;Master.c,203 :: 		}
L_main32:
;Master.c,205 :: 		Delay_ms(10);
0x040A	0x0E1A      	MOVLW       26
0x040C	0x6E0C      	MOVWF       R12, 0
0x040E	0x0EF8      	MOVLW       248
0x0410	0x6E0D      	MOVWF       R13, 0
L_main38:
0x0412	0x2E0D      	DECFSZ      R13, 1, 0
0x0414	0xD7FE      	BRA         L_main38
0x0416	0x2E0C      	DECFSZ      R12, 1, 0
0x0418	0xD7FC      	BRA         L_main38
0x041A	0x0000      	NOP
;Master.c,207 :: 		}
0x041C	0xD72E      	BRA         L_main17
;Master.c,208 :: 		}
L_end_main:
0x041E	0xD7FF      	BRA         $+0
; end of _main
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0008     [166]    _interrupt
0x00AE      [18]    _UART2_Read
0x00C0      [10]    _UART1_Tx_Idle
0x00CA      [10]    _UART1_Data_Ready
0x00D4      [10]    _UART2_Data_Ready
0x00DE      [10]    _UART2_Tx_Idle
0x00E8      [18]    _UART1_Read
0x00FA      [24]    _____DoIFC
0x0112      [90]    _UART1_Init
0x016C      [56]    _Configuracion
0x01A4      [14]    _UART1_Write
0x01B2     [102]    _ModbusRTU_CRC16
0x0218      [16]    ___CC2DW
0x0228      [12]    _UART_Tx_Idle
0x0234     [492]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    UART2_Init_tmp_L0
0x0000       [1]    UART1_Init_tmp_L0
0x0000       [1]    R0
0x0001       [1]    R1
0x0001       [1]    UART1_Read___tmp_UART1_Read_L0
0x0001       [1]    UART2_Read___tmp_UART2_Read_L0
0x0002       [1]    R2
0x0002       [2]    memset_pp_L0
0x0002       [2]    memcpy_dd_L0
0x0002       [2]    memchr_s_L0
0x0002       [2]    strlen_cp_L0
0x0002       [1]    ModbusRTU_CRC16_ucCounter_L0
0x0003       [1]    R3
0x0003       [2]    ModbusRTU_CRC16_uiCRCResult_L0
0x0003       [2]    memmove_tt_L0
0x0003       [2]    Ltrim_original_L0
0x0004       [2]    strcpy_cp_L0
0x0004       [2]    strncpy_cp_L0
0x0004       [1]    R4
0x0004       [2]    strcat_cp_L0
0x0004       [2]    memcpy_ss_L0
0x0004       [2]    strncat_cp_L0
0x0005       [2]    memmove_ff_L0
0x0005       [1]    R5
0x0005       [2]    Ltrim_p_L0
0x0005       [2]    LongWordToHex_input_half_L0
0x0005       [2]    LongIntToHex_input_half_L0
0x0006       [1]    R6
0x0007       [1]    R7
0x0008       [1]    R8
0x0009       [1]    R9
0x000A       [1]    R10
0x000B       [1]    R11
0x000C       [1]    R12
0x000D       [1]    R13
0x000E       [1]    R14
0x000F       [1]    R15
0x0010       [1]    R16
0x0011       [1]    R17
0x0012       [1]    R18
0x0013       [1]    R19
0x0014       [1]    R20
0x0019       [1]    _Fcn
0x001A       [1]    _Add
0x001B       [2]    _CRCPDU
0x001D       [1]    _i
0x001E     [100]    _Ptcn
0x0082       [1]    _Psize
0x0083       [2]    _ptrCRCPDU
0x0085       [1]    _BanTF
0x0086       [1]    _BanTC
0x0087       [1]    _BanTI
0x0088       [2]    _CRC16
0x008A       [2]    _ptrCRC16
0x008C       [1]    _Bb
0x008D     [100]    _PDU
0x00F1       [4]    _UART_Rdy_Ptr
0x00F5       [4]    _UART_Rd_Ptr
0x00F9       [4]    _UART_Wr_Ptr
0x00FD       [1]    _it
0x00FE       [1]    _Dato
0x00FF       [1]    _PDUSize
0x0100       [1]    _ip
0x0101       [4]    _UART_Tx_Idle_Ptr
0x0105     [100]    _Rspt
0x0169       [1]    _Rsize
0x016A       [1]    FARG_UART1_Write_data_
0x016A       [2]    FARG_ModbusRTU_CRC16_ptucBuffer
0x016C       [2]    FARG_ModbusRTU_CRC16_uiLen
0x0F38       [1]    ANSELA
0x0F39       [1]    ANSELB
0x0F3A       [1]    ANSELC
0x0F71       [1]    RCSTA2
0x0F72       [1]    TXSTA2
0x0F74       [1]    RCREG2
0x0F80       [0]    RA0_bit
0x0F82       [0]    RC5_bit
0x0F92       [0]    TRISA1_bit
0x0F92       [0]    TRISA0_bit
0x0F94       [0]    TRISC7_bit
0x0F94       [0]    TRISC6_bit
0x0F94       [0]    TRISC5_bit
0x0F9D       [1]    PIE1
0x0F9E       [1]    PIR1
0x0FA4       [0]    RC2IF_bit
0x0FAB       [1]    RCSTA
0x0FAC       [1]    TXSTA
0x0FAD       [1]    TXREG
0x0FAE       [1]    RCREG
0x0FAF       [1]    SPBRG
0x0FB0       [1]    SPBRGH
0x0FB8       [1]    BAUDCON
0x0FD8       [1]    STATUS
0x0FD9       [1]    FSR2L
0x0FDA       [1]    FSR2H
0x0FDE       [1]    POSTINC2
0x0FE0       [1]    BSR
0x0FE1       [1]    FSR1L
0x0FE2       [1]    FSR1H
0x0FE4       [1]    PREINC1
0x0FE6       [1]    POSTINC1
0x0FE7       [1]    INDF1
0x0FE8       [1]    WREG
0x0FE9       [1]    FSR0L
0x0FEA       [1]    FSR0H
0x0FEE       [1]    POSTINC0
0x0FF2       [1]    INTCON
0x0FF3       [1]    PRODL
0x0FF4       [1]    PRODH
0x0FF5       [1]    TABLAT
0x0FF6       [1]    TBLPTRL
0x0FF7       [1]    TBLPTRH
0x0FF8       [1]    TBLPTRU
0x0FFD       [1]    TOSL
0x0FFE       [1]    TOSH
0x0FFF       [1]    TOSU
