
FC_SPI_NEW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c16c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000db4  0800c320  0800c320  0001c320  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d0d4  0800d0d4  000202e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800d0d4  0800d0d4  0001d0d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d0dc  0800d0dc  000202e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d0dc  0800d0dc  0001d0dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d0e0  0800d0e0  0001d0e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002e4  20000000  0800d0e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000202e4  2**0
                  CONTENTS
 10 .bss          00001a54  200002e4  200002e4  000202e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001d38  20001d38  000202e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000202e4  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020314  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001522c  00000000  00000000  00020357  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003ad8  00000000  00000000  00035583  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000fa8  00000000  00000000  00039060  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000bcf  00000000  00000000  0003a008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00029286  00000000  00000000  0003abd7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00017b76  00000000  00000000  00063e5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000ec139  00000000  00000000  0007b9d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00004e1c  00000000  00000000  00167b0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000065  00000000  00000000  0016c928  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200002e4 	.word	0x200002e4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800c304 	.word	0x0800c304

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200002e8 	.word	0x200002e8
 80001ec:	0800c304 	.word	0x0800c304

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b970 	b.w	8000fa0 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f806 	bl	8000cd8 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__udivmoddi4>:
 8000cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cdc:	9e08      	ldr	r6, [sp, #32]
 8000cde:	460d      	mov	r5, r1
 8000ce0:	4604      	mov	r4, r0
 8000ce2:	460f      	mov	r7, r1
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d14a      	bne.n	8000d7e <__udivmoddi4+0xa6>
 8000ce8:	428a      	cmp	r2, r1
 8000cea:	4694      	mov	ip, r2
 8000cec:	d965      	bls.n	8000dba <__udivmoddi4+0xe2>
 8000cee:	fab2 f382 	clz	r3, r2
 8000cf2:	b143      	cbz	r3, 8000d06 <__udivmoddi4+0x2e>
 8000cf4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cf8:	f1c3 0220 	rsb	r2, r3, #32
 8000cfc:	409f      	lsls	r7, r3
 8000cfe:	fa20 f202 	lsr.w	r2, r0, r2
 8000d02:	4317      	orrs	r7, r2
 8000d04:	409c      	lsls	r4, r3
 8000d06:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d0a:	fa1f f58c 	uxth.w	r5, ip
 8000d0e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d12:	0c22      	lsrs	r2, r4, #16
 8000d14:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d18:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d1c:	fb01 f005 	mul.w	r0, r1, r5
 8000d20:	4290      	cmp	r0, r2
 8000d22:	d90a      	bls.n	8000d3a <__udivmoddi4+0x62>
 8000d24:	eb1c 0202 	adds.w	r2, ip, r2
 8000d28:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d2c:	f080 811c 	bcs.w	8000f68 <__udivmoddi4+0x290>
 8000d30:	4290      	cmp	r0, r2
 8000d32:	f240 8119 	bls.w	8000f68 <__udivmoddi4+0x290>
 8000d36:	3902      	subs	r1, #2
 8000d38:	4462      	add	r2, ip
 8000d3a:	1a12      	subs	r2, r2, r0
 8000d3c:	b2a4      	uxth	r4, r4
 8000d3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d4a:	fb00 f505 	mul.w	r5, r0, r5
 8000d4e:	42a5      	cmp	r5, r4
 8000d50:	d90a      	bls.n	8000d68 <__udivmoddi4+0x90>
 8000d52:	eb1c 0404 	adds.w	r4, ip, r4
 8000d56:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d5a:	f080 8107 	bcs.w	8000f6c <__udivmoddi4+0x294>
 8000d5e:	42a5      	cmp	r5, r4
 8000d60:	f240 8104 	bls.w	8000f6c <__udivmoddi4+0x294>
 8000d64:	4464      	add	r4, ip
 8000d66:	3802      	subs	r0, #2
 8000d68:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d6c:	1b64      	subs	r4, r4, r5
 8000d6e:	2100      	movs	r1, #0
 8000d70:	b11e      	cbz	r6, 8000d7a <__udivmoddi4+0xa2>
 8000d72:	40dc      	lsrs	r4, r3
 8000d74:	2300      	movs	r3, #0
 8000d76:	e9c6 4300 	strd	r4, r3, [r6]
 8000d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d908      	bls.n	8000d94 <__udivmoddi4+0xbc>
 8000d82:	2e00      	cmp	r6, #0
 8000d84:	f000 80ed 	beq.w	8000f62 <__udivmoddi4+0x28a>
 8000d88:	2100      	movs	r1, #0
 8000d8a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d8e:	4608      	mov	r0, r1
 8000d90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d94:	fab3 f183 	clz	r1, r3
 8000d98:	2900      	cmp	r1, #0
 8000d9a:	d149      	bne.n	8000e30 <__udivmoddi4+0x158>
 8000d9c:	42ab      	cmp	r3, r5
 8000d9e:	d302      	bcc.n	8000da6 <__udivmoddi4+0xce>
 8000da0:	4282      	cmp	r2, r0
 8000da2:	f200 80f8 	bhi.w	8000f96 <__udivmoddi4+0x2be>
 8000da6:	1a84      	subs	r4, r0, r2
 8000da8:	eb65 0203 	sbc.w	r2, r5, r3
 8000dac:	2001      	movs	r0, #1
 8000dae:	4617      	mov	r7, r2
 8000db0:	2e00      	cmp	r6, #0
 8000db2:	d0e2      	beq.n	8000d7a <__udivmoddi4+0xa2>
 8000db4:	e9c6 4700 	strd	r4, r7, [r6]
 8000db8:	e7df      	b.n	8000d7a <__udivmoddi4+0xa2>
 8000dba:	b902      	cbnz	r2, 8000dbe <__udivmoddi4+0xe6>
 8000dbc:	deff      	udf	#255	; 0xff
 8000dbe:	fab2 f382 	clz	r3, r2
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	f040 8090 	bne.w	8000ee8 <__udivmoddi4+0x210>
 8000dc8:	1a8a      	subs	r2, r1, r2
 8000dca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dce:	fa1f fe8c 	uxth.w	lr, ip
 8000dd2:	2101      	movs	r1, #1
 8000dd4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000dd8:	fb07 2015 	mls	r0, r7, r5, r2
 8000ddc:	0c22      	lsrs	r2, r4, #16
 8000dde:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000de2:	fb0e f005 	mul.w	r0, lr, r5
 8000de6:	4290      	cmp	r0, r2
 8000de8:	d908      	bls.n	8000dfc <__udivmoddi4+0x124>
 8000dea:	eb1c 0202 	adds.w	r2, ip, r2
 8000dee:	f105 38ff 	add.w	r8, r5, #4294967295
 8000df2:	d202      	bcs.n	8000dfa <__udivmoddi4+0x122>
 8000df4:	4290      	cmp	r0, r2
 8000df6:	f200 80cb 	bhi.w	8000f90 <__udivmoddi4+0x2b8>
 8000dfa:	4645      	mov	r5, r8
 8000dfc:	1a12      	subs	r2, r2, r0
 8000dfe:	b2a4      	uxth	r4, r4
 8000e00:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e04:	fb07 2210 	mls	r2, r7, r0, r2
 8000e08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000e10:	45a6      	cmp	lr, r4
 8000e12:	d908      	bls.n	8000e26 <__udivmoddi4+0x14e>
 8000e14:	eb1c 0404 	adds.w	r4, ip, r4
 8000e18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e1c:	d202      	bcs.n	8000e24 <__udivmoddi4+0x14c>
 8000e1e:	45a6      	cmp	lr, r4
 8000e20:	f200 80bb 	bhi.w	8000f9a <__udivmoddi4+0x2c2>
 8000e24:	4610      	mov	r0, r2
 8000e26:	eba4 040e 	sub.w	r4, r4, lr
 8000e2a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e2e:	e79f      	b.n	8000d70 <__udivmoddi4+0x98>
 8000e30:	f1c1 0720 	rsb	r7, r1, #32
 8000e34:	408b      	lsls	r3, r1
 8000e36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e3e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e42:	fa20 f307 	lsr.w	r3, r0, r7
 8000e46:	40fd      	lsrs	r5, r7
 8000e48:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e4c:	4323      	orrs	r3, r4
 8000e4e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e52:	fa1f fe8c 	uxth.w	lr, ip
 8000e56:	fb09 5518 	mls	r5, r9, r8, r5
 8000e5a:	0c1c      	lsrs	r4, r3, #16
 8000e5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e60:	fb08 f50e 	mul.w	r5, r8, lr
 8000e64:	42a5      	cmp	r5, r4
 8000e66:	fa02 f201 	lsl.w	r2, r2, r1
 8000e6a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e6e:	d90b      	bls.n	8000e88 <__udivmoddi4+0x1b0>
 8000e70:	eb1c 0404 	adds.w	r4, ip, r4
 8000e74:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e78:	f080 8088 	bcs.w	8000f8c <__udivmoddi4+0x2b4>
 8000e7c:	42a5      	cmp	r5, r4
 8000e7e:	f240 8085 	bls.w	8000f8c <__udivmoddi4+0x2b4>
 8000e82:	f1a8 0802 	sub.w	r8, r8, #2
 8000e86:	4464      	add	r4, ip
 8000e88:	1b64      	subs	r4, r4, r5
 8000e8a:	b29d      	uxth	r5, r3
 8000e8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e90:	fb09 4413 	mls	r4, r9, r3, r4
 8000e94:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e98:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e9c:	45a6      	cmp	lr, r4
 8000e9e:	d908      	bls.n	8000eb2 <__udivmoddi4+0x1da>
 8000ea0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ea4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ea8:	d26c      	bcs.n	8000f84 <__udivmoddi4+0x2ac>
 8000eaa:	45a6      	cmp	lr, r4
 8000eac:	d96a      	bls.n	8000f84 <__udivmoddi4+0x2ac>
 8000eae:	3b02      	subs	r3, #2
 8000eb0:	4464      	add	r4, ip
 8000eb2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000eb6:	fba3 9502 	umull	r9, r5, r3, r2
 8000eba:	eba4 040e 	sub.w	r4, r4, lr
 8000ebe:	42ac      	cmp	r4, r5
 8000ec0:	46c8      	mov	r8, r9
 8000ec2:	46ae      	mov	lr, r5
 8000ec4:	d356      	bcc.n	8000f74 <__udivmoddi4+0x29c>
 8000ec6:	d053      	beq.n	8000f70 <__udivmoddi4+0x298>
 8000ec8:	b156      	cbz	r6, 8000ee0 <__udivmoddi4+0x208>
 8000eca:	ebb0 0208 	subs.w	r2, r0, r8
 8000ece:	eb64 040e 	sbc.w	r4, r4, lr
 8000ed2:	fa04 f707 	lsl.w	r7, r4, r7
 8000ed6:	40ca      	lsrs	r2, r1
 8000ed8:	40cc      	lsrs	r4, r1
 8000eda:	4317      	orrs	r7, r2
 8000edc:	e9c6 7400 	strd	r7, r4, [r6]
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	2100      	movs	r1, #0
 8000ee4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ee8:	f1c3 0120 	rsb	r1, r3, #32
 8000eec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ef0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ef4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ef8:	409d      	lsls	r5, r3
 8000efa:	432a      	orrs	r2, r5
 8000efc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f00:	fa1f fe8c 	uxth.w	lr, ip
 8000f04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f08:	fb07 1510 	mls	r5, r7, r0, r1
 8000f0c:	0c11      	lsrs	r1, r2, #16
 8000f0e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f12:	fb00 f50e 	mul.w	r5, r0, lr
 8000f16:	428d      	cmp	r5, r1
 8000f18:	fa04 f403 	lsl.w	r4, r4, r3
 8000f1c:	d908      	bls.n	8000f30 <__udivmoddi4+0x258>
 8000f1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000f22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f26:	d22f      	bcs.n	8000f88 <__udivmoddi4+0x2b0>
 8000f28:	428d      	cmp	r5, r1
 8000f2a:	d92d      	bls.n	8000f88 <__udivmoddi4+0x2b0>
 8000f2c:	3802      	subs	r0, #2
 8000f2e:	4461      	add	r1, ip
 8000f30:	1b49      	subs	r1, r1, r5
 8000f32:	b292      	uxth	r2, r2
 8000f34:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f38:	fb07 1115 	mls	r1, r7, r5, r1
 8000f3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f40:	fb05 f10e 	mul.w	r1, r5, lr
 8000f44:	4291      	cmp	r1, r2
 8000f46:	d908      	bls.n	8000f5a <__udivmoddi4+0x282>
 8000f48:	eb1c 0202 	adds.w	r2, ip, r2
 8000f4c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f50:	d216      	bcs.n	8000f80 <__udivmoddi4+0x2a8>
 8000f52:	4291      	cmp	r1, r2
 8000f54:	d914      	bls.n	8000f80 <__udivmoddi4+0x2a8>
 8000f56:	3d02      	subs	r5, #2
 8000f58:	4462      	add	r2, ip
 8000f5a:	1a52      	subs	r2, r2, r1
 8000f5c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f60:	e738      	b.n	8000dd4 <__udivmoddi4+0xfc>
 8000f62:	4631      	mov	r1, r6
 8000f64:	4630      	mov	r0, r6
 8000f66:	e708      	b.n	8000d7a <__udivmoddi4+0xa2>
 8000f68:	4639      	mov	r1, r7
 8000f6a:	e6e6      	b.n	8000d3a <__udivmoddi4+0x62>
 8000f6c:	4610      	mov	r0, r2
 8000f6e:	e6fb      	b.n	8000d68 <__udivmoddi4+0x90>
 8000f70:	4548      	cmp	r0, r9
 8000f72:	d2a9      	bcs.n	8000ec8 <__udivmoddi4+0x1f0>
 8000f74:	ebb9 0802 	subs.w	r8, r9, r2
 8000f78:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f7c:	3b01      	subs	r3, #1
 8000f7e:	e7a3      	b.n	8000ec8 <__udivmoddi4+0x1f0>
 8000f80:	4645      	mov	r5, r8
 8000f82:	e7ea      	b.n	8000f5a <__udivmoddi4+0x282>
 8000f84:	462b      	mov	r3, r5
 8000f86:	e794      	b.n	8000eb2 <__udivmoddi4+0x1da>
 8000f88:	4640      	mov	r0, r8
 8000f8a:	e7d1      	b.n	8000f30 <__udivmoddi4+0x258>
 8000f8c:	46d0      	mov	r8, sl
 8000f8e:	e77b      	b.n	8000e88 <__udivmoddi4+0x1b0>
 8000f90:	3d02      	subs	r5, #2
 8000f92:	4462      	add	r2, ip
 8000f94:	e732      	b.n	8000dfc <__udivmoddi4+0x124>
 8000f96:	4608      	mov	r0, r1
 8000f98:	e70a      	b.n	8000db0 <__udivmoddi4+0xd8>
 8000f9a:	4464      	add	r4, ip
 8000f9c:	3802      	subs	r0, #2
 8000f9e:	e742      	b.n	8000e26 <__udivmoddi4+0x14e>

08000fa0 <__aeabi_idiv0>:
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop

08000fa4 <IMU_UART_CB>:
#define IMU_DMA_TX hdma_usart3_tx


IMU imu;

void IMU_UART_CB(UART_HandleTypeDef *huart, uint16_t Size) {
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
 8000fac:	460b      	mov	r3, r1
 8000fae:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART3) {
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	4a1f      	ldr	r2, [pc, #124]	; (8001034 <IMU_UART_CB+0x90>)
 8000fb6:	4293      	cmp	r3, r2
 8000fb8:	d11b      	bne.n	8000ff2 <IMU_UART_CB+0x4e>
		imu.IMU_got_data = true;
 8000fba:	4b1f      	ldr	r3, [pc, #124]	; (8001038 <IMU_UART_CB+0x94>)
 8000fbc:	2201      	movs	r2, #1
 8000fbe:	f883 2800 	strb.w	r2, [r3, #2048]	; 0x800
		imu.IMU_data_Size = Size;
 8000fc2:	4a1d      	ldr	r2, [pc, #116]	; (8001038 <IMU_UART_CB+0x94>)
 8000fc4:	887b      	ldrh	r3, [r7, #2]
 8000fc6:	f8a2 3802 	strh.w	r3, [r2, #2050]	; 0x802
		imu.no_stuck=true;
 8000fca:	4b1b      	ldr	r3, [pc, #108]	; (8001038 <IMU_UART_CB+0x94>)
 8000fcc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24


		HAL_UARTEx_ReceiveToIdle_DMA(&IMU_uart, imu.IMU_buffer, IMU_BUFFER_SIZE);
 8000fd6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000fda:	4917      	ldr	r1, [pc, #92]	; (8001038 <IMU_UART_CB+0x94>)
 8000fdc:	4817      	ldr	r0, [pc, #92]	; (800103c <IMU_UART_CB+0x98>)
 8000fde:	f007 fabf 	bl	8008560 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&IMU_DMA_RX, DMA_IT_HT);
 8000fe2:	4b17      	ldr	r3, [pc, #92]	; (8001040 <IMU_UART_CB+0x9c>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	681a      	ldr	r2, [r3, #0]
 8000fe8:	4b15      	ldr	r3, [pc, #84]	; (8001040 <IMU_UART_CB+0x9c>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	f022 0208 	bic.w	r2, r2, #8
 8000ff0:	601a      	str	r2, [r3, #0]
//		HAL_UARTEx_ReceiveToIdle_DMA(&IMU_uart, IMU_dma_buffer, IMU_BUFFER_SIZE);
//		__HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT);

	}
	//for uart data overflow safety
	if (Size >= 1024) {
 8000ff2:	887b      	ldrh	r3, [r7, #2]
 8000ff4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000ff8:	d317      	bcc.n	800102a <IMU_UART_CB+0x86>
		memset(imu.IMU_buffer, 0, IMU_BUFFER_SIZE);
 8000ffa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000ffe:	2100      	movs	r1, #0
 8001000:	480d      	ldr	r0, [pc, #52]	; (8001038 <IMU_UART_CB+0x94>)
 8001002:	f009 fac5 	bl	800a590 <memset>
		imu.IMU_data_Size=0;
 8001006:	4b0c      	ldr	r3, [pc, #48]	; (8001038 <IMU_UART_CB+0x94>)
 8001008:	2200      	movs	r2, #0
 800100a:	f8a3 2802 	strh.w	r2, [r3, #2050]	; 0x802
		HAL_UARTEx_ReceiveToIdle_DMA(&IMU_uart, imu.IMU_buffer, IMU_BUFFER_SIZE);
 800100e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001012:	4909      	ldr	r1, [pc, #36]	; (8001038 <IMU_UART_CB+0x94>)
 8001014:	4809      	ldr	r0, [pc, #36]	; (800103c <IMU_UART_CB+0x98>)
 8001016:	f007 faa3 	bl	8008560 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&IMU_DMA_RX, DMA_IT_HT);
 800101a:	4b09      	ldr	r3, [pc, #36]	; (8001040 <IMU_UART_CB+0x9c>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	681a      	ldr	r2, [r3, #0]
 8001020:	4b07      	ldr	r3, [pc, #28]	; (8001040 <IMU_UART_CB+0x9c>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	f022 0208 	bic.w	r2, r2, #8
 8001028:	601a      	str	r2, [r3, #0]

	}
}
 800102a:	bf00      	nop
 800102c:	3708      	adds	r7, #8
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	40004800 	.word	0x40004800
 8001038:	20000300 	.word	0x20000300
 800103c:	20001a24 	.word	0x20001a24
 8001040:	20001b28 	.word	0x20001b28

08001044 <IMU_Init>:
void imu_callback( XsensEventFlag_t event, XsensEventData_t *mtdata );
void IMU_Init() {
 8001044:	b580      	push	{r7, lr}
 8001046:	f6ad 0d18 	subw	sp, sp, #2072	; 0x818
 800104a:	af00      	add	r7, sp, #0
	printf("IMU initializing......\n");
 800104c:	482c      	ldr	r0, [pc, #176]	; (8001100 <IMU_Init+0xbc>)
 800104e:	f009 f9bf 	bl	800a3d0 <puts>
	//setup DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&IMU_uart, imu.IMU_buffer, IMU_BUFFER_SIZE);
 8001052:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001056:	492b      	ldr	r1, [pc, #172]	; (8001104 <IMU_Init+0xc0>)
 8001058:	482b      	ldr	r0, [pc, #172]	; (8001108 <IMU_Init+0xc4>)
 800105a:	f007 fa81 	bl	8008560 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&IMU_DMA_RX, DMA_IT_HT);
 800105e:	4b2b      	ldr	r3, [pc, #172]	; (800110c <IMU_Init+0xc8>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	681a      	ldr	r2, [r3, #0]
 8001064:	4b29      	ldr	r3, [pc, #164]	; (800110c <IMU_Init+0xc8>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f022 0208 	bic.w	r2, r2, #8
 800106c:	601a      	str	r2, [r3, #0]

	// Setup custom handler callbacks to catch acknowledgements from IMU
	xsens_mti_override_id_handler(MT_ACK_GOTOCONFIG, 					&handle_ack_gotoconfig);
 800106e:	4928      	ldr	r1, [pc, #160]	; (8001110 <IMU_Init+0xcc>)
 8001070:	2031      	movs	r0, #49	; 0x31
 8001072:	f001 fa7d 	bl	8002570 <xsens_mti_override_id_handler>
	xsens_mti_override_id_handler(MT_ACK_GOTOMEASUREMENT,			&handle_ack_gotomeasurement);
 8001076:	4927      	ldr	r1, [pc, #156]	; (8001114 <IMU_Init+0xd0>)
 8001078:	2011      	movs	r0, #17
 800107a:	f001 fa79 	bl	8002570 <xsens_mti_override_id_handler>
	xsens_mti_override_id_handler(MT_ACK_OUTPUTCONFIGURATION, &handle_ack_outputconfiguration);
 800107e:	4926      	ldr	r1, [pc, #152]	; (8001118 <IMU_Init+0xd4>)
 8001080:	20c1      	movs	r0, #193	; 0xc1
 8001082:	f001 fa75 	bl	8002570 <xsens_mti_override_id_handler>
	xsens_mti_override_id_handler(MT_ACK_RESET, 							&myHandle_WAKEUP_cb);
 8001086:	4925      	ldr	r1, [pc, #148]	; (800111c <IMU_Init+0xd8>)
 8001088:	2041      	movs	r0, #65	; 0x41
 800108a:	f001 fa71 	bl	8002570 <xsens_mti_override_id_handler>

	xsens_interface_t imu_interface_S = XSENS_INTERFACE_RX_TX( &imu_callback, &imu_send_data );
 800108e:	f607 0318 	addw	r3, r7, #2072	; 0x818
 8001092:	f6a3 0314 	subw	r3, r3, #2068	; 0x814
 8001096:	4a22      	ldr	r2, [pc, #136]	; (8001120 <IMU_Init+0xdc>)
 8001098:	4618      	mov	r0, r3
 800109a:	4611      	mov	r1, r2
 800109c:	f640 0314 	movw	r3, #2068	; 0x814
 80010a0:	461a      	mov	r2, r3
 80010a2:	f009 faf3 	bl	800a68c <memcpy>
	imu.imu_interface = imu_interface_S;
 80010a6:	4a17      	ldr	r2, [pc, #92]	; (8001104 <IMU_Init+0xc0>)
 80010a8:	f607 0318 	addw	r3, r7, #2072	; 0x818
 80010ac:	f6a3 0114 	subw	r1, r3, #2068	; 0x814
 80010b0:	f602 0308 	addw	r3, r2, #2056	; 0x808
 80010b4:	f640 0214 	movw	r2, #2068	; 0x814
 80010b8:	4618      	mov	r0, r3
 80010ba:	f009 fae7 	bl	800a68c <memcpy>

	imu.ack_flag = ACK_NONE;
 80010be:	4b11      	ldr	r3, [pc, #68]	; (8001104 <IMU_Init+0xc0>)
 80010c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80010c4:	2200      	movs	r2, #0
 80010c6:	771a      	strb	r2, [r3, #28]

	imu.output_Hz = 100;   // Hz acceleration message rate
 80010c8:	4b0e      	ldr	r3, [pc, #56]	; (8001104 <IMU_Init+0xc0>)
 80010ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80010ce:	2264      	movs	r2, #100	; 0x64
 80010d0:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

	imu.imu_state = STATE_STARTUP;
 80010d4:	4b0b      	ldr	r3, [pc, #44]	; (8001104 <IMU_Init+0xc0>)
 80010d6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80010da:	2200      	movs	r2, #0
 80010dc:	775a      	strb	r2, [r3, #29]
	imu.calided = false;
 80010de:	4b09      	ldr	r3, [pc, #36]	; (8001104 <IMU_Init+0xc0>)
 80010e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80010e4:	2200      	movs	r2, #0
 80010e6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	IMU_State_mechine();
 80010ea:	f000 f857 	bl	800119c <IMU_State_mechine>
	printf("IMU:initialization finish.\n");
 80010ee:	480d      	ldr	r0, [pc, #52]	; (8001124 <IMU_Init+0xe0>)
 80010f0:	f009 f96e 	bl	800a3d0 <puts>
}
 80010f4:	bf00      	nop
 80010f6:	f607 0718 	addw	r7, r7, #2072	; 0x818
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	0800c320 	.word	0x0800c320
 8001104:	20000300 	.word	0x20000300
 8001108:	20001a24 	.word	0x20001a24
 800110c:	20001b28 	.word	0x20001b28
 8001110:	080016e1 	.word	0x080016e1
 8001114:	08001705 	.word	0x08001705
 8001118:	08001729 	.word	0x08001729
 800111c:	0800174d 	.word	0x0800174d
 8001120:	0800c354 	.word	0x0800c354
 8001124:	0800c338 	.word	0x0800c338

08001128 <IMU_process_data>:

void IMU_process_data() {
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
	if (imu.IMU_got_data) {
 800112e:	4b19      	ldr	r3, [pc, #100]	; (8001194 <IMU_process_data+0x6c>)
 8001130:	f893 3800 	ldrb.w	r3, [r3, #2048]	; 0x800
 8001134:	2b00      	cmp	r3, #0
 8001136:	d029      	beq.n	800118c <IMU_process_data+0x64>
		for (int i = 0; i < imu.IMU_data_Size; i++) {
 8001138:	2300      	movs	r3, #0
 800113a:	607b      	str	r3, [r7, #4]
 800113c:	e00a      	b.n	8001154 <IMU_process_data+0x2c>
			xsens_mti_parse(&imu.imu_interface, imu.IMU_buffer[i]);
 800113e:	4a15      	ldr	r2, [pc, #84]	; (8001194 <IMU_process_data+0x6c>)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	4413      	add	r3, r2
 8001144:	781b      	ldrb	r3, [r3, #0]
 8001146:	4619      	mov	r1, r3
 8001148:	4813      	ldr	r0, [pc, #76]	; (8001198 <IMU_process_data+0x70>)
 800114a:	f001 f933 	bl	80023b4 <xsens_mti_parse>
		for (int i = 0; i < imu.IMU_data_Size; i++) {
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	3301      	adds	r3, #1
 8001152:	607b      	str	r3, [r7, #4]
 8001154:	4b0f      	ldr	r3, [pc, #60]	; (8001194 <IMU_process_data+0x6c>)
 8001156:	f8b3 3802 	ldrh.w	r3, [r3, #2050]	; 0x802
 800115a:	461a      	mov	r2, r3
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	4293      	cmp	r3, r2
 8001160:	dbed      	blt.n	800113e <IMU_process_data+0x16>
		}
		//set
		memset(imu.IMU_buffer, imu.IMU_data_Size, IMU_BUFFER_SIZE);
 8001162:	4b0c      	ldr	r3, [pc, #48]	; (8001194 <IMU_process_data+0x6c>)
 8001164:	f8b3 3802 	ldrh.w	r3, [r3, #2050]	; 0x802
 8001168:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800116c:	4619      	mov	r1, r3
 800116e:	4809      	ldr	r0, [pc, #36]	; (8001194 <IMU_process_data+0x6c>)
 8001170:	f009 fa0e 	bl	800a590 <memset>
		imu.IMU_got_data = false;
 8001174:	4b07      	ldr	r3, [pc, #28]	; (8001194 <IMU_process_data+0x6c>)
 8001176:	2200      	movs	r2, #0
 8001178:	f883 2800 	strb.w	r2, [r3, #2048]	; 0x800
		imu.IMU_data_Size = 0;
 800117c:	4b05      	ldr	r3, [pc, #20]	; (8001194 <IMU_process_data+0x6c>)
 800117e:	2200      	movs	r2, #0
 8001180:	f8a3 2802 	strh.w	r2, [r3, #2050]	; 0x802
		imu.IMU_prc_data = true;
 8001184:	4b03      	ldr	r3, [pc, #12]	; (8001194 <IMU_process_data+0x6c>)
 8001186:	2201      	movs	r2, #1
 8001188:	f883 2801 	strb.w	r2, [r3, #2049]	; 0x801
	}
}
 800118c:	bf00      	nop
 800118e:	3708      	adds	r7, #8
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	20000300 	.word	0x20000300
 8001198:	20000b08 	.word	0x20000b08

0800119c <IMU_State_mechine>:

void IMU_State_mechine(){
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0

	switch (imu.imu_state) {
 80011a0:	4ba8      	ldr	r3, [pc, #672]	; (8001444 <IMU_State_mechine+0x2a8>)
 80011a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80011a6:	7f5b      	ldrb	r3, [r3, #29]
 80011a8:	2b08      	cmp	r3, #8
 80011aa:	f200 8139 	bhi.w	8001420 <IMU_State_mechine+0x284>
 80011ae:	a201      	add	r2, pc, #4	; (adr r2, 80011b4 <IMU_State_mechine+0x18>)
 80011b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011b4:	080011d9 	.word	0x080011d9
 80011b8:	08001207 	.word	0x08001207
 80011bc:	08001231 	.word	0x08001231
 80011c0:	08001259 	.word	0x08001259
 80011c4:	080012b9 	.word	0x080012b9
 80011c8:	080012ed 	.word	0x080012ed
 80011cc:	08001317 	.word	0x08001317
 80011d0:	08001331 	.word	0x08001331
 80011d4:	08001373 	.word	0x08001373
	case STATE_STARTUP:
		printf("IMU:Start up...\n");
 80011d8:	489b      	ldr	r0, [pc, #620]	; (8001448 <IMU_State_mechine+0x2ac>)
 80011da:	f009 f8f9 	bl	800a3d0 <puts>
//		xsens_mti_request(&imu.imu_interface, MT_RESET);
		HAL_UARTEx_ReceiveToIdle_DMA(&IMU_uart, imu.IMU_buffer, IMU_BUFFER_SIZE);
 80011de:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80011e2:	4998      	ldr	r1, [pc, #608]	; (8001444 <IMU_State_mechine+0x2a8>)
 80011e4:	4899      	ldr	r0, [pc, #612]	; (800144c <IMU_State_mechine+0x2b0>)
 80011e6:	f007 f9bb 	bl	8008560 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&IMU_DMA_RX, DMA_IT_HT);
 80011ea:	4b99      	ldr	r3, [pc, #612]	; (8001450 <IMU_State_mechine+0x2b4>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	681a      	ldr	r2, [r3, #0]
 80011f0:	4b97      	ldr	r3, [pc, #604]	; (8001450 <IMU_State_mechine+0x2b4>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f022 0208 	bic.w	r2, r2, #8
 80011f8:	601a      	str	r2, [r3, #0]

		imu.imu_state = STATE_REQUEST_CONFIG_MODE;
 80011fa:	4b92      	ldr	r3, [pc, #584]	; (8001444 <IMU_State_mechine+0x2a8>)
 80011fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001200:	2202      	movs	r2, #2
 8001202:	775a      	strb	r2, [r3, #29]
//			imu.imu_state = STATE_ACK_WAKEUP;
	break;
 8001204:	e11b      	b.n	800143e <IMU_State_mechine+0x2a2>

	case STATE_ACK_WAKEUP:
		// Read configuration packet response
		// TODO: MDATA2 odd input handling?

		if (imu.ack_flag == ACK_WAKEUP) {
 8001206:	4b8f      	ldr	r3, [pc, #572]	; (8001444 <IMU_State_mechine+0x2a8>)
 8001208:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800120c:	7f1b      	ldrb	r3, [r3, #28]
 800120e:	2b04      	cmp	r3, #4
 8001210:	f040 810c 	bne.w	800142c <IMU_State_mechine+0x290>
			printf("IMU:IMU is wake...\n");
 8001214:	488f      	ldr	r0, [pc, #572]	; (8001454 <IMU_State_mechine+0x2b8>)
 8001216:	f009 f8db 	bl	800a3d0 <puts>
			imu.ack_flag = ACK_NONE;
 800121a:	4b8a      	ldr	r3, [pc, #552]	; (8001444 <IMU_State_mechine+0x2a8>)
 800121c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001220:	2200      	movs	r2, #0
 8001222:	771a      	strb	r2, [r3, #28]
			imu.imu_state = STATE_REQUEST_CONFIG_MODE;
 8001224:	4b87      	ldr	r3, [pc, #540]	; (8001444 <IMU_State_mechine+0x2a8>)
 8001226:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800122a:	2202      	movs	r2, #2
 800122c:	775a      	strb	r2, [r3, #29]
		}
	break;
 800122e:	e0fd      	b.n	800142c <IMU_State_mechine+0x290>

	case STATE_REQUEST_CONFIG_MODE:
		printf("IMU:Requesting config mode...\n");
 8001230:	4889      	ldr	r0, [pc, #548]	; (8001458 <IMU_State_mechine+0x2bc>)
 8001232:	f009 f8cd 	bl	800a3d0 <puts>
		xsens_mti_request(&imu.imu_interface, MT_GOTOCONFIG);
 8001236:	2130      	movs	r1, #48	; 0x30
 8001238:	4888      	ldr	r0, [pc, #544]	; (800145c <IMU_State_mechine+0x2c0>)
 800123a:	f001 fafe 	bl	800283a <xsens_mti_request>
		imu.imu_state = STATE_ACK_CONFIG_MODE;
 800123e:	4b81      	ldr	r3, [pc, #516]	; (8001444 <IMU_State_mechine+0x2a8>)
 8001240:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001244:	2203      	movs	r2, #3
 8001246:	775a      	strb	r2, [r3, #29]
//		HAL_Delay(100);
		imu.timer_timeOut = HAL_GetTick();
 8001248:	f003 fd9c 	bl	8004d84 <HAL_GetTick>
 800124c:	4603      	mov	r3, r0
 800124e:	4a7d      	ldr	r2, [pc, #500]	; (8001444 <IMU_State_mechine+0x2a8>)
 8001250:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001254:	6213      	str	r3, [r2, #32]
	break;
 8001256:	e0f2      	b.n	800143e <IMU_State_mechine+0x2a2>

	case STATE_ACK_CONFIG_MODE:
		// Wait for GoToConfigAck to return
		// handle_gotoconfigack will fire when it does, and set our flag
		if (imu.ack_flag == ACK_CONFIG) {
 8001258:	4b7a      	ldr	r3, [pc, #488]	; (8001444 <IMU_State_mechine+0x2a8>)
 800125a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800125e:	7f1b      	ldrb	r3, [r3, #28]
 8001260:	2b01      	cmp	r3, #1
 8001262:	d10d      	bne.n	8001280 <IMU_State_mechine+0xe4>
			printf("IMU:IMU in config mode\n");
 8001264:	487e      	ldr	r0, [pc, #504]	; (8001460 <IMU_State_mechine+0x2c4>)
 8001266:	f009 f8b3 	bl	800a3d0 <puts>
			imu.ack_flag = ACK_NONE;
 800126a:	4b76      	ldr	r3, [pc, #472]	; (8001444 <IMU_State_mechine+0x2a8>)
 800126c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001270:	2200      	movs	r2, #0
 8001272:	771a      	strb	r2, [r3, #28]
			imu.imu_state = STATE_SET_OUTPUT_CONFIG;
 8001274:	4b73      	ldr	r3, [pc, #460]	; (8001444 <IMU_State_mechine+0x2a8>)
 8001276:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800127a:	2204      	movs	r2, #4
 800127c:	775a      	strb	r2, [r3, #29]
		} else if (HAL_GetTick() - imu.timer_timeOut > 2000) {
			imu.timer_timeOut = HAL_GetTick();
			imu.imu_state = STATE_STARTUP;
			printf("IMU:again: ");
		}
	break;
 800127e:	e0d7      	b.n	8001430 <IMU_State_mechine+0x294>
		} else if (HAL_GetTick() - imu.timer_timeOut > 2000) {
 8001280:	f003 fd80 	bl	8004d84 <HAL_GetTick>
 8001284:	4602      	mov	r2, r0
 8001286:	4b6f      	ldr	r3, [pc, #444]	; (8001444 <IMU_State_mechine+0x2a8>)
 8001288:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800128c:	6a1b      	ldr	r3, [r3, #32]
 800128e:	1ad3      	subs	r3, r2, r3
 8001290:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001294:	f240 80cc 	bls.w	8001430 <IMU_State_mechine+0x294>
			imu.timer_timeOut = HAL_GetTick();
 8001298:	f003 fd74 	bl	8004d84 <HAL_GetTick>
 800129c:	4603      	mov	r3, r0
 800129e:	4a69      	ldr	r2, [pc, #420]	; (8001444 <IMU_State_mechine+0x2a8>)
 80012a0:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80012a4:	6213      	str	r3, [r2, #32]
			imu.imu_state = STATE_STARTUP;
 80012a6:	4b67      	ldr	r3, [pc, #412]	; (8001444 <IMU_State_mechine+0x2a8>)
 80012a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80012ac:	2200      	movs	r2, #0
 80012ae:	775a      	strb	r2, [r3, #29]
			printf("IMU:again: ");
 80012b0:	486c      	ldr	r0, [pc, #432]	; (8001464 <IMU_State_mechine+0x2c8>)
 80012b2:	f009 f827 	bl	800a304 <iprintf>
	break;
 80012b6:	e0bb      	b.n	8001430 <IMU_State_mechine+0x294>

	case STATE_SET_OUTPUT_CONFIG:
		printf("IMU:change Rot Setting\n");
 80012b8:	486b      	ldr	r0, [pc, #428]	; (8001468 <IMU_State_mechine+0x2cc>)
 80012ba:	f009 f889 	bl	800a3d0 <puts>
//			changeRotMatrix(imu, bool Frame, float x, float y, float z);
//		changeRotMatrix(1, 0, 0, 0);
		}
//		changeRotMatrix(0, 0, 1.570795, 0);

		printf("IMU:Setting output rate to %d Hz\n", imu.output_Hz);
 80012be:	4b61      	ldr	r3, [pc, #388]	; (8001444 <IMU_State_mechine+0x2a8>)
 80012c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80012c4:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80012c8:	4619      	mov	r1, r3
 80012ca:	4868      	ldr	r0, [pc, #416]	; (800146c <IMU_State_mechine+0x2d0>)
 80012cc:	f009 f81a 	bl	800a304 <iprintf>
		changeOutputRate(imu.output_Hz);
 80012d0:	4b5c      	ldr	r3, [pc, #368]	; (8001444 <IMU_State_mechine+0x2a8>)
 80012d2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80012d6:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80012da:	4618      	mov	r0, r3
 80012dc:	f000 fa5c 	bl	8001798 <changeOutputRate>



		imu.imu_state = STATE_ACK_OUTPUT_CONFIG;
 80012e0:	4b58      	ldr	r3, [pc, #352]	; (8001444 <IMU_State_mechine+0x2a8>)
 80012e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80012e6:	2205      	movs	r2, #5
 80012e8:	775a      	strb	r2, [r3, #29]
	break;
 80012ea:	e0a8      	b.n	800143e <IMU_State_mechine+0x2a2>

	case STATE_ACK_OUTPUT_CONFIG:
		// Read configuration packet response
		// TODO: MDATA2 odd input handling?

		if (imu.ack_flag == ACK_CONFIGURED) {
 80012ec:	4b55      	ldr	r3, [pc, #340]	; (8001444 <IMU_State_mechine+0x2a8>)
 80012ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80012f2:	7f1b      	ldrb	r3, [r3, #28]
 80012f4:	2b03      	cmp	r3, #3
 80012f6:	f040 809d 	bne.w	8001434 <IMU_State_mechine+0x298>
			printf("IMU:IMU confirmed config...\n");
 80012fa:	485d      	ldr	r0, [pc, #372]	; (8001470 <IMU_State_mechine+0x2d4>)
 80012fc:	f009 f868 	bl	800a3d0 <puts>
			imu.imu_state = STATE_REQUEST_MEASUREMENT_MODE;
 8001300:	4b50      	ldr	r3, [pc, #320]	; (8001444 <IMU_State_mechine+0x2a8>)
 8001302:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001306:	2206      	movs	r2, #6
 8001308:	775a      	strb	r2, [r3, #29]
			imu.ack_flag = ACK_NONE;
 800130a:	4b4e      	ldr	r3, [pc, #312]	; (8001444 <IMU_State_mechine+0x2a8>)
 800130c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001310:	2200      	movs	r2, #0
 8001312:	771a      	strb	r2, [r3, #28]
		}
	break;
 8001314:	e08e      	b.n	8001434 <IMU_State_mechine+0x298>

	case STATE_REQUEST_MEASUREMENT_MODE:
		printf("IMU:Requesting measurement mode...\n");
 8001316:	4857      	ldr	r0, [pc, #348]	; (8001474 <IMU_State_mechine+0x2d8>)
 8001318:	f009 f85a 	bl	800a3d0 <puts>
		xsens_mti_request(&imu.imu_interface, MT_GOTOMEASUREMENT);
 800131c:	2110      	movs	r1, #16
 800131e:	484f      	ldr	r0, [pc, #316]	; (800145c <IMU_State_mechine+0x2c0>)
 8001320:	f001 fa8b 	bl	800283a <xsens_mti_request>
		imu.imu_state = STATE_ACK_MEASUREMENT_MODE;
 8001324:	4b47      	ldr	r3, [pc, #284]	; (8001444 <IMU_State_mechine+0x2a8>)
 8001326:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800132a:	2207      	movs	r2, #7
 800132c:	775a      	strb	r2, [r3, #29]
		break;
 800132e:	e086      	b.n	800143e <IMU_State_mechine+0x2a2>

	case STATE_ACK_MEASUREMENT_MODE:
		// Wait x in this mode before attempting to configure different settings

		if (imu.ack_flag == ACK_MEASUREMENT) {
 8001330:	4b44      	ldr	r3, [pc, #272]	; (8001444 <IMU_State_mechine+0x2a8>)
 8001332:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001336:	7f1b      	ldrb	r3, [r3, #28]
 8001338:	2b02      	cmp	r3, #2
 800133a:	d17d      	bne.n	8001438 <IMU_State_mechine+0x29c>
			// Go back to the start of the settings flow
			imu.imu_state = STATE_RUNNING;
 800133c:	4b41      	ldr	r3, [pc, #260]	; (8001444 <IMU_State_mechine+0x2a8>)
 800133e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001342:	2208      	movs	r2, #8
 8001344:	775a      	strb	r2, [r3, #29]
			imu.ack_flag = ACK_NONE;
 8001346:	4b3f      	ldr	r3, [pc, #252]	; (8001444 <IMU_State_mechine+0x2a8>)
 8001348:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800134c:	2200      	movs	r2, #0
 800134e:	771a      	strb	r2, [r3, #28]
			printf("start running\n");
 8001350:	4849      	ldr	r0, [pc, #292]	; (8001478 <IMU_State_mechine+0x2dc>)
 8001352:	f009 f83d 	bl	800a3d0 <puts>
			imu.timer_timeOut = HAL_GetTick();
 8001356:	f003 fd15 	bl	8004d84 <HAL_GetTick>
 800135a:	4603      	mov	r3, r0
 800135c:	4a39      	ldr	r2, [pc, #228]	; (8001444 <IMU_State_mechine+0x2a8>)
 800135e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001362:	6213      	str	r3, [r2, #32]
			imu.no_stuck=true;
 8001364:	4b37      	ldr	r3, [pc, #220]	; (8001444 <IMU_State_mechine+0x2a8>)
 8001366:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800136a:	2201      	movs	r2, #1
 800136c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		}
	break;
 8001370:	e062      	b.n	8001438 <IMU_State_mechine+0x29c>

	case STATE_RUNNING:
		if(imu.IMU_prc_data == true){
 8001372:	4b34      	ldr	r3, [pc, #208]	; (8001444 <IMU_State_mechine+0x2a8>)
 8001374:	f893 3801 	ldrb.w	r3, [r3, #2049]	; 0x801
 8001378:	2b00      	cmp	r3, #0
 800137a:	d011      	beq.n	80013a0 <IMU_State_mechine+0x204>
			imu.timer_timeOut = HAL_GetTick();
 800137c:	f003 fd02 	bl	8004d84 <HAL_GetTick>
 8001380:	4603      	mov	r3, r0
 8001382:	4a30      	ldr	r2, [pc, #192]	; (8001444 <IMU_State_mechine+0x2a8>)
 8001384:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001388:	6213      	str	r3, [r2, #32]
			imu.no_stuck=true;
 800138a:	4b2e      	ldr	r3, [pc, #184]	; (8001444 <IMU_State_mechine+0x2a8>)
 800138c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001390:	2201      	movs	r2, #1
 8001392:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			imu.IMU_prc_data = false;
 8001396:	4b2b      	ldr	r3, [pc, #172]	; (8001444 <IMU_State_mechine+0x2a8>)
 8001398:	2200      	movs	r2, #0
 800139a:	f883 2801 	strb.w	r2, [r3, #2049]	; 0x801
 800139e:	e02a      	b.n	80013f6 <IMU_State_mechine+0x25a>
		}else if((imu.no_stuck == false) && (HAL_GetTick() - imu.timer_timeOut > 2000)){
 80013a0:	4b28      	ldr	r3, [pc, #160]	; (8001444 <IMU_State_mechine+0x2a8>)
 80013a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80013a6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80013aa:	f083 0301 	eor.w	r3, r3, #1
 80013ae:	b2db      	uxtb	r3, r3
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d01a      	beq.n	80013ea <IMU_State_mechine+0x24e>
 80013b4:	f003 fce6 	bl	8004d84 <HAL_GetTick>
 80013b8:	4602      	mov	r2, r0
 80013ba:	4b22      	ldr	r3, [pc, #136]	; (8001444 <IMU_State_mechine+0x2a8>)
 80013bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80013c0:	6a1b      	ldr	r3, [r3, #32]
 80013c2:	1ad3      	subs	r3, r2, r3
 80013c4:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80013c8:	d90f      	bls.n	80013ea <IMU_State_mechine+0x24e>

			printf("recieve error\n");
 80013ca:	482c      	ldr	r0, [pc, #176]	; (800147c <IMU_State_mechine+0x2e0>)
 80013cc:	f009 f800 	bl	800a3d0 <puts>
			imu.imu_state = STATE_REQUEST_CONFIG_MODE;
 80013d0:	4b1c      	ldr	r3, [pc, #112]	; (8001444 <IMU_State_mechine+0x2a8>)
 80013d2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80013d6:	2202      	movs	r2, #2
 80013d8:	775a      	strb	r2, [r3, #29]
			imu.timer_timeOut = HAL_GetTick();
 80013da:	f003 fcd3 	bl	8004d84 <HAL_GetTick>
 80013de:	4603      	mov	r3, r0
 80013e0:	4a18      	ldr	r2, [pc, #96]	; (8001444 <IMU_State_mechine+0x2a8>)
 80013e2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80013e6:	6213      	str	r3, [r2, #32]
 80013e8:	e005      	b.n	80013f6 <IMU_State_mechine+0x25a>

		}else{
			imu.no_stuck=false;
 80013ea:	4b16      	ldr	r3, [pc, #88]	; (8001444 <IMU_State_mechine+0x2a8>)
 80013ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80013f0:	2200      	movs	r2, #0
 80013f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		}

		if(imu.calided == false){
 80013f6:	4b13      	ldr	r3, [pc, #76]	; (8001444 <IMU_State_mechine+0x2a8>)
 80013f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80013fc:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001400:	f083 0301 	eor.w	r3, r3, #1
 8001404:	b2db      	uxtb	r3, r3
 8001406:	2b00      	cmp	r3, #0
 8001408:	d018      	beq.n	800143c <IMU_State_mechine+0x2a0>
			xsens_mti_reset_orientation(&imu.imu_interface, XSENS_ORIENTATION_ALIGNMENT_RESET);
 800140a:	2104      	movs	r1, #4
 800140c:	4813      	ldr	r0, [pc, #76]	; (800145c <IMU_State_mechine+0x2c0>)
 800140e:	f001 fa53 	bl	80028b8 <xsens_mti_reset_orientation>
			imu.calided = true;
 8001412:	4b0c      	ldr	r3, [pc, #48]	; (8001444 <IMU_State_mechine+0x2a8>)
 8001414:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001418:	2201      	movs	r2, #1
 800141a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
//				imu.changeRotSetting = true;
//				imu.imu_state = STATE_REQUEST_CONFIG_MODE;
//			}
//
//		}
	break;
 800141e:	e00d      	b.n	800143c <IMU_State_mechine+0x2a0>
	default:
		// Oops!
		imu.imu_state = STATE_STARTUP;
 8001420:	4b08      	ldr	r3, [pc, #32]	; (8001444 <IMU_State_mechine+0x2a8>)
 8001422:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001426:	2200      	movs	r2, #0
 8001428:	775a      	strb	r2, [r3, #29]
		break;
 800142a:	e008      	b.n	800143e <IMU_State_mechine+0x2a2>
	break;
 800142c:	bf00      	nop
 800142e:	e006      	b.n	800143e <IMU_State_mechine+0x2a2>
	break;
 8001430:	bf00      	nop
 8001432:	e004      	b.n	800143e <IMU_State_mechine+0x2a2>
	break;
 8001434:	bf00      	nop
 8001436:	e002      	b.n	800143e <IMU_State_mechine+0x2a2>
	break;
 8001438:	bf00      	nop
 800143a:	e000      	b.n	800143e <IMU_State_mechine+0x2a2>
	break;
 800143c:	bf00      	nop
	}
}
 800143e:	bf00      	nop
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	20000300 	.word	0x20000300
 8001448:	0800cb68 	.word	0x0800cb68
 800144c:	20001a24 	.word	0x20001a24
 8001450:	20001b28 	.word	0x20001b28
 8001454:	0800cb78 	.word	0x0800cb78
 8001458:	0800cb8c 	.word	0x0800cb8c
 800145c:	20000b08 	.word	0x20000b08
 8001460:	0800cbac 	.word	0x0800cbac
 8001464:	0800cbc4 	.word	0x0800cbc4
 8001468:	0800cbd0 	.word	0x0800cbd0
 800146c:	0800cbe8 	.word	0x0800cbe8
 8001470:	0800cc0c 	.word	0x0800cc0c
 8001474:	0800cc28 	.word	0x0800cc28
 8001478:	0800cc4c 	.word	0x0800cc4c
 800147c:	0800cc5c 	.word	0x0800cc5c

08001480 <imu_callback>:

void imu_callback(XsensEventFlag_t event, XsensEventData_t *mtdata) {
 8001480:	b590      	push	{r4, r7, lr}
 8001482:	b09b      	sub	sp, #108	; 0x6c
 8001484:	af00      	add	r7, sp, #0
 8001486:	4603      	mov	r3, r0
 8001488:	6639      	str	r1, [r7, #96]	; 0x60
 800148a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	switch (event) {
 800148e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001492:	2b1c      	cmp	r3, #28
 8001494:	f200 811e 	bhi.w	80016d4 <imu_callback+0x254>
 8001498:	a201      	add	r2, pc, #4	; (adr r2, 80014a0 <imu_callback+0x20>)
 800149a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800149e:	bf00      	nop
 80014a0:	08001515 	.word	0x08001515
 80014a4:	080016d5 	.word	0x080016d5
 80014a8:	080016d5 	.word	0x080016d5
 80014ac:	080016d5 	.word	0x080016d5
 80014b0:	080016d5 	.word	0x080016d5
 80014b4:	0800152d 	.word	0x0800152d
 80014b8:	080016d5 	.word	0x080016d5
 80014bc:	080016d5 	.word	0x080016d5
 80014c0:	080016d5 	.word	0x080016d5
 80014c4:	080016d5 	.word	0x080016d5
 80014c8:	080016d5 	.word	0x080016d5
 80014cc:	080015c9 	.word	0x080015c9
 80014d0:	08001599 	.word	0x08001599
 80014d4:	080016d5 	.word	0x080016d5
 80014d8:	08001569 	.word	0x08001569
 80014dc:	080016d5 	.word	0x080016d5
 80014e0:	080016d5 	.word	0x080016d5
 80014e4:	080016d5 	.word	0x080016d5
 80014e8:	080016d5 	.word	0x080016d5
 80014ec:	080016d5 	.word	0x080016d5
 80014f0:	080016d5 	.word	0x080016d5
 80014f4:	08001625 	.word	0x08001625
 80014f8:	080016d5 	.word	0x080016d5
 80014fc:	080016d5 	.word	0x080016d5
 8001500:	080016d5 	.word	0x080016d5
 8001504:	0800163d 	.word	0x0800163d
 8001508:	08001663 	.word	0x08001663
 800150c:	0800167b 	.word	0x0800167b
 8001510:	080015f7 	.word	0x080015f7
	case XSENS_EVT_TEMPERATURE:
		if (mtdata->type == XSENS_EVT_TYPE_FLOAT) {
 8001514:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	2b0a      	cmp	r3, #10
 800151a:	f040 80c8 	bne.w	80016ae <imu_callback+0x22e>
			imu.temp = mtdata->data.f4;
 800151e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001520:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001522:	4a6e      	ldr	r2, [pc, #440]	; (80016dc <imu_callback+0x25c>)
 8001524:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001528:	6293      	str	r3, [r2, #40]	; 0x28
//			printf("get Temp\n");
		}
	break;
 800152a:	e0c0      	b.n	80016ae <imu_callback+0x22e>

	case XSENS_EVT_QUATERNION:
		if (mtdata->type == XSENS_EVT_TYPE_FLOAT4) {
 800152c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	2b0d      	cmp	r3, #13
 8001532:	f040 80be 	bne.w	80016b2 <imu_callback+0x232>
			imu.quaternionWXYZ[0] = mtdata->data.f4x4[0];
 8001536:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001538:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800153a:	4a68      	ldr	r2, [pc, #416]	; (80016dc <imu_callback+0x25c>)
 800153c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001540:	62d3      	str	r3, [r2, #44]	; 0x2c
			imu.quaternionWXYZ[1] = mtdata->data.f4x4[1];
 8001542:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001544:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001546:	4a65      	ldr	r2, [pc, #404]	; (80016dc <imu_callback+0x25c>)
 8001548:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800154c:	6313      	str	r3, [r2, #48]	; 0x30
			imu.quaternionWXYZ[2] = mtdata->data.f4x4[2];
 800154e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001550:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001552:	4a62      	ldr	r2, [pc, #392]	; (80016dc <imu_callback+0x25c>)
 8001554:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001558:	6353      	str	r3, [r2, #52]	; 0x34
			imu.quaternionWXYZ[3] = mtdata->data.f4x4[3];
 800155a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800155c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800155e:	4a5f      	ldr	r2, [pc, #380]	; (80016dc <imu_callback+0x25c>)
 8001560:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001564:	6393      	str	r3, [r2, #56]	; 0x38
//			printf("get Quat\n");
		}
	break;
 8001566:	e0a4      	b.n	80016b2 <imu_callback+0x232>

	case XSENS_EVT_RATE_OF_TURN:
		if (mtdata->type == XSENS_EVT_TYPE_FLOAT3) {
 8001568:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800156a:	781b      	ldrb	r3, [r3, #0]
 800156c:	2b0c      	cmp	r3, #12
 800156e:	f040 80a2 	bne.w	80016b6 <imu_callback+0x236>
			imu.rateOfTurnXYZ[0] = mtdata->data.f4x3[0];
 8001572:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001574:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001576:	4a59      	ldr	r2, [pc, #356]	; (80016dc <imu_callback+0x25c>)
 8001578:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800157c:	63d3      	str	r3, [r2, #60]	; 0x3c
			imu.rateOfTurnXYZ[1] = mtdata->data.f4x3[1];
 800157e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001580:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001582:	4a56      	ldr	r2, [pc, #344]	; (80016dc <imu_callback+0x25c>)
 8001584:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001588:	6413      	str	r3, [r2, #64]	; 0x40
			imu.rateOfTurnXYZ[2] = mtdata->data.f4x3[2];
 800158a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800158c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800158e:	4a53      	ldr	r2, [pc, #332]	; (80016dc <imu_callback+0x25c>)
 8001590:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001594:	6453      	str	r3, [r2, #68]	; 0x44
//      printf("get Rot\n");
		}
	break;
 8001596:	e08e      	b.n	80016b6 <imu_callback+0x236>

	case XSENS_EVT_FREE_ACCELERATION:
		if (mtdata->type == XSENS_EVT_TYPE_FLOAT3) {
 8001598:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	2b0c      	cmp	r3, #12
 800159e:	f040 808c 	bne.w	80016ba <imu_callback+0x23a>
			imu.freeAccelerationXYZ[0] = mtdata->data.f4x3[0];
 80015a2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80015a4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80015a6:	4a4d      	ldr	r2, [pc, #308]	; (80016dc <imu_callback+0x25c>)
 80015a8:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80015ac:	6493      	str	r3, [r2, #72]	; 0x48
			imu.freeAccelerationXYZ[1] = mtdata->data.f4x3[1];
 80015ae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80015b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80015b2:	4a4a      	ldr	r2, [pc, #296]	; (80016dc <imu_callback+0x25c>)
 80015b4:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80015b8:	64d3      	str	r3, [r2, #76]	; 0x4c
			imu.freeAccelerationXYZ[2] = mtdata->data.f4x3[2];
 80015ba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80015bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015be:	4a47      	ldr	r2, [pc, #284]	; (80016dc <imu_callback+0x25c>)
 80015c0:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80015c4:	6513      	str	r3, [r2, #80]	; 0x50
//      printf("get Facc\n");
		}
	break;
 80015c6:	e078      	b.n	80016ba <imu_callback+0x23a>

	case XSENS_EVT_ACCELERATION:
		if (mtdata->type == XSENS_EVT_TYPE_FLOAT3) {
 80015c8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80015ca:	781b      	ldrb	r3, [r3, #0]
 80015cc:	2b0c      	cmp	r3, #12
 80015ce:	d176      	bne.n	80016be <imu_callback+0x23e>
			imu.accelerationXYZ[0] = mtdata->data.f4x3[0];
 80015d0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80015d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80015d4:	4a41      	ldr	r2, [pc, #260]	; (80016dc <imu_callback+0x25c>)
 80015d6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80015da:	6553      	str	r3, [r2, #84]	; 0x54
			imu.accelerationXYZ[1] = mtdata->data.f4x3[1];
 80015dc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80015de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80015e0:	4a3e      	ldr	r2, [pc, #248]	; (80016dc <imu_callback+0x25c>)
 80015e2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80015e6:	6593      	str	r3, [r2, #88]	; 0x58
			imu.accelerationXYZ[2] = mtdata->data.f4x3[2];
 80015e8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80015ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015ec:	4a3b      	ldr	r2, [pc, #236]	; (80016dc <imu_callback+0x25c>)
 80015ee:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80015f2:	65d3      	str	r3, [r2, #92]	; 0x5c
//       printf("get Facc\n");
		}
	break;
 80015f4:	e063      	b.n	80016be <imu_callback+0x23e>

	case XSENS_EVT_GNSS_PVT_DATA:
		if (mtdata->type == XSENS_EVT_TYPE_GNSS_DATA) {
 80015f6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80015f8:	781b      	ldrb	r3, [r3, #0]
 80015fa:	2b2d      	cmp	r3, #45	; 0x2d
 80015fc:	d161      	bne.n	80016c2 <imu_callback+0x242>
			imu.myGnssData = gnssPvt_parse(mtdata->gnssPvtData);
 80015fe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001600:	1c9a      	adds	r2, r3, #2
 8001602:	4b36      	ldr	r3, [pc, #216]	; (80016dc <imu_callback+0x25c>)
 8001604:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001608:	461c      	mov	r4, r3
 800160a:	463b      	mov	r3, r7
 800160c:	4611      	mov	r1, r2
 800160e:	4618      	mov	r0, r3
 8001610:	f000 f991 	bl	8001936 <gnssPvt_parse>
 8001614:	f104 0360 	add.w	r3, r4, #96	; 0x60
 8001618:	4639      	mov	r1, r7
 800161a:	2260      	movs	r2, #96	; 0x60
 800161c:	4618      	mov	r0, r3
 800161e:	f009 f835 	bl	800a68c <memcpy>
//       printf("get Gnss data\n");
		}
	break;
 8001622:	e04e      	b.n	80016c2 <imu_callback+0x242>

	case XSENS_EVT_STATUS_WORD:
		if (mtdata->type == XSENS_EVT_TYPE_U32) {
 8001624:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	2b03      	cmp	r3, #3
 800162a:	d14c      	bne.n	80016c6 <imu_callback+0x246>
			imu.status = mtdata->data.u4;
 800162c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800162e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001630:	4a2a      	ldr	r2, [pc, #168]	; (80016dc <imu_callback+0x25c>)
 8001632:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001636:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
//			printf("get Sword\n");
		}
	break;
 800163a:	e044      	b.n	80016c6 <imu_callback+0x246>
//      printf("get Facc\n");
		}
	break;

	case XSENS_EVT_LAT_LON:
		if (mtdata->type == XSENS_EVT_TYPE_FLOAT2) {
 800163c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800163e:	781b      	ldrb	r3, [r3, #0]
 8001640:	2b0b      	cmp	r3, #11
 8001642:	d142      	bne.n	80016ca <imu_callback+0x24a>
			imu.latitude = mtdata->data.f4x2[0];
 8001644:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001646:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001648:	4a24      	ldr	r2, [pc, #144]	; (80016dc <imu_callback+0x25c>)
 800164a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800164e:	f8c2 30d0 	str.w	r3, [r2, #208]	; 0xd0
			imu.longitude = mtdata->data.f4x2[1];
 8001652:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001654:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001656:	4a21      	ldr	r2, [pc, #132]	; (80016dc <imu_callback+0x25c>)
 8001658:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800165c:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
//			printf("get LatLon\n");
		}
	break;
 8001660:	e033      	b.n	80016ca <imu_callback+0x24a>

	case XSENS_EVT_ALTITUDE_ELLIPSOID:
		if (mtdata->type == XSENS_EVT_TYPE_FLOAT) {
 8001662:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001664:	781b      	ldrb	r3, [r3, #0]
 8001666:	2b0a      	cmp	r3, #10
 8001668:	d131      	bne.n	80016ce <imu_callback+0x24e>
			imu.altitudeEllip = mtdata->data.f4;
 800166a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800166c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800166e:	4a1b      	ldr	r2, [pc, #108]	; (80016dc <imu_callback+0x25c>)
 8001670:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001674:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
//			printf("get Alt\n");
		}
	break;
 8001678:	e029      	b.n	80016ce <imu_callback+0x24e>

	case XSENS_EVT_VELOCITY_XYZ:
		if (mtdata->type == XSENS_EVT_TYPE_FLOAT3) {
 800167a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800167c:	781b      	ldrb	r3, [r3, #0]
 800167e:	2b0c      	cmp	r3, #12
 8001680:	d127      	bne.n	80016d2 <imu_callback+0x252>
			imu.velocityXYZ[0] = mtdata->data.f4x3[0];
 8001682:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001684:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001686:	4a15      	ldr	r2, [pc, #84]	; (80016dc <imu_callback+0x25c>)
 8001688:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800168c:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
			imu.velocityXYZ[1] = mtdata->data.f4x3[1];
 8001690:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001692:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001694:	4a11      	ldr	r2, [pc, #68]	; (80016dc <imu_callback+0x25c>)
 8001696:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800169a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
			imu.velocityXYZ[2] = mtdata->data.f4x3[2];
 800169e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80016a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016a2:	4a0e      	ldr	r2, [pc, #56]	; (80016dc <imu_callback+0x25c>)
 80016a4:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80016a8:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
//			printf("get Vel\n");
		}
	break;
 80016ac:	e011      	b.n	80016d2 <imu_callback+0x252>
	break;
 80016ae:	bf00      	nop
 80016b0:	e010      	b.n	80016d4 <imu_callback+0x254>
	break;
 80016b2:	bf00      	nop
 80016b4:	e00e      	b.n	80016d4 <imu_callback+0x254>
	break;
 80016b6:	bf00      	nop
 80016b8:	e00c      	b.n	80016d4 <imu_callback+0x254>
	break;
 80016ba:	bf00      	nop
 80016bc:	e00a      	b.n	80016d4 <imu_callback+0x254>
	break;
 80016be:	bf00      	nop
 80016c0:	e008      	b.n	80016d4 <imu_callback+0x254>
	break;
 80016c2:	bf00      	nop
 80016c4:	e006      	b.n	80016d4 <imu_callback+0x254>
	break;
 80016c6:	bf00      	nop
 80016c8:	e004      	b.n	80016d4 <imu_callback+0x254>
	break;
 80016ca:	bf00      	nop
 80016cc:	e002      	b.n	80016d4 <imu_callback+0x254>
	break;
 80016ce:	bf00      	nop
 80016d0:	e000      	b.n	80016d4 <imu_callback+0x254>
	break;
 80016d2:	bf00      	nop

	}
}
 80016d4:	bf00      	nop
 80016d6:	376c      	adds	r7, #108	; 0x6c
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd90      	pop	{r4, r7, pc}
 80016dc:	20000300 	.word	0x20000300

080016e0 <handle_ack_gotoconfig>:

// Command ACK callback functions
void handle_ack_gotoconfig(xsens_packet_buffer_t *packet) {
 80016e0:	b480      	push	{r7}
 80016e2:	b083      	sub	sp, #12
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
	imu.ack_flag = ACK_CONFIG;
 80016e8:	4b05      	ldr	r3, [pc, #20]	; (8001700 <handle_ack_gotoconfig+0x20>)
 80016ea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80016ee:	2201      	movs	r2, #1
 80016f0:	771a      	strb	r2, [r3, #28]
}
 80016f2:	bf00      	nop
 80016f4:	370c      	adds	r7, #12
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr
 80016fe:	bf00      	nop
 8001700:	20000300 	.word	0x20000300

08001704 <handle_ack_gotomeasurement>:

void handle_ack_gotomeasurement(xsens_packet_buffer_t *packet) {
 8001704:	b480      	push	{r7}
 8001706:	b083      	sub	sp, #12
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
	imu.ack_flag = ACK_MEASUREMENT;
 800170c:	4b05      	ldr	r3, [pc, #20]	; (8001724 <handle_ack_gotomeasurement+0x20>)
 800170e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001712:	2202      	movs	r2, #2
 8001714:	771a      	strb	r2, [r3, #28]
}
 8001716:	bf00      	nop
 8001718:	370c      	adds	r7, #12
 800171a:	46bd      	mov	sp, r7
 800171c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001720:	4770      	bx	lr
 8001722:	bf00      	nop
 8001724:	20000300 	.word	0x20000300

08001728 <handle_ack_outputconfiguration>:

void handle_ack_outputconfiguration(xsens_packet_buffer_t *packet) {
 8001728:	b480      	push	{r7}
 800172a:	b083      	sub	sp, #12
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
	imu.ack_flag = ACK_CONFIGURED;
 8001730:	4b05      	ldr	r3, [pc, #20]	; (8001748 <handle_ack_outputconfiguration+0x20>)
 8001732:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001736:	2203      	movs	r2, #3
 8001738:	771a      	strb	r2, [r3, #28]
}
 800173a:	bf00      	nop
 800173c:	370c      	adds	r7, #12
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr
 8001746:	bf00      	nop
 8001748:	20000300 	.word	0x20000300

0800174c <myHandle_WAKEUP_cb>:

void myHandle_WAKEUP_cb(xsens_packet_buffer_t *packet) {
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
	imu.ack_flag = ACK_WAKEUP;
 8001754:	4b05      	ldr	r3, [pc, #20]	; (800176c <myHandle_WAKEUP_cb+0x20>)
 8001756:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800175a:	2204      	movs	r2, #4
 800175c:	771a      	strb	r2, [r3, #28]
	printf("get Wake up\n");
 800175e:	4804      	ldr	r0, [pc, #16]	; (8001770 <myHandle_WAKEUP_cb+0x24>)
 8001760:	f008 fe36 	bl	800a3d0 <puts>
}
 8001764:	bf00      	nop
 8001766:	3708      	adds	r7, #8
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}
 800176c:	20000300 	.word	0x20000300
 8001770:	0800cc6c 	.word	0x0800cc6c

08001774 <imu_send_data>:

// The library calls this function to send packets to the IMU
void imu_send_data( uint8_t *data, uint16_t length ) {
 8001774:	b580      	push	{r7, lr}
 8001776:	b082      	sub	sp, #8
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
 800177c:	460b      	mov	r3, r1
 800177e:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit_DMA(&IMU_uart, data, length);
 8001780:	887b      	ldrh	r3, [r7, #2]
 8001782:	461a      	mov	r2, r3
 8001784:	6879      	ldr	r1, [r7, #4]
 8001786:	4803      	ldr	r0, [pc, #12]	; (8001794 <imu_send_data+0x20>)
 8001788:	f006 fe6c 	bl	8008464 <HAL_UART_Transmit_DMA>
}
 800178c:	bf00      	nop
 800178e:	3708      	adds	r7, #8
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}
 8001794:	20001a24 	.word	0x20001a24

08001798 <changeOutputRate>:
		rotPacket.payload[i + 3] = rotData.data.u4;
	}
	xsens_mti_send(&imu.imu_interface, &rotPacket);
}

void changeOutputRate(int output_rate){
 8001798:	b580      	push	{r7, lr}
 800179a:	b08e      	sub	sp, #56	; 0x38
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
	XsensFrequencyConfig_t settings[] = {
 80017a0:	f44f 6301 	mov.w	r3, #2064	; 0x810
 80017a4:	81bb      	strh	r3, [r7, #12]
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	b29b      	uxth	r3, r3
 80017aa:	81fb      	strh	r3, [r7, #14]
 80017ac:	f242 0310 	movw	r3, #8208	; 0x2010
 80017b0:	823b      	strh	r3, [r7, #16]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	b29b      	uxth	r3, r3
 80017b6:	827b      	strh	r3, [r7, #18]
 80017b8:	f248 0320 	movw	r3, #32800	; 0x8020
 80017bc:	82bb      	strh	r3, [r7, #20]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	b29b      	uxth	r3, r3
 80017c2:	82fb      	strh	r3, [r7, #22]
 80017c4:	f244 0330 	movw	r3, #16432	; 0x4030
 80017c8:	833b      	strh	r3, [r7, #24]
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	b29b      	uxth	r3, r3
 80017ce:	837b      	strh	r3, [r7, #26]
 80017d0:	f244 0320 	movw	r3, #16416	; 0x4020
 80017d4:	83bb      	strh	r3, [r7, #28]
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	b29b      	uxth	r3, r3
 80017da:	83fb      	strh	r3, [r7, #30]
 80017dc:	f247 0310 	movw	r3, #28688	; 0x7010
 80017e0:	843b      	strh	r3, [r7, #32]
 80017e2:	2304      	movs	r3, #4
 80017e4:	847b      	strh	r3, [r7, #34]	; 0x22
 80017e6:	f24e 0320 	movw	r3, #57376	; 0xe020
 80017ea:	84bb      	strh	r3, [r7, #36]	; 0x24
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	b29b      	uxth	r3, r3
 80017f0:	84fb      	strh	r3, [r7, #38]	; 0x26
 80017f2:	f245 0330 	movw	r3, #20528	; 0x5030
 80017f6:	853b      	strh	r3, [r7, #40]	; 0x28
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	b29b      	uxth	r3, r3
 80017fc:	857b      	strh	r3, [r7, #42]	; 0x2a
 80017fe:	f245 0340 	movw	r3, #20544	; 0x5040
 8001802:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8001804:	2304      	movs	r3, #4
 8001806:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001808:	f245 0320 	movw	r3, #20512	; 0x5020
 800180c:	863b      	strh	r3, [r7, #48]	; 0x30
 800180e:	2304      	movs	r3, #4
 8001810:	867b      	strh	r3, [r7, #50]	; 0x32
 8001812:	f24d 0310 	movw	r3, #53264	; 0xd010
 8001816:	86bb      	strh	r3, [r7, #52]	; 0x34
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	b29b      	uxth	r3, r3
 800181c:	86fb      	strh	r3, [r7, #54]	; 0x36
		{ .id = XDI_ALTITUDE_ELLIPSOID, .frequency = 4 },
		{ .id =	XDI_VELOCITY_XYZ, 			.frequency = output_rate },
//		  { .id = XSENS_IDENTIFIER_FORMAT(XDI_QUATERNION, XSENS_FLOAT_FIXED1220, XSENS_COORD_ENU), .frequency = 100 },
	};

	xsens_mti_set_configuration(&imu.imu_interface, settings, XSENS_ARR_ELEM(settings));
 800181e:	f107 030c 	add.w	r3, r7, #12
 8001822:	220b      	movs	r2, #11
 8001824:	4619      	mov	r1, r3
 8001826:	4803      	ldr	r0, [pc, #12]	; (8001834 <changeOutputRate+0x9c>)
 8001828:	f001 f88b 	bl	8002942 <xsens_mti_set_configuration>

}
 800182c:	bf00      	nop
 800182e:	3738      	adds	r7, #56	; 0x38
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	20000b08 	.word	0x20000b08

08001838 <f32_to_f16>:
 *      Author: liu willy
 */

#include "IMU_rel/float16Tool.h"

void f32_to_f16(f32_t *fIn, f16_t *u){
 8001838:	b480      	push	{r7}
 800183a:	b08b      	sub	sp, #44	; 0x2c
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
 8001840:	6039      	str	r1, [r7, #0]
    f32_t f32inf = { 255UL << 23 };
 8001842:	f04f 43ff 	mov.w	r3, #2139095040	; 0x7f800000
 8001846:	617b      	str	r3, [r7, #20]
    f32_t f16inf = { 31UL << 23 };
 8001848:	f04f 6378 	mov.w	r3, #260046848	; 0xf800000
 800184c:	613b      	str	r3, [r7, #16]
    f32_t magic = { 15UL << 23 };
 800184e:	f04f 63f0 	mov.w	r3, #125829120	; 0x7800000
 8001852:	60fb      	str	r3, [r7, #12]
    const uint32_t sign_mask = 0x80000000U;
 8001854:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8001858:	623b      	str	r3, [r7, #32]
    const uint32_t round_mask = ~0xFFFU;
 800185a:	4b23      	ldr	r3, [pc, #140]	; (80018e8 <f32_to_f16+0xb0>)
 800185c:	61fb      	str	r3, [r7, #28]

    f32_t in;
    in.f = fIn->f;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	60bb      	str	r3, [r7, #8]
    uint32_t sign = in.u32 & sign_mask;
 8001864:	68bb      	ldr	r3, [r7, #8]
 8001866:	6a3a      	ldr	r2, [r7, #32]
 8001868:	4013      	ands	r3, r2
 800186a:	61bb      	str	r3, [r7, #24]
    in.u32 ^= sign;
 800186c:	68ba      	ldr	r2, [r7, #8]
 800186e:	69bb      	ldr	r3, [r7, #24]
 8001870:	4053      	eors	r3, r2
 8001872:	60bb      	str	r3, [r7, #8]

    uint16_t out = 0;
 8001874:	2300      	movs	r3, #0
 8001876:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (in.u32 >= f32inf.u32)
 8001878:	68ba      	ldr	r2, [r7, #8]
 800187a:	697b      	ldr	r3, [r7, #20]
 800187c:	429a      	cmp	r2, r3
 800187e:	d30a      	bcc.n	8001896 <f32_to_f16+0x5e>
    {
        out = (in.u32 > f32inf.u32) ? (uint16_t)0x7FFFU : (uint16_t)0x7C00U;
 8001880:	68ba      	ldr	r2, [r7, #8]
 8001882:	697b      	ldr	r3, [r7, #20]
 8001884:	429a      	cmp	r2, r3
 8001886:	d902      	bls.n	800188e <f32_to_f16+0x56>
 8001888:	f647 73ff 	movw	r3, #32767	; 0x7fff
 800188c:	e001      	b.n	8001892 <f32_to_f16+0x5a>
 800188e:	f44f 43f8 	mov.w	r3, #31744	; 0x7c00
 8001892:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001894:	e018      	b.n	80018c8 <f32_to_f16+0x90>
    }
    else
    {
        in.u32 &= round_mask;
 8001896:	68ba      	ldr	r2, [r7, #8]
 8001898:	69fb      	ldr	r3, [r7, #28]
 800189a:	4013      	ands	r3, r2
 800189c:	60bb      	str	r3, [r7, #8]
        in.f *= magic.f;
 800189e:	ed97 7a02 	vldr	s14, [r7, #8]
 80018a2:	edd7 7a03 	vldr	s15, [r7, #12]
 80018a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018aa:	edc7 7a02 	vstr	s15, [r7, #8]
        in.u32 -= round_mask;
 80018ae:	68ba      	ldr	r2, [r7, #8]
 80018b0:	69fb      	ldr	r3, [r7, #28]
 80018b2:	1ad3      	subs	r3, r2, r3
 80018b4:	60bb      	str	r3, [r7, #8]
        if (in.u32 > f16inf.u32)
 80018b6:	68ba      	ldr	r2, [r7, #8]
 80018b8:	693b      	ldr	r3, [r7, #16]
 80018ba:	429a      	cmp	r2, r3
 80018bc:	d901      	bls.n	80018c2 <f32_to_f16+0x8a>
        {
            in.u32 = f16inf.u32;
 80018be:	693b      	ldr	r3, [r7, #16]
 80018c0:	60bb      	str	r3, [r7, #8]
        }
        out = (uint16_t)(in.u32 >> 13);
 80018c2:	68bb      	ldr	r3, [r7, #8]
 80018c4:	0b5b      	lsrs	r3, r3, #13
 80018c6:	84fb      	strh	r3, [r7, #38]	; 0x26
    }

    out |= (uint16_t)(sign >> 16);
 80018c8:	69bb      	ldr	r3, [r7, #24]
 80018ca:	0c1b      	lsrs	r3, r3, #16
 80018cc:	b29a      	uxth	r2, r3
 80018ce:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80018d0:	4313      	orrs	r3, r2
 80018d2:	84fb      	strh	r3, [r7, #38]	; 0x26
    u->u16 = out;
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80018d8:	801a      	strh	r2, [r3, #0]
}
 80018da:	bf00      	nop
 80018dc:	372c      	adds	r7, #44	; 0x2c
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr
 80018e6:	bf00      	nop
 80018e8:	fffff000 	.word	0xfffff000

080018ec <makeNum>:
 *      Author: liu willy
 */

#include "IMU_rel/gnssPvtDataParser.h"

uint32_t makeNum(const uint8_t pvtDataStr[], uint8_t num, uint8_t offset){
 80018ec:	b480      	push	{r7}
 80018ee:	b085      	sub	sp, #20
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
 80018f4:	460b      	mov	r3, r1
 80018f6:	70fb      	strb	r3, [r7, #3]
 80018f8:	4613      	mov	r3, r2
 80018fa:	70bb      	strb	r3, [r7, #2]
    uint32_t result=0;
 80018fc:	2300      	movs	r3, #0
 80018fe:	60fb      	str	r3, [r7, #12]
    for (size_t i = 0; i < num; i++)
 8001900:	2300      	movs	r3, #0
 8001902:	60bb      	str	r3, [r7, #8]
 8001904:	e00c      	b.n	8001920 <makeNum+0x34>
    {
        result = (result<<8) | pvtDataStr[i+offset];
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	021b      	lsls	r3, r3, #8
 800190a:	78b9      	ldrb	r1, [r7, #2]
 800190c:	68ba      	ldr	r2, [r7, #8]
 800190e:	440a      	add	r2, r1
 8001910:	6879      	ldr	r1, [r7, #4]
 8001912:	440a      	add	r2, r1
 8001914:	7812      	ldrb	r2, [r2, #0]
 8001916:	4313      	orrs	r3, r2
 8001918:	60fb      	str	r3, [r7, #12]
    for (size_t i = 0; i < num; i++)
 800191a:	68bb      	ldr	r3, [r7, #8]
 800191c:	3301      	adds	r3, #1
 800191e:	60bb      	str	r3, [r7, #8]
 8001920:	78fb      	ldrb	r3, [r7, #3]
 8001922:	68ba      	ldr	r2, [r7, #8]
 8001924:	429a      	cmp	r2, r3
 8001926:	d3ee      	bcc.n	8001906 <makeNum+0x1a>
    }
    return result;
 8001928:	68fb      	ldr	r3, [r7, #12]
}
 800192a:	4618      	mov	r0, r3
 800192c:	3714      	adds	r7, #20
 800192e:	46bd      	mov	sp, r7
 8001930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001934:	4770      	bx	lr

08001936 <gnssPvt_parse>:

GnssPvtData_t gnssPvt_parse(const uint8_t pvtDataStr[]){
 8001936:	b580      	push	{r7, lr}
 8001938:	b09a      	sub	sp, #104	; 0x68
 800193a:	af00      	add	r7, sp, #0
 800193c:	6078      	str	r0, [r7, #4]
 800193e:	6039      	str	r1, [r7, #0]
    GnssPvtData_t pvtDataOut={0};
 8001940:	f107 0308 	add.w	r3, r7, #8
 8001944:	2260      	movs	r2, #96	; 0x60
 8001946:	2100      	movs	r1, #0
 8001948:	4618      	mov	r0, r3
 800194a:	f008 fe21 	bl	800a590 <memset>
    pvtDataOut.itow         = (makeNum(pvtDataStr, 4, 0));
 800194e:	2200      	movs	r2, #0
 8001950:	2104      	movs	r1, #4
 8001952:	6838      	ldr	r0, [r7, #0]
 8001954:	f7ff ffca 	bl	80018ec <makeNum>
 8001958:	4603      	mov	r3, r0
 800195a:	60bb      	str	r3, [r7, #8]
    pvtDataOut.year         = (makeNum(pvtDataStr, 2, 4));
 800195c:	2204      	movs	r2, #4
 800195e:	2102      	movs	r1, #2
 8001960:	6838      	ldr	r0, [r7, #0]
 8001962:	f7ff ffc3 	bl	80018ec <makeNum>
 8001966:	4603      	mov	r3, r0
 8001968:	b29b      	uxth	r3, r3
 800196a:	81bb      	strh	r3, [r7, #12]
    pvtDataOut.month        = (makeNum(pvtDataStr, 1, 6));
 800196c:	2206      	movs	r2, #6
 800196e:	2101      	movs	r1, #1
 8001970:	6838      	ldr	r0, [r7, #0]
 8001972:	f7ff ffbb 	bl	80018ec <makeNum>
 8001976:	4603      	mov	r3, r0
 8001978:	b2db      	uxtb	r3, r3
 800197a:	73bb      	strb	r3, [r7, #14]
    pvtDataOut.day          = (makeNum(pvtDataStr, 1, 7));
 800197c:	2207      	movs	r2, #7
 800197e:	2101      	movs	r1, #1
 8001980:	6838      	ldr	r0, [r7, #0]
 8001982:	f7ff ffb3 	bl	80018ec <makeNum>
 8001986:	4603      	mov	r3, r0
 8001988:	b2db      	uxtb	r3, r3
 800198a:	73fb      	strb	r3, [r7, #15]
    pvtDataOut.hour         = (makeNum(pvtDataStr, 1, 8));
 800198c:	2208      	movs	r2, #8
 800198e:	2101      	movs	r1, #1
 8001990:	6838      	ldr	r0, [r7, #0]
 8001992:	f7ff ffab 	bl	80018ec <makeNum>
 8001996:	4603      	mov	r3, r0
 8001998:	b2db      	uxtb	r3, r3
 800199a:	743b      	strb	r3, [r7, #16]
    pvtDataOut.minute       = (makeNum(pvtDataStr, 1, 9));
 800199c:	2209      	movs	r2, #9
 800199e:	2101      	movs	r1, #1
 80019a0:	6838      	ldr	r0, [r7, #0]
 80019a2:	f7ff ffa3 	bl	80018ec <makeNum>
 80019a6:	4603      	mov	r3, r0
 80019a8:	b2db      	uxtb	r3, r3
 80019aa:	747b      	strb	r3, [r7, #17]
    pvtDataOut.second       = (makeNum(pvtDataStr, 1, 10));
 80019ac:	220a      	movs	r2, #10
 80019ae:	2101      	movs	r1, #1
 80019b0:	6838      	ldr	r0, [r7, #0]
 80019b2:	f7ff ff9b 	bl	80018ec <makeNum>
 80019b6:	4603      	mov	r3, r0
 80019b8:	b2db      	uxtb	r3, r3
 80019ba:	74bb      	strb	r3, [r7, #18]
    pvtDataOut.valid        = (makeNum(pvtDataStr, 1, 11));
 80019bc:	220b      	movs	r2, #11
 80019be:	2101      	movs	r1, #1
 80019c0:	6838      	ldr	r0, [r7, #0]
 80019c2:	f7ff ff93 	bl	80018ec <makeNum>
 80019c6:	4603      	mov	r3, r0
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	74fb      	strb	r3, [r7, #19]
    pvtDataOut.tAcc         = (makeNum(pvtDataStr, 4, 12));
 80019cc:	220c      	movs	r2, #12
 80019ce:	2104      	movs	r1, #4
 80019d0:	6838      	ldr	r0, [r7, #0]
 80019d2:	f7ff ff8b 	bl	80018ec <makeNum>
 80019d6:	4603      	mov	r3, r0
 80019d8:	617b      	str	r3, [r7, #20]
    pvtDataOut.nano         = (makeNum(pvtDataStr, 4, 16));
 80019da:	2210      	movs	r2, #16
 80019dc:	2104      	movs	r1, #4
 80019de:	6838      	ldr	r0, [r7, #0]
 80019e0:	f7ff ff84 	bl	80018ec <makeNum>
 80019e4:	4603      	mov	r3, r0
 80019e6:	61bb      	str	r3, [r7, #24]
    pvtDataOut.fixtype      = (makeNum(pvtDataStr, 1, 20));
 80019e8:	2214      	movs	r2, #20
 80019ea:	2101      	movs	r1, #1
 80019ec:	6838      	ldr	r0, [r7, #0]
 80019ee:	f7ff ff7d 	bl	80018ec <makeNum>
 80019f2:	4603      	mov	r3, r0
 80019f4:	b2db      	uxtb	r3, r3
 80019f6:	773b      	strb	r3, [r7, #28]
    pvtDataOut.flags        = (makeNum(pvtDataStr, 1, 21));
 80019f8:	2215      	movs	r2, #21
 80019fa:	2101      	movs	r1, #1
 80019fc:	6838      	ldr	r0, [r7, #0]
 80019fe:	f7ff ff75 	bl	80018ec <makeNum>
 8001a02:	4603      	mov	r3, r0
 8001a04:	b2db      	uxtb	r3, r3
 8001a06:	777b      	strb	r3, [r7, #29]
    pvtDataOut.numSV        = (makeNum(pvtDataStr, 1, 22));
 8001a08:	2216      	movs	r2, #22
 8001a0a:	2101      	movs	r1, #1
 8001a0c:	6838      	ldr	r0, [r7, #0]
 8001a0e:	f7ff ff6d 	bl	80018ec <makeNum>
 8001a12:	4603      	mov	r3, r0
 8001a14:	b2db      	uxtb	r3, r3
 8001a16:	77bb      	strb	r3, [r7, #30]
    pvtDataOut.Reserved1    = 0;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	77fb      	strb	r3, [r7, #31]
    pvtDataOut.longitude    = (makeNum(pvtDataStr, 4, 24));
 8001a1c:	2218      	movs	r2, #24
 8001a1e:	2104      	movs	r1, #4
 8001a20:	6838      	ldr	r0, [r7, #0]
 8001a22:	f7ff ff63 	bl	80018ec <makeNum>
 8001a26:	4603      	mov	r3, r0
 8001a28:	623b      	str	r3, [r7, #32]
    pvtDataOut.latitude     = (makeNum(pvtDataStr, 4, 28));
 8001a2a:	221c      	movs	r2, #28
 8001a2c:	2104      	movs	r1, #4
 8001a2e:	6838      	ldr	r0, [r7, #0]
 8001a30:	f7ff ff5c 	bl	80018ec <makeNum>
 8001a34:	4603      	mov	r3, r0
 8001a36:	627b      	str	r3, [r7, #36]	; 0x24
    pvtDataOut.height       = (makeNum(pvtDataStr, 4, 32));
 8001a38:	2220      	movs	r2, #32
 8001a3a:	2104      	movs	r1, #4
 8001a3c:	6838      	ldr	r0, [r7, #0]
 8001a3e:	f7ff ff55 	bl	80018ec <makeNum>
 8001a42:	4603      	mov	r3, r0
 8001a44:	62bb      	str	r3, [r7, #40]	; 0x28
    pvtDataOut.hMSL         = (makeNum(pvtDataStr, 4, 36));
 8001a46:	2224      	movs	r2, #36	; 0x24
 8001a48:	2104      	movs	r1, #4
 8001a4a:	6838      	ldr	r0, [r7, #0]
 8001a4c:	f7ff ff4e 	bl	80018ec <makeNum>
 8001a50:	4603      	mov	r3, r0
 8001a52:	62fb      	str	r3, [r7, #44]	; 0x2c
    pvtDataOut.hAcc         = (makeNum(pvtDataStr, 4, 40));
 8001a54:	2228      	movs	r2, #40	; 0x28
 8001a56:	2104      	movs	r1, #4
 8001a58:	6838      	ldr	r0, [r7, #0]
 8001a5a:	f7ff ff47 	bl	80018ec <makeNum>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	633b      	str	r3, [r7, #48]	; 0x30
    pvtDataOut.vAcc         = (makeNum(pvtDataStr, 4, 44));
 8001a62:	222c      	movs	r2, #44	; 0x2c
 8001a64:	2104      	movs	r1, #4
 8001a66:	6838      	ldr	r0, [r7, #0]
 8001a68:	f7ff ff40 	bl	80018ec <makeNum>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	637b      	str	r3, [r7, #52]	; 0x34
    pvtDataOut.velN         = (makeNum(pvtDataStr, 4, 48));
 8001a70:	2230      	movs	r2, #48	; 0x30
 8001a72:	2104      	movs	r1, #4
 8001a74:	6838      	ldr	r0, [r7, #0]
 8001a76:	f7ff ff39 	bl	80018ec <makeNum>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	63bb      	str	r3, [r7, #56]	; 0x38
    pvtDataOut.velE         = (makeNum(pvtDataStr, 4, 52));
 8001a7e:	2234      	movs	r2, #52	; 0x34
 8001a80:	2104      	movs	r1, #4
 8001a82:	6838      	ldr	r0, [r7, #0]
 8001a84:	f7ff ff32 	bl	80018ec <makeNum>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	63fb      	str	r3, [r7, #60]	; 0x3c
    pvtDataOut.velD         = (makeNum(pvtDataStr, 4, 56));
 8001a8c:	2238      	movs	r2, #56	; 0x38
 8001a8e:	2104      	movs	r1, #4
 8001a90:	6838      	ldr	r0, [r7, #0]
 8001a92:	f7ff ff2b 	bl	80018ec <makeNum>
 8001a96:	4603      	mov	r3, r0
 8001a98:	643b      	str	r3, [r7, #64]	; 0x40
    pvtDataOut.gSpeed       = (makeNum(pvtDataStr, 4, 60));
 8001a9a:	223c      	movs	r2, #60	; 0x3c
 8001a9c:	2104      	movs	r1, #4
 8001a9e:	6838      	ldr	r0, [r7, #0]
 8001aa0:	f7ff ff24 	bl	80018ec <makeNum>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	647b      	str	r3, [r7, #68]	; 0x44
    pvtDataOut.headMot      = (makeNum(pvtDataStr, 4, 64));
 8001aa8:	2240      	movs	r2, #64	; 0x40
 8001aaa:	2104      	movs	r1, #4
 8001aac:	6838      	ldr	r0, [r7, #0]
 8001aae:	f7ff ff1d 	bl	80018ec <makeNum>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	64bb      	str	r3, [r7, #72]	; 0x48
    pvtDataOut.sAcc         = (makeNum(pvtDataStr, 4, 68));
 8001ab6:	2244      	movs	r2, #68	; 0x44
 8001ab8:	2104      	movs	r1, #4
 8001aba:	6838      	ldr	r0, [r7, #0]
 8001abc:	f7ff ff16 	bl	80018ec <makeNum>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	64fb      	str	r3, [r7, #76]	; 0x4c
    pvtDataOut.headAcc      = (makeNum(pvtDataStr, 4, 72));
 8001ac4:	2248      	movs	r2, #72	; 0x48
 8001ac6:	2104      	movs	r1, #4
 8001ac8:	6838      	ldr	r0, [r7, #0]
 8001aca:	f7ff ff0f 	bl	80018ec <makeNum>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	653b      	str	r3, [r7, #80]	; 0x50
    pvtDataOut.headVeh      = (makeNum(pvtDataStr, 4, 76));
 8001ad2:	224c      	movs	r2, #76	; 0x4c
 8001ad4:	2104      	movs	r1, #4
 8001ad6:	6838      	ldr	r0, [r7, #0]
 8001ad8:	f7ff ff08 	bl	80018ec <makeNum>
 8001adc:	4603      	mov	r3, r0
 8001ade:	657b      	str	r3, [r7, #84]	; 0x54
    pvtDataOut.gdop         = (makeNum(pvtDataStr, 2, 80));
 8001ae0:	2250      	movs	r2, #80	; 0x50
 8001ae2:	2102      	movs	r1, #2
 8001ae4:	6838      	ldr	r0, [r7, #0]
 8001ae6:	f7ff ff01 	bl	80018ec <makeNum>
 8001aea:	4603      	mov	r3, r0
 8001aec:	b29b      	uxth	r3, r3
 8001aee:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
    pvtDataOut.pdop         = (makeNum(pvtDataStr, 2, 82));
 8001af2:	2252      	movs	r2, #82	; 0x52
 8001af4:	2102      	movs	r1, #2
 8001af6:	6838      	ldr	r0, [r7, #0]
 8001af8:	f7ff fef8 	bl	80018ec <makeNum>
 8001afc:	4603      	mov	r3, r0
 8001afe:	b29b      	uxth	r3, r3
 8001b00:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
    pvtDataOut.tdop         = (makeNum(pvtDataStr, 2, 84));
 8001b04:	2254      	movs	r2, #84	; 0x54
 8001b06:	2102      	movs	r1, #2
 8001b08:	6838      	ldr	r0, [r7, #0]
 8001b0a:	f7ff feef 	bl	80018ec <makeNum>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	b29b      	uxth	r3, r3
 8001b12:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
    pvtDataOut.vdop         = (makeNum(pvtDataStr, 2, 86));
 8001b16:	2256      	movs	r2, #86	; 0x56
 8001b18:	2102      	movs	r1, #2
 8001b1a:	6838      	ldr	r0, [r7, #0]
 8001b1c:	f7ff fee6 	bl	80018ec <makeNum>
 8001b20:	4603      	mov	r3, r0
 8001b22:	b29b      	uxth	r3, r3
 8001b24:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
    pvtDataOut.hdop         = (makeNum(pvtDataStr, 2, 88));
 8001b28:	2258      	movs	r2, #88	; 0x58
 8001b2a:	2102      	movs	r1, #2
 8001b2c:	6838      	ldr	r0, [r7, #0]
 8001b2e:	f7ff fedd 	bl	80018ec <makeNum>
 8001b32:	4603      	mov	r3, r0
 8001b34:	b29b      	uxth	r3, r3
 8001b36:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
    pvtDataOut.ndop         = (makeNum(pvtDataStr, 2, 90));
 8001b3a:	225a      	movs	r2, #90	; 0x5a
 8001b3c:	2102      	movs	r1, #2
 8001b3e:	6838      	ldr	r0, [r7, #0]
 8001b40:	f7ff fed4 	bl	80018ec <makeNum>
 8001b44:	4603      	mov	r3, r0
 8001b46:	b29b      	uxth	r3, r3
 8001b48:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
    pvtDataOut.edop         = (makeNum(pvtDataStr, 2, 92));
 8001b4c:	225c      	movs	r2, #92	; 0x5c
 8001b4e:	2102      	movs	r1, #2
 8001b50:	6838      	ldr	r0, [r7, #0]
 8001b52:	f7ff fecb 	bl	80018ec <makeNum>
 8001b56:	4603      	mov	r3, r0
 8001b58:	b29b      	uxth	r3, r3
 8001b5a:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

    return pvtDataOut;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	4618      	mov	r0, r3
 8001b62:	f107 0308 	add.w	r3, r7, #8
 8001b66:	2260      	movs	r2, #96	; 0x60
 8001b68:	4619      	mov	r1, r3
 8001b6a:	f008 fd8f 	bl	800a68c <memcpy>
}
 8001b6e:	6878      	ldr	r0, [r7, #4]
 8001b70:	3768      	adds	r7, #104	; 0x68
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
	...

08001b78 <xsens_mdata2_process>:
// MData2 packets have a series of smaller structures of data
// This handler walks through the buffer, identifies the XDA type from two bytes
// Then applies relevant conversions back into native types/structures as necessary
// Packets don't have a fixed number of child elements
void xsens_mdata2_process( xsens_packet_buffer_t *packet, callback_event_t evt_cb )
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b0c4      	sub	sp, #272	; 0x110
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001b82:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001b86:	6018      	str	r0, [r3, #0]
 8001b88:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001b8c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001b90:	6019      	str	r1, [r3, #0]
    mdata2_parser_state_t md2_state      = XDI_PARSE_ID_B1;
 8001b92:	2300      	movs	r3, #0
 8001b94:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
    mdata2_packet_t       output         = { 0 };
 8001b98:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001b9c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f44f 7381 	mov.w	r3, #258	; 0x102
 8001ba6:	461a      	mov	r2, r3
 8001ba8:	2100      	movs	r1, #0
 8001baa:	f008 fcf1 	bl	800a590 <memset>
    uint8_t               bytes_consumed = 0;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e

    // Walk through the packet and run a tiny statemachine
    // to parse the sub-fields
    for( uint16_t i = 0; i < packet->length; i++ )
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	f8a7 310c 	strh.w	r3, [r7, #268]	; 0x10c
 8001bba:	e09e      	b.n	8001cfa <xsens_mdata2_process+0x182>
    {
        switch( md2_state )
 8001bbc:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001bc0:	2b03      	cmp	r3, #3
 8001bc2:	f200 8085 	bhi.w	8001cd0 <xsens_mdata2_process+0x158>
 8001bc6:	a201      	add	r2, pc, #4	; (adr r2, 8001bcc <xsens_mdata2_process+0x54>)
 8001bc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bcc:	08001bdd 	.word	0x08001bdd
 8001bd0:	08001c07 	.word	0x08001c07
 8001bd4:	08001c3b 	.word	0x08001c3b
 8001bd8:	08001c5f 	.word	0x08001c5f
        {
            case XDI_PARSE_ID_B1:
                // High byte
                output.id = ( uint16_t )( (uint16_t)packet->payload[i] << 8u );
 8001bdc:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
 8001be0:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001be4:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8001be8:	6812      	ldr	r2, [r2, #0]
 8001bea:	4413      	add	r3, r2
 8001bec:	791b      	ldrb	r3, [r3, #4]
 8001bee:	b29b      	uxth	r3, r3
 8001bf0:	021b      	lsls	r3, r3, #8
 8001bf2:	b29a      	uxth	r2, r3
 8001bf4:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001bf8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001bfc:	801a      	strh	r2, [r3, #0]
                md2_state = XDI_PARSE_ID_B2;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
                break;
 8001c04:	e074      	b.n	8001cf0 <xsens_mdata2_process+0x178>

            case XDI_PARSE_ID_B2:
                // Low byte
                output.id |= ( uint16_t )( (uint16_t)packet->payload[i] );
 8001c06:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001c0a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001c0e:	881a      	ldrh	r2, [r3, #0]
 8001c10:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
 8001c14:	f507 7188 	add.w	r1, r7, #272	; 0x110
 8001c18:	f5a1 7186 	sub.w	r1, r1, #268	; 0x10c
 8001c1c:	6809      	ldr	r1, [r1, #0]
 8001c1e:	440b      	add	r3, r1
 8001c20:	791b      	ldrb	r3, [r3, #4]
 8001c22:	b29b      	uxth	r3, r3
 8001c24:	4313      	orrs	r3, r2
 8001c26:	b29a      	uxth	r2, r3
 8001c28:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001c2c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001c30:	801a      	strh	r2, [r3, #0]
                md2_state = XDI_PARSE_LENGTH;
 8001c32:	2302      	movs	r3, #2
 8001c34:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
                break;
 8001c38:	e05a      	b.n	8001cf0 <xsens_mdata2_process+0x178>

            case XDI_PARSE_LENGTH:
                // Length is one byte
                output.length = packet->payload[i];
 8001c3a:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
 8001c3e:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001c42:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8001c46:	6812      	ldr	r2, [r2, #0]
 8001c48:	4413      	add	r3, r2
 8001c4a:	791a      	ldrb	r2, [r3, #4]
 8001c4c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001c50:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001c54:	709a      	strb	r2, [r3, #2]
                md2_state     = XDI_PARSE_DATA;
 8001c56:	2303      	movs	r3, #3
 8001c58:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
                break;
 8001c5c:	e048      	b.n	8001cf0 <xsens_mdata2_process+0x178>

            case XDI_PARSE_DATA:
                // Copy data across
                output.payload[bytes_consumed] = packet->payload[i];
 8001c5e:	f8b7 210c 	ldrh.w	r2, [r7, #268]	; 0x10c
 8001c62:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 8001c66:	f507 7188 	add.w	r1, r7, #272	; 0x110
 8001c6a:	f5a1 7186 	sub.w	r1, r1, #268	; 0x10c
 8001c6e:	6809      	ldr	r1, [r1, #0]
 8001c70:	440a      	add	r2, r1
 8001c72:	7911      	ldrb	r1, [r2, #4]
 8001c74:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001c78:	f5a2 7284 	sub.w	r2, r2, #264	; 0x108
 8001c7c:	4413      	add	r3, r2
 8001c7e:	460a      	mov	r2, r1
 8001c80:	70da      	strb	r2, [r3, #3]
                bytes_consumed++;
 8001c82:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 8001c86:	3301      	adds	r3, #1
 8001c88:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e

                // Once the field's data been copied to our sub-buffer,
                // handle it
                if( bytes_consumed >= output.length )
 8001c8c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001c90:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001c94:	789b      	ldrb	r3, [r3, #2]
 8001c96:	f897 210e 	ldrb.w	r2, [r7, #270]	; 0x10e
 8001c9a:	429a      	cmp	r2, r3
 8001c9c:	d327      	bcc.n	8001cee <xsens_mdata2_process+0x176>
                {
                    // Using the isolated field, search for matching XID
                    // and then convert payloads to LE & structured data
                    xsens_mdata2_decode_field( &output, evt_cb );
 8001c9e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001ca2:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001ca6:	f107 0208 	add.w	r2, r7, #8
 8001caa:	6819      	ldr	r1, [r3, #0]
 8001cac:	4610      	mov	r0, r2
 8001cae:	f000 f835 	bl	8001d1c <xsens_mdata2_decode_field>

                    // Cleanup our state before parsing remaining fields
                    md2_state      = XDI_PARSE_ID_B1;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
                    bytes_consumed = 0;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
                    memset( &output, 0, sizeof( mdata2_packet_t ) );
 8001cbe:	f107 0308 	add.w	r3, r7, #8
 8001cc2:	f44f 7281 	mov.w	r2, #258	; 0x102
 8001cc6:	2100      	movs	r1, #0
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f008 fc61 	bl	800a590 <memset>
                }
                break;
 8001cce:	e00e      	b.n	8001cee <xsens_mdata2_process+0x176>

            default:
                // Case switch should be an exhaustive match?
                // Reset state?
                md2_state      = XDI_PARSE_ID_B1;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
                bytes_consumed = 0;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
                memset( &output, 0, sizeof( mdata2_packet_t ) );
 8001cdc:	f107 0308 	add.w	r3, r7, #8
 8001ce0:	f44f 7281 	mov.w	r2, #258	; 0x102
 8001ce4:	2100      	movs	r1, #0
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f008 fc52 	bl	800a590 <memset>
                break;
 8001cec:	e000      	b.n	8001cf0 <xsens_mdata2_process+0x178>
                break;
 8001cee:	bf00      	nop
    for( uint16_t i = 0; i < packet->length; i++ )
 8001cf0:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
 8001cf4:	3301      	adds	r3, #1
 8001cf6:	f8a7 310c 	strh.w	r3, [r7, #268]	; 0x10c
 8001cfa:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001cfe:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	885b      	ldrh	r3, [r3, #2]
 8001d06:	f8b7 210c 	ldrh.w	r2, [r7, #268]	; 0x10c
 8001d0a:	429a      	cmp	r2, r3
 8001d0c:	f4ff af56 	bcc.w	8001bbc <xsens_mdata2_process+0x44>
        }
    }

    // Finished MData2 parsing in payload
}
 8001d10:	bf00      	nop
 8001d12:	bf00      	nop
 8001d14:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bd80      	pop	{r7, pc}

08001d1c <xsens_mdata2_decode_field>:
};

// With the 'isolated' field from the rest of the payload,
// convert to LE and pass to user cb in a union
void xsens_mdata2_decode_field( mdata2_packet_t *output, callback_event_t evt_cb )
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b0b2      	sub	sp, #200	; 0xc8
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
 8001d24:	6039      	str	r1, [r7, #0]
    XsensEventData_t             value       = { 0 };
 8001d26:	f107 0308 	add.w	r3, r7, #8
 8001d2a:	22b0      	movs	r2, #176	; 0xb0
 8001d2c:	2100      	movs	r1, #0
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f008 fc2e 	bl	800a590 <memset>
    const mdata2_decode_rules_t *decode_rule = 0;
 8001d34:	2300      	movs	r3, #0
 8001d36:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

    enum XSENS_FLOAT_TYPE number_precision = XSENS_IDENTIFIER_FORMAT_GET_PRECISION( output->id );
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	881b      	ldrh	r3, [r3, #0]
 8001d3e:	b2db      	uxtb	r3, r3
 8001d40:	f003 0303 	and.w	r3, r3, #3
 8001d44:	f887 30c2 	strb.w	r3, [r7, #194]	; 0xc2
    enum XSENS_COORDINATE_SYSTEM coordinate_system = XSENS_IDENTIFIER_FORMAT_GET_COORD_SYSTEM( output->id );
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	881b      	ldrh	r3, [r3, #0]
 8001d4c:	b2db      	uxtb	r3, r3
 8001d4e:	f003 030c 	and.w	r3, r3, #12
 8001d52:	f887 30c1 	strb.w	r3, [r7, #193]	; 0xc1
    uint16_t id_simplifed = XSENS_IDENTIFIER_FORMAT_SIMPLIFY( output->id );
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	881b      	ldrh	r3, [r3, #0]
 8001d5a:	f023 030f 	bic.w	r3, r3, #15
 8001d5e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
    
    // Find the matching XID in the table
    uint8_t table_length = sizeof( xid_decode_table ) / sizeof( mdata2_decode_rules_t );
 8001d62:	231d      	movs	r3, #29
 8001d64:	f887 30bd 	strb.w	r3, [r7, #189]	; 0xbd
    for( uint8_t i = 0; i < table_length; i++ )
 8001d68:	2300      	movs	r3, #0
 8001d6a:	f887 30c3 	strb.w	r3, [r7, #195]	; 0xc3
 8001d6e:	e015      	b.n	8001d9c <xsens_mdata2_decode_field+0x80>
    {
        if( xid_decode_table[i].xid == id_simplifed )
 8001d70:	f897 30c3 	ldrb.w	r3, [r7, #195]	; 0xc3
 8001d74:	4ad6      	ldr	r2, [pc, #856]	; (80020d0 <xsens_mdata2_decode_field+0x3b4>)
 8001d76:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8001d7a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8001d7e:	429a      	cmp	r2, r3
 8001d80:	d107      	bne.n	8001d92 <xsens_mdata2_decode_field+0x76>
        {
            decode_rule = &xid_decode_table[i];
 8001d82:	f897 30c3 	ldrb.w	r3, [r7, #195]	; 0xc3
 8001d86:	009b      	lsls	r3, r3, #2
 8001d88:	4ad1      	ldr	r2, [pc, #836]	; (80020d0 <xsens_mdata2_decode_field+0x3b4>)
 8001d8a:	4413      	add	r3, r2
 8001d8c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
            break;
 8001d90:	e00a      	b.n	8001da8 <xsens_mdata2_decode_field+0x8c>
    for( uint8_t i = 0; i < table_length; i++ )
 8001d92:	f897 30c3 	ldrb.w	r3, [r7, #195]	; 0xc3
 8001d96:	3301      	adds	r3, #1
 8001d98:	f887 30c3 	strb.w	r3, [r7, #195]	; 0xc3
 8001d9c:	f897 20c3 	ldrb.w	r2, [r7, #195]	; 0xc3
 8001da0:	f897 30bd 	ldrb.w	r3, [r7, #189]	; 0xbd
 8001da4:	429a      	cmp	r2, r3
 8001da6:	d3e3      	bcc.n	8001d70 <xsens_mdata2_decode_field+0x54>
        }
    }

    // Apply post-processing (BE->LE) strategy specific to the packet type
    if( decode_rule )
 8001da8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	f000 82fd 	beq.w	80023ac <xsens_mdata2_decode_field+0x690>
    {


    	if(decode_rule->xid == XDI_GNSS_PVT_DATA){
 8001db2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001db6:	881b      	ldrh	r3, [r3, #0]
 8001db8:	f247 0210 	movw	r2, #28688	; 0x7010
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d11b      	bne.n	8001df8 <xsens_mdata2_decode_field+0xdc>
    		value.type = decode_rule->type;
 8001dc0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001dc4:	78db      	ldrb	r3, [r3, #3]
 8001dc6:	723b      	strb	r3, [r7, #8]
				value.coord_ref = coordinate_system;
 8001dc8:	f897 30c1 	ldrb.w	r3, [r7, #193]	; 0xc1
 8001dcc:	727b      	strb	r3, [r7, #9]
    		memcpy(value.gnssPvtData, output->payload, 94);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	1cd9      	adds	r1, r3, #3
 8001dd2:	f107 0308 	add.w	r3, r7, #8
 8001dd6:	3302      	adds	r3, #2
 8001dd8:	225e      	movs	r2, #94	; 0x5e
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f008 fc56 	bl	800a68c <memcpy>

				// Call the user-callback with the transformed data
				if( evt_cb )
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d008      	beq.n	8001df8 <xsens_mdata2_decode_field+0xdc>
				{
						evt_cb( decode_rule->event, &value );
 8001de6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001dea:	789a      	ldrb	r2, [r3, #2]
 8001dec:	f107 0108 	add.w	r1, r7, #8
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	4610      	mov	r0, r2
 8001df4:	4798      	blx	r3
 8001df6:	e2d9      	b.n	80023ac <xsens_mdata2_decode_field+0x690>
						return;
				}
    	}

        // The structure describes the typical type
        value.type = decode_rule->type;
 8001df8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001dfc:	78db      	ldrb	r3, [r3, #3]
 8001dfe:	723b      	strb	r3, [r7, #8]

        //  For situations where non-single precision is used, apply an offset to the enum
        //  to correctly describe the type as fixed-precision or double, etc
        if( number_precision )
 8001e00:	f897 30c2 	ldrb.w	r3, [r7, #194]	; 0xc2
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d01c      	beq.n	8001e42 <xsens_mdata2_decode_field+0x126>
        {
            if( decode_rule->type < XSENS_EVT_TYPE_FLOAT )
 8001e08:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001e0c:	78db      	ldrb	r3, [r3, #3]
 8001e0e:	2b09      	cmp	r3, #9
 8001e10:	d80a      	bhi.n	8001e28 <xsens_mdata2_decode_field+0x10c>
            {
                // Enum offset doesn't apply cleanly for non-float default values
                // So we 'zero' out the table's value, and use the precision offset to get
                // the single-value type field of that type
                value.type = XSENS_EVT_TYPE_FLOAT + ( number_precision * 10 );
 8001e12:	f897 30c2 	ldrb.w	r3, [r7, #194]	; 0xc2
 8001e16:	3301      	adds	r3, #1
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	461a      	mov	r2, r3
 8001e1c:	0092      	lsls	r2, r2, #2
 8001e1e:	4413      	add	r3, r2
 8001e20:	005b      	lsls	r3, r3, #1
 8001e22:	b2db      	uxtb	r3, r3
 8001e24:	723b      	strb	r3, [r7, #8]
 8001e26:	e00c      	b.n	8001e42 <xsens_mdata2_decode_field+0x126>
            }
            else
            {
                value.type = decode_rule->type + ( number_precision * 10 );
 8001e28:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001e2c:	78da      	ldrb	r2, [r3, #3]
 8001e2e:	f897 30c2 	ldrb.w	r3, [r7, #194]	; 0xc2
 8001e32:	4619      	mov	r1, r3
 8001e34:	0089      	lsls	r1, r1, #2
 8001e36:	440b      	add	r3, r1
 8001e38:	005b      	lsls	r3, r3, #1
 8001e3a:	b2db      	uxtb	r3, r3
 8001e3c:	4413      	add	r3, r2
 8001e3e:	b2db      	uxtb	r3, r3
 8001e40:	723b      	strb	r3, [r7, #8]
            }
        }

        // Provide the local tangent plane coordinate scheme in the callback
        value.coord_ref = coordinate_system;
 8001e42:	f897 30c1 	ldrb.w	r3, [r7, #193]	; 0xc1
 8001e46:	727b      	strb	r3, [r7, #9]

        // Convert BE data to LE, put it in the right union field
        switch( value.type )
 8001e48:	7a3b      	ldrb	r3, [r7, #8]
 8001e4a:	3b01      	subs	r3, #1
 8001e4c:	2b2b      	cmp	r3, #43	; 0x2b
 8001e4e:	f200 829f 	bhi.w	8002390 <xsens_mdata2_decode_field+0x674>
 8001e52:	a201      	add	r2, pc, #4	; (adr r2, 8001e58 <xsens_mdata2_decode_field+0x13c>)
 8001e54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e58:	08001f09 	.word	0x08001f09
 8001e5c:	08001f13 	.word	0x08001f13
 8001e60:	08001f25 	.word	0x08001f25
 8001e64:	08002391 	.word	0x08002391
 8001e68:	08002391 	.word	0x08002391
 8001e6c:	08002391 	.word	0x08002391
 8001e70:	08002391 	.word	0x08002391
 8001e74:	08002391 	.word	0x08002391
 8001e78:	08002391 	.word	0x08002391
 8001e7c:	08001f35 	.word	0x08001f35
 8001e80:	08001f49 	.word	0x08001f49
 8001e84:	08001f6f 	.word	0x08001f6f
 8001e88:	08001fa7 	.word	0x08001fa7
 8001e8c:	08001ff1 	.word	0x08001ff1
 8001e90:	08002391 	.word	0x08002391
 8001e94:	08002391 	.word	0x08002391
 8001e98:	08002391 	.word	0x08002391
 8001e9c:	08002391 	.word	0x08002391
 8001ea0:	08002391 	.word	0x08002391
 8001ea4:	08001f35 	.word	0x08001f35
 8001ea8:	08001f49 	.word	0x08001f49
 8001eac:	08001f6f 	.word	0x08001f6f
 8001eb0:	08001fa7 	.word	0x08001fa7
 8001eb4:	08001ff1 	.word	0x08001ff1
 8001eb8:	08002391 	.word	0x08002391
 8001ebc:	08002391 	.word	0x08002391
 8001ec0:	08002391 	.word	0x08002391
 8001ec4:	08002391 	.word	0x08002391
 8001ec8:	08002391 	.word	0x08002391
 8001ecc:	08002095 	.word	0x08002095
 8001ed0:	080020a9 	.word	0x080020a9
 8001ed4:	080020d5 	.word	0x080020d5
 8001ed8:	08002111 	.word	0x08002111
 8001edc:	08002161 	.word	0x08002161
 8001ee0:	08002391 	.word	0x08002391
 8001ee4:	08002391 	.word	0x08002391
 8001ee8:	08002391 	.word	0x08002391
 8001eec:	08002391 	.word	0x08002391
 8001ef0:	08002391 	.word	0x08002391
 8001ef4:	08002215 	.word	0x08002215
 8001ef8:	08002229 	.word	0x08002229
 8001efc:	08002251 	.word	0x08002251
 8001f00:	0800228d 	.word	0x0800228d
 8001f04:	080022dd 	.word	0x080022dd
        {
            case XSENS_EVT_TYPE_U8:
                value.data.u1 = output->payload[0];
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	78db      	ldrb	r3, [r3, #3]
 8001f0c:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70
                break;
 8001f10:	e241      	b.n	8002396 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_U16:
                value.data.u2 = xsens_coalesce_16BE_16LE( &output->payload[0] );
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	3303      	adds	r3, #3
 8001f16:	4618      	mov	r0, r3
 8001f18:	f000 fe84 	bl	8002c24 <xsens_coalesce_16BE_16LE>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
                break;
 8001f22:	e238      	b.n	8002396 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_U32:
                value.data.u4 = xsens_coalesce_32BE_32LE( &output->payload[0] );
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	3303      	adds	r3, #3
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f000 fe90 	bl	8002c4e <xsens_coalesce_32BE_32LE>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	673b      	str	r3, [r7, #112]	; 0x70
                break;
 8001f32:	e230      	b.n	8002396 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_FLOAT:
            case XSENS_EVT_TYPE_1220FP:
                value.data.f4 = xsens_coalesce_32BE_F32LE( &output->payload[0] );
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	3303      	adds	r3, #3
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f000 fea4 	bl	8002c86 <xsens_coalesce_32BE_F32LE>
 8001f3e:	eef0 7a40 	vmov.f32	s15, s0
 8001f42:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
                break;
 8001f46:	e226      	b.n	8002396 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_FLOAT2:
            case XSENS_EVT_TYPE_1220FP2:
                value.data.f4x2[0] = xsens_coalesce_32BE_F32LE( &output->payload[0] );
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	3303      	adds	r3, #3
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f000 fe9a 	bl	8002c86 <xsens_coalesce_32BE_F32LE>
 8001f52:	eef0 7a40 	vmov.f32	s15, s0
 8001f56:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
                value.data.f4x2[1] = xsens_coalesce_32BE_F32LE( &output->payload[4] );
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	3307      	adds	r3, #7
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f000 fe91 	bl	8002c86 <xsens_coalesce_32BE_F32LE>
 8001f64:	eef0 7a40 	vmov.f32	s15, s0
 8001f68:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
                break;
 8001f6c:	e213      	b.n	8002396 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_FLOAT3:
            case XSENS_EVT_TYPE_1220FP3:
                value.data.f4x3[0] = xsens_coalesce_32BE_F32LE( &output->payload[0] );
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	3303      	adds	r3, #3
 8001f72:	4618      	mov	r0, r3
 8001f74:	f000 fe87 	bl	8002c86 <xsens_coalesce_32BE_F32LE>
 8001f78:	eef0 7a40 	vmov.f32	s15, s0
 8001f7c:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
                value.data.f4x3[1] = xsens_coalesce_32BE_F32LE( &output->payload[4] );
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	3307      	adds	r3, #7
 8001f84:	4618      	mov	r0, r3
 8001f86:	f000 fe7e 	bl	8002c86 <xsens_coalesce_32BE_F32LE>
 8001f8a:	eef0 7a40 	vmov.f32	s15, s0
 8001f8e:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
                value.data.f4x3[2] = xsens_coalesce_32BE_F32LE( &output->payload[8] );
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	330b      	adds	r3, #11
 8001f96:	4618      	mov	r0, r3
 8001f98:	f000 fe75 	bl	8002c86 <xsens_coalesce_32BE_F32LE>
 8001f9c:	eef0 7a40 	vmov.f32	s15, s0
 8001fa0:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
                break;
 8001fa4:	e1f7      	b.n	8002396 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_FLOAT4:
            case XSENS_EVT_TYPE_1220FP4:
                value.data.f4x4[0] = xsens_coalesce_32BE_F32LE( &output->payload[0] );
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	3303      	adds	r3, #3
 8001faa:	4618      	mov	r0, r3
 8001fac:	f000 fe6b 	bl	8002c86 <xsens_coalesce_32BE_F32LE>
 8001fb0:	eef0 7a40 	vmov.f32	s15, s0
 8001fb4:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
                value.data.f4x4[1] = xsens_coalesce_32BE_F32LE( &output->payload[4] );
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	3307      	adds	r3, #7
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f000 fe62 	bl	8002c86 <xsens_coalesce_32BE_F32LE>
 8001fc2:	eef0 7a40 	vmov.f32	s15, s0
 8001fc6:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
                value.data.f4x4[2] = xsens_coalesce_32BE_F32LE( &output->payload[8] );
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	330b      	adds	r3, #11
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f000 fe59 	bl	8002c86 <xsens_coalesce_32BE_F32LE>
 8001fd4:	eef0 7a40 	vmov.f32	s15, s0
 8001fd8:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
                value.data.f4x4[3] = xsens_coalesce_32BE_F32LE( &output->payload[12] );
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	330f      	adds	r3, #15
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f000 fe50 	bl	8002c86 <xsens_coalesce_32BE_F32LE>
 8001fe6:	eef0 7a40 	vmov.f32	s15, s0
 8001fea:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
                break;
 8001fee:	e1d2      	b.n	8002396 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_FLOAT9:
            case XSENS_EVT_TYPE_1220FP9:
                value.data.f4x9[0] = xsens_coalesce_32BE_F32LE( &output->payload[0] );
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	3303      	adds	r3, #3
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f000 fe46 	bl	8002c86 <xsens_coalesce_32BE_F32LE>
 8001ffa:	eef0 7a40 	vmov.f32	s15, s0
 8001ffe:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
                value.data.f4x9[1] = xsens_coalesce_32BE_F32LE( &output->payload[4] );
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	3307      	adds	r3, #7
 8002006:	4618      	mov	r0, r3
 8002008:	f000 fe3d 	bl	8002c86 <xsens_coalesce_32BE_F32LE>
 800200c:	eef0 7a40 	vmov.f32	s15, s0
 8002010:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
                value.data.f4x9[2] = xsens_coalesce_32BE_F32LE( &output->payload[8] );
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	330b      	adds	r3, #11
 8002018:	4618      	mov	r0, r3
 800201a:	f000 fe34 	bl	8002c86 <xsens_coalesce_32BE_F32LE>
 800201e:	eef0 7a40 	vmov.f32	s15, s0
 8002022:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
                value.data.f4x9[3] = xsens_coalesce_32BE_F32LE( &output->payload[12] );
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	330f      	adds	r3, #15
 800202a:	4618      	mov	r0, r3
 800202c:	f000 fe2b 	bl	8002c86 <xsens_coalesce_32BE_F32LE>
 8002030:	eef0 7a40 	vmov.f32	s15, s0
 8002034:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
                value.data.f4x9[4] = xsens_coalesce_32BE_F32LE( &output->payload[16] );
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	3313      	adds	r3, #19
 800203c:	4618      	mov	r0, r3
 800203e:	f000 fe22 	bl	8002c86 <xsens_coalesce_32BE_F32LE>
 8002042:	eef0 7a40 	vmov.f32	s15, s0
 8002046:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
                value.data.f4x9[5] = xsens_coalesce_32BE_F32LE( &output->payload[20] );
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	3317      	adds	r3, #23
 800204e:	4618      	mov	r0, r3
 8002050:	f000 fe19 	bl	8002c86 <xsens_coalesce_32BE_F32LE>
 8002054:	eef0 7a40 	vmov.f32	s15, s0
 8002058:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
                value.data.f4x9[6] = xsens_coalesce_32BE_F32LE( &output->payload[24] );
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	331b      	adds	r3, #27
 8002060:	4618      	mov	r0, r3
 8002062:	f000 fe10 	bl	8002c86 <xsens_coalesce_32BE_F32LE>
 8002066:	eef0 7a40 	vmov.f32	s15, s0
 800206a:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
                value.data.f4x9[7] = xsens_coalesce_32BE_F32LE( &output->payload[28] );
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	331f      	adds	r3, #31
 8002072:	4618      	mov	r0, r3
 8002074:	f000 fe07 	bl	8002c86 <xsens_coalesce_32BE_F32LE>
 8002078:	eef0 7a40 	vmov.f32	s15, s0
 800207c:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
                value.data.f4x9[8] = xsens_coalesce_32BE_F32LE( &output->payload[32] );
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	3323      	adds	r3, #35	; 0x23
 8002084:	4618      	mov	r0, r3
 8002086:	f000 fdfe 	bl	8002c86 <xsens_coalesce_32BE_F32LE>
 800208a:	eef0 7a40 	vmov.f32	s15, s0
 800208e:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
                break;
 8002092:	e180      	b.n	8002396 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_1632FP:
                xsens_coalesce_48BE_48LE( &value.data.fp1632, &output->payload[0] );
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	1cda      	adds	r2, r3, #3
 8002098:	f107 0308 	add.w	r3, r7, #8
 800209c:	3368      	adds	r3, #104	; 0x68
 800209e:	4611      	mov	r1, r2
 80020a0:	4618      	mov	r0, r3
 80020a2:	f000 fe14 	bl	8002cce <xsens_coalesce_48BE_48LE>
                break;
 80020a6:	e176      	b.n	8002396 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_1632FP2:
                xsens_coalesce_48BE_48LE( &value.data.fp1632x2[0], &output->payload[0] );
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	1cda      	adds	r2, r3, #3
 80020ac:	f107 0308 	add.w	r3, r7, #8
 80020b0:	3368      	adds	r3, #104	; 0x68
 80020b2:	4611      	mov	r1, r2
 80020b4:	4618      	mov	r0, r3
 80020b6:	f000 fe0a 	bl	8002cce <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x2[1], &output->payload[6] );
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	f103 0209 	add.w	r2, r3, #9
 80020c0:	f107 0308 	add.w	r3, r7, #8
 80020c4:	3370      	adds	r3, #112	; 0x70
 80020c6:	4611      	mov	r1, r2
 80020c8:	4618      	mov	r0, r3
 80020ca:	f000 fe00 	bl	8002cce <xsens_coalesce_48BE_48LE>
                break;
 80020ce:	e162      	b.n	8002396 <xsens_mdata2_decode_field+0x67a>
 80020d0:	0800ccd0 	.word	0x0800ccd0

            case XSENS_EVT_TYPE_1632FP3:
                xsens_coalesce_48BE_48LE( &value.data.fp1632x3[0], &output->payload[0] );
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	1cda      	adds	r2, r3, #3
 80020d8:	f107 0308 	add.w	r3, r7, #8
 80020dc:	3368      	adds	r3, #104	; 0x68
 80020de:	4611      	mov	r1, r2
 80020e0:	4618      	mov	r0, r3
 80020e2:	f000 fdf4 	bl	8002cce <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x3[1], &output->payload[6] );
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	f103 0209 	add.w	r2, r3, #9
 80020ec:	f107 0308 	add.w	r3, r7, #8
 80020f0:	3370      	adds	r3, #112	; 0x70
 80020f2:	4611      	mov	r1, r2
 80020f4:	4618      	mov	r0, r3
 80020f6:	f000 fdea 	bl	8002cce <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x3[2], &output->payload[12] );
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	f103 020f 	add.w	r2, r3, #15
 8002100:	f107 0308 	add.w	r3, r7, #8
 8002104:	3378      	adds	r3, #120	; 0x78
 8002106:	4611      	mov	r1, r2
 8002108:	4618      	mov	r0, r3
 800210a:	f000 fde0 	bl	8002cce <xsens_coalesce_48BE_48LE>
                break;
 800210e:	e142      	b.n	8002396 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_1632FP4:
                xsens_coalesce_48BE_48LE( &value.data.fp1632x4[0], &output->payload[0] );
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	1cda      	adds	r2, r3, #3
 8002114:	f107 0308 	add.w	r3, r7, #8
 8002118:	3368      	adds	r3, #104	; 0x68
 800211a:	4611      	mov	r1, r2
 800211c:	4618      	mov	r0, r3
 800211e:	f000 fdd6 	bl	8002cce <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x4[1], &output->payload[6] );
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	f103 0209 	add.w	r2, r3, #9
 8002128:	f107 0308 	add.w	r3, r7, #8
 800212c:	3370      	adds	r3, #112	; 0x70
 800212e:	4611      	mov	r1, r2
 8002130:	4618      	mov	r0, r3
 8002132:	f000 fdcc 	bl	8002cce <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x4[2], &output->payload[12] );
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	f103 020f 	add.w	r2, r3, #15
 800213c:	f107 0308 	add.w	r3, r7, #8
 8002140:	3378      	adds	r3, #120	; 0x78
 8002142:	4611      	mov	r1, r2
 8002144:	4618      	mov	r0, r3
 8002146:	f000 fdc2 	bl	8002cce <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x4[3], &output->payload[18] );
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	f103 0215 	add.w	r2, r3, #21
 8002150:	f107 0308 	add.w	r3, r7, #8
 8002154:	3380      	adds	r3, #128	; 0x80
 8002156:	4611      	mov	r1, r2
 8002158:	4618      	mov	r0, r3
 800215a:	f000 fdb8 	bl	8002cce <xsens_coalesce_48BE_48LE>
                break;
 800215e:	e11a      	b.n	8002396 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_1632FP9:
                xsens_coalesce_48BE_48LE( &value.data.fp1632x9[0], &output->payload[0] );
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	1cda      	adds	r2, r3, #3
 8002164:	f107 0308 	add.w	r3, r7, #8
 8002168:	3368      	adds	r3, #104	; 0x68
 800216a:	4611      	mov	r1, r2
 800216c:	4618      	mov	r0, r3
 800216e:	f000 fdae 	bl	8002cce <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x9[1], &output->payload[6] );
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	f103 0209 	add.w	r2, r3, #9
 8002178:	f107 0308 	add.w	r3, r7, #8
 800217c:	3370      	adds	r3, #112	; 0x70
 800217e:	4611      	mov	r1, r2
 8002180:	4618      	mov	r0, r3
 8002182:	f000 fda4 	bl	8002cce <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x9[2], &output->payload[12] );
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	f103 020f 	add.w	r2, r3, #15
 800218c:	f107 0308 	add.w	r3, r7, #8
 8002190:	3378      	adds	r3, #120	; 0x78
 8002192:	4611      	mov	r1, r2
 8002194:	4618      	mov	r0, r3
 8002196:	f000 fd9a 	bl	8002cce <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x9[3], &output->payload[18] );
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	f103 0215 	add.w	r2, r3, #21
 80021a0:	f107 0308 	add.w	r3, r7, #8
 80021a4:	3380      	adds	r3, #128	; 0x80
 80021a6:	4611      	mov	r1, r2
 80021a8:	4618      	mov	r0, r3
 80021aa:	f000 fd90 	bl	8002cce <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x9[4], &output->payload[24] );
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	f103 021b 	add.w	r2, r3, #27
 80021b4:	f107 0308 	add.w	r3, r7, #8
 80021b8:	3388      	adds	r3, #136	; 0x88
 80021ba:	4611      	mov	r1, r2
 80021bc:	4618      	mov	r0, r3
 80021be:	f000 fd86 	bl	8002cce <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x9[5], &output->payload[30] );
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	f103 0221 	add.w	r2, r3, #33	; 0x21
 80021c8:	f107 0308 	add.w	r3, r7, #8
 80021cc:	3390      	adds	r3, #144	; 0x90
 80021ce:	4611      	mov	r1, r2
 80021d0:	4618      	mov	r0, r3
 80021d2:	f000 fd7c 	bl	8002cce <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x9[6], &output->payload[36] );
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	f103 0227 	add.w	r2, r3, #39	; 0x27
 80021dc:	f107 0308 	add.w	r3, r7, #8
 80021e0:	3398      	adds	r3, #152	; 0x98
 80021e2:	4611      	mov	r1, r2
 80021e4:	4618      	mov	r0, r3
 80021e6:	f000 fd72 	bl	8002cce <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x9[7], &output->payload[42] );
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	f103 022d 	add.w	r2, r3, #45	; 0x2d
 80021f0:	f107 0308 	add.w	r3, r7, #8
 80021f4:	33a0      	adds	r3, #160	; 0xa0
 80021f6:	4611      	mov	r1, r2
 80021f8:	4618      	mov	r0, r3
 80021fa:	f000 fd68 	bl	8002cce <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x9[8], &output->payload[48] );
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	f103 0233 	add.w	r2, r3, #51	; 0x33
 8002204:	f107 0308 	add.w	r3, r7, #8
 8002208:	33a8      	adds	r3, #168	; 0xa8
 800220a:	4611      	mov	r1, r2
 800220c:	4618      	mov	r0, r3
 800220e:	f000 fd5e 	bl	8002cce <xsens_coalesce_48BE_48LE>
                break;
 8002212:	e0c0      	b.n	8002396 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_DOUBLE:
                xsens_swap_endian_u64( &value.data.f8, &output->payload[0] );
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	1cda      	adds	r2, r3, #3
 8002218:	f107 0308 	add.w	r3, r7, #8
 800221c:	3368      	adds	r3, #104	; 0x68
 800221e:	4611      	mov	r1, r2
 8002220:	4618      	mov	r0, r3
 8002222:	f000 fccd 	bl	8002bc0 <xsens_swap_endian_u64>
                break;
 8002226:	e0b6      	b.n	8002396 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_DOUBLE2:
                xsens_swap_endian_u64( &value.data.f8x2[0], &output->payload[0] );
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	1cda      	adds	r2, r3, #3
 800222c:	f107 0308 	add.w	r3, r7, #8
 8002230:	3368      	adds	r3, #104	; 0x68
 8002232:	4611      	mov	r1, r2
 8002234:	4618      	mov	r0, r3
 8002236:	f000 fcc3 	bl	8002bc0 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x2[1], &output->payload[8] );
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	f103 020b 	add.w	r2, r3, #11
 8002240:	f107 0308 	add.w	r3, r7, #8
 8002244:	3370      	adds	r3, #112	; 0x70
 8002246:	4611      	mov	r1, r2
 8002248:	4618      	mov	r0, r3
 800224a:	f000 fcb9 	bl	8002bc0 <xsens_swap_endian_u64>
                break;
 800224e:	e0a2      	b.n	8002396 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_DOUBLE3:
                xsens_swap_endian_u64( &value.data.f8x3[0], &output->payload[0] );
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	1cda      	adds	r2, r3, #3
 8002254:	f107 0308 	add.w	r3, r7, #8
 8002258:	3368      	adds	r3, #104	; 0x68
 800225a:	4611      	mov	r1, r2
 800225c:	4618      	mov	r0, r3
 800225e:	f000 fcaf 	bl	8002bc0 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x3[1], &output->payload[8] );
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	f103 020b 	add.w	r2, r3, #11
 8002268:	f107 0308 	add.w	r3, r7, #8
 800226c:	3370      	adds	r3, #112	; 0x70
 800226e:	4611      	mov	r1, r2
 8002270:	4618      	mov	r0, r3
 8002272:	f000 fca5 	bl	8002bc0 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x3[2], &output->payload[16] );
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	f103 0213 	add.w	r2, r3, #19
 800227c:	f107 0308 	add.w	r3, r7, #8
 8002280:	3378      	adds	r3, #120	; 0x78
 8002282:	4611      	mov	r1, r2
 8002284:	4618      	mov	r0, r3
 8002286:	f000 fc9b 	bl	8002bc0 <xsens_swap_endian_u64>
                break;
 800228a:	e084      	b.n	8002396 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_DOUBLE4:
                xsens_swap_endian_u64( &value.data.f8x4[0], &output->payload[0] );
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	1cda      	adds	r2, r3, #3
 8002290:	f107 0308 	add.w	r3, r7, #8
 8002294:	3368      	adds	r3, #104	; 0x68
 8002296:	4611      	mov	r1, r2
 8002298:	4618      	mov	r0, r3
 800229a:	f000 fc91 	bl	8002bc0 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x4[1], &output->payload[8] );
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	f103 020b 	add.w	r2, r3, #11
 80022a4:	f107 0308 	add.w	r3, r7, #8
 80022a8:	3370      	adds	r3, #112	; 0x70
 80022aa:	4611      	mov	r1, r2
 80022ac:	4618      	mov	r0, r3
 80022ae:	f000 fc87 	bl	8002bc0 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x4[2], &output->payload[16] );
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	f103 0213 	add.w	r2, r3, #19
 80022b8:	f107 0308 	add.w	r3, r7, #8
 80022bc:	3378      	adds	r3, #120	; 0x78
 80022be:	4611      	mov	r1, r2
 80022c0:	4618      	mov	r0, r3
 80022c2:	f000 fc7d 	bl	8002bc0 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x4[3], &output->payload[24] );
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	f103 021b 	add.w	r2, r3, #27
 80022cc:	f107 0308 	add.w	r3, r7, #8
 80022d0:	3380      	adds	r3, #128	; 0x80
 80022d2:	4611      	mov	r1, r2
 80022d4:	4618      	mov	r0, r3
 80022d6:	f000 fc73 	bl	8002bc0 <xsens_swap_endian_u64>
                break;
 80022da:	e05c      	b.n	8002396 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_DOUBLE9:
                xsens_swap_endian_u64( &value.data.f8x9[0], &output->payload[0] );
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	1cda      	adds	r2, r3, #3
 80022e0:	f107 0308 	add.w	r3, r7, #8
 80022e4:	3368      	adds	r3, #104	; 0x68
 80022e6:	4611      	mov	r1, r2
 80022e8:	4618      	mov	r0, r3
 80022ea:	f000 fc69 	bl	8002bc0 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x9[1], &output->payload[8] );
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	f103 020b 	add.w	r2, r3, #11
 80022f4:	f107 0308 	add.w	r3, r7, #8
 80022f8:	3370      	adds	r3, #112	; 0x70
 80022fa:	4611      	mov	r1, r2
 80022fc:	4618      	mov	r0, r3
 80022fe:	f000 fc5f 	bl	8002bc0 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x9[2], &output->payload[16] );
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	f103 0213 	add.w	r2, r3, #19
 8002308:	f107 0308 	add.w	r3, r7, #8
 800230c:	3378      	adds	r3, #120	; 0x78
 800230e:	4611      	mov	r1, r2
 8002310:	4618      	mov	r0, r3
 8002312:	f000 fc55 	bl	8002bc0 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x9[3], &output->payload[24] );
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	f103 021b 	add.w	r2, r3, #27
 800231c:	f107 0308 	add.w	r3, r7, #8
 8002320:	3380      	adds	r3, #128	; 0x80
 8002322:	4611      	mov	r1, r2
 8002324:	4618      	mov	r0, r3
 8002326:	f000 fc4b 	bl	8002bc0 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x9[4], &output->payload[32] );
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	f103 0223 	add.w	r2, r3, #35	; 0x23
 8002330:	f107 0308 	add.w	r3, r7, #8
 8002334:	3388      	adds	r3, #136	; 0x88
 8002336:	4611      	mov	r1, r2
 8002338:	4618      	mov	r0, r3
 800233a:	f000 fc41 	bl	8002bc0 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x9[5], &output->payload[40] );
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	f103 022b 	add.w	r2, r3, #43	; 0x2b
 8002344:	f107 0308 	add.w	r3, r7, #8
 8002348:	3390      	adds	r3, #144	; 0x90
 800234a:	4611      	mov	r1, r2
 800234c:	4618      	mov	r0, r3
 800234e:	f000 fc37 	bl	8002bc0 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x9[6], &output->payload[48] );
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	f103 0233 	add.w	r2, r3, #51	; 0x33
 8002358:	f107 0308 	add.w	r3, r7, #8
 800235c:	3398      	adds	r3, #152	; 0x98
 800235e:	4611      	mov	r1, r2
 8002360:	4618      	mov	r0, r3
 8002362:	f000 fc2d 	bl	8002bc0 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x9[7], &output->payload[56] );
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	f103 023b 	add.w	r2, r3, #59	; 0x3b
 800236c:	f107 0308 	add.w	r3, r7, #8
 8002370:	33a0      	adds	r3, #160	; 0xa0
 8002372:	4611      	mov	r1, r2
 8002374:	4618      	mov	r0, r3
 8002376:	f000 fc23 	bl	8002bc0 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x9[8], &output->payload[64] );
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	f103 0243 	add.w	r2, r3, #67	; 0x43
 8002380:	f107 0308 	add.w	r3, r7, #8
 8002384:	33a8      	adds	r3, #168	; 0xa8
 8002386:	4611      	mov	r1, r2
 8002388:	4618      	mov	r0, r3
 800238a:	f000 fc19 	bl	8002bc0 <xsens_swap_endian_u64>
                break;
 800238e:	e002      	b.n	8002396 <xsens_mdata2_decode_field+0x67a>

            default:
                // There's an error or not supported, return a 'null' type?
                value.type = XSENS_EVT_TYPE_NONE;
 8002390:	2300      	movs	r3, #0
 8002392:	723b      	strb	r3, [r7, #8]
                break;
 8002394:	bf00      	nop
        }

        // Call the user-callback with the transformed data
        if( evt_cb )
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d007      	beq.n	80023ac <xsens_mdata2_decode_field+0x690>
        {
            evt_cb( decode_rule->event, &value );
 800239c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80023a0:	789a      	ldrb	r2, [r3, #2]
 80023a2:	f107 0108 	add.w	r1, r7, #8
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	4610      	mov	r0, r2
 80023aa:	4798      	blx	r3
        }
    }
}
 80023ac:	37c8      	adds	r7, #200	; 0xc8
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop

080023b4 <xsens_mti_parse>:
    }
}

// Run each byte through the packet-level statemachine
void xsens_mti_parse( xsens_interface_t *interface, uint8_t byte )
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b082      	sub	sp, #8
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
 80023bc:	460b      	mov	r3, r1
 80023be:	70fb      	strb	r3, [r7, #3]
    // CRC is the sum of bytes including the CRC byte (ex PREAMBLE)
    if( interface->state != PARSER_PREAMBLE )
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	781b      	ldrb	r3, [r3, #0]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d008      	beq.n	80023da <xsens_mti_parse+0x26>
    {
        interface->crc += ( byte & 0xFF );
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	f893 2808 	ldrb.w	r2, [r3, #2056]	; 0x808
 80023ce:	78fb      	ldrb	r3, [r7, #3]
 80023d0:	4413      	add	r3, r2
 80023d2:	b2da      	uxtb	r2, r3
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	f883 2808 	strb.w	r2, [r3, #2056]	; 0x808
    }

    switch( interface->state )
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	781b      	ldrb	r3, [r3, #0]
 80023de:	2b07      	cmp	r3, #7
 80023e0:	f200 8087 	bhi.w	80024f2 <xsens_mti_parse+0x13e>
 80023e4:	a201      	add	r2, pc, #4	; (adr r2, 80023ec <xsens_mti_parse+0x38>)
 80023e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023ea:	bf00      	nop
 80023ec:	0800240d 	.word	0x0800240d
 80023f0:	08002421 	.word	0x08002421
 80023f4:	0800242f 	.word	0x0800242f
 80023f8:	0800243d 	.word	0x0800243d
 80023fc:	0800246d 	.word	0x0800246d
 8002400:	0800247d 	.word	0x0800247d
 8002404:	0800249b 	.word	0x0800249b
 8002408:	080024d1 	.word	0x080024d1
    {
        case PARSER_PREAMBLE:
            if( byte == PREAMBLE_BYTE )
 800240c:	78fb      	ldrb	r3, [r7, #3]
 800240e:	2bfa      	cmp	r3, #250	; 0xfa
 8002410:	d16a      	bne.n	80024e8 <xsens_mti_parse+0x134>
            {
                xsens_mti_reset_parser( interface );
 8002412:	6878      	ldr	r0, [r7, #4]
 8002414:	f000 f872 	bl	80024fc <xsens_mti_reset_parser>
                interface->state = PARSER_ADDRESS;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2201      	movs	r2, #1
 800241c:	701a      	strb	r2, [r3, #0]
            }
            break;
 800241e:	e063      	b.n	80024e8 <xsens_mti_parse+0x134>

        case PARSER_ADDRESS:
            if( byte == ADDRESS_BYTE )
 8002420:	78fb      	ldrb	r3, [r7, #3]
 8002422:	2bff      	cmp	r3, #255	; 0xff
 8002424:	d162      	bne.n	80024ec <xsens_mti_parse+0x138>
            {
                interface->state = PARSER_MESSAGE_ID;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2202      	movs	r2, #2
 800242a:	701a      	strb	r2, [r3, #0]
            }
            break;
 800242c:	e05e      	b.n	80024ec <xsens_mti_parse+0x138>

        case PARSER_MESSAGE_ID:
            interface->packet.message_id = byte;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	78fa      	ldrb	r2, [r7, #3]
 8002432:	709a      	strb	r2, [r3, #2]
            interface->state             = PARSER_LENGTH;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2203      	movs	r2, #3
 8002438:	701a      	strb	r2, [r3, #0]
            break;
 800243a:	e05a      	b.n	80024f2 <xsens_mti_parse+0x13e>

        case PARSER_LENGTH:
            if( byte == LENGTH_EXTENDED_MODE )
 800243c:	78fb      	ldrb	r3, [r7, #3]
 800243e:	2bff      	cmp	r3, #255	; 0xff
 8002440:	d102      	bne.n	8002448 <xsens_mti_parse+0x94>
            {
                interface->state = PARSER_LENGTH_EXTENDED_B1;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2204      	movs	r2, #4
 8002446:	701a      	strb	r2, [r3, #0]
            }
            if( byte == LENGTH_NONE )
 8002448:	78fb      	ldrb	r3, [r7, #3]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d106      	bne.n	800245c <xsens_mti_parse+0xa8>
            {
                interface->packet.length = 0;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2200      	movs	r2, #0
 8002452:	809a      	strh	r2, [r3, #4]
                interface->state         = PARSER_CRC;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2207      	movs	r2, #7
 8002458:	701a      	strb	r2, [r3, #0]
            else
            {
                interface->packet.length = byte;
                interface->state         = PARSER_PAYLOAD;
            }
            break;
 800245a:	e04a      	b.n	80024f2 <xsens_mti_parse+0x13e>
                interface->packet.length = byte;
 800245c:	78fb      	ldrb	r3, [r7, #3]
 800245e:	b29a      	uxth	r2, r3
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	809a      	strh	r2, [r3, #4]
                interface->state         = PARSER_PAYLOAD;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2206      	movs	r2, #6
 8002468:	701a      	strb	r2, [r3, #0]
            break;
 800246a:	e042      	b.n	80024f2 <xsens_mti_parse+0x13e>

        case PARSER_LENGTH_EXTENDED_B1:
            interface->packet.length = byte;
 800246c:	78fb      	ldrb	r3, [r7, #3]
 800246e:	b29a      	uxth	r2, r3
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	809a      	strh	r2, [r3, #4]
            // TODO decode long length packets
            interface->state = PARSER_LENGTH_EXTENDED_B2;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2205      	movs	r2, #5
 8002478:	701a      	strb	r2, [r3, #0]
            break;
 800247a:	e03a      	b.n	80024f2 <xsens_mti_parse+0x13e>

        case PARSER_LENGTH_EXTENDED_B2:
            // TODO decode long length packets
            interface->packet.length &= byte << 8;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	889b      	ldrh	r3, [r3, #4]
 8002480:	b21a      	sxth	r2, r3
 8002482:	78fb      	ldrb	r3, [r7, #3]
 8002484:	021b      	lsls	r3, r3, #8
 8002486:	b21b      	sxth	r3, r3
 8002488:	4013      	ands	r3, r2
 800248a:	b21b      	sxth	r3, r3
 800248c:	b29a      	uxth	r2, r3
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	809a      	strh	r2, [r3, #4]
            interface->state = PARSER_PAYLOAD;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2206      	movs	r2, #6
 8002496:	701a      	strb	r2, [r3, #0]
            break;
 8002498:	e02b      	b.n	80024f2 <xsens_mti_parse+0x13e>

        case PARSER_PAYLOAD:
            interface->packet.payload[interface->payload_pos] = byte;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	f8b3 3806 	ldrh.w	r3, [r3, #2054]	; 0x806
 80024a0:	461a      	mov	r2, r3
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	4413      	add	r3, r2
 80024a6:	78fa      	ldrb	r2, [r7, #3]
 80024a8:	719a      	strb	r2, [r3, #6]
            interface->payload_pos++;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	f8b3 3806 	ldrh.w	r3, [r3, #2054]	; 0x806
 80024b0:	3301      	adds	r3, #1
 80024b2:	b29a      	uxth	r2, r3
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	f8a3 2806 	strh.w	r2, [r3, #2054]	; 0x806

            // Once we've buffered the whole payload,
            // prepare to read the CRC
            if( interface->payload_pos >= interface->packet.length )
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	f8b3 2806 	ldrh.w	r2, [r3, #2054]	; 0x806
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	889b      	ldrh	r3, [r3, #4]
 80024c4:	429a      	cmp	r2, r3
 80024c6:	d313      	bcc.n	80024f0 <xsens_mti_parse+0x13c>
            {
                interface->state = PARSER_CRC;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2207      	movs	r2, #7
 80024cc:	701a      	strb	r2, [r3, #0]
            }
            break;
 80024ce:	e00f      	b.n	80024f0 <xsens_mti_parse+0x13c>

        case PARSER_CRC:
            // Check if CRC is valid
            if( interface->crc == 0x00 )
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	f893 3808 	ldrb.w	r3, [r3, #2056]	; 0x808
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d102      	bne.n	80024e0 <xsens_mti_parse+0x12c>
            {
                // Packet was successfully recieved
                // Run the payload handling function
                xsens_mti_handle_payload( interface );
 80024da:	6878      	ldr	r0, [r7, #4]
 80024dc:	f000 f826 	bl	800252c <xsens_mti_handle_payload>
            else
            {
                // TODO send CRC failed event to user?
            }

            interface->state = PARSER_PREAMBLE;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2200      	movs	r2, #0
 80024e4:	701a      	strb	r2, [r3, #0]
            break;
 80024e6:	e004      	b.n	80024f2 <xsens_mti_parse+0x13e>
            break;
 80024e8:	bf00      	nop
 80024ea:	e002      	b.n	80024f2 <xsens_mti_parse+0x13e>
            break;
 80024ec:	bf00      	nop
 80024ee:	e000      	b.n	80024f2 <xsens_mti_parse+0x13e>
            break;
 80024f0:	bf00      	nop
    }
}
 80024f2:	bf00      	nop
 80024f4:	3708      	adds	r7, #8
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop

080024fc <xsens_mti_reset_parser>:

void xsens_mti_reset_parser( xsens_interface_t *interface )
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b082      	sub	sp, #8
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
    // Clear the parser state and buffers
    memset( &( interface->packet ), 0, sizeof( xsens_packet_buffer_t ) );
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	3302      	adds	r3, #2
 8002508:	f640 0204 	movw	r2, #2052	; 0x804
 800250c:	2100      	movs	r1, #0
 800250e:	4618      	mov	r0, r3
 8002510:	f008 f83e 	bl	800a590 <memset>
    interface->payload_pos = 0;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2200      	movs	r2, #0
 8002518:	f8a3 2806 	strh.w	r2, [r3, #2054]	; 0x806
    interface->crc         = 0;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2200      	movs	r2, #0
 8002520:	f883 2808 	strb.w	r2, [r3, #2056]	; 0x808
}
 8002524:	bf00      	nop
 8002526:	3708      	adds	r7, #8
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}

0800252c <xsens_mti_handle_payload>:

// With a valid packet, process the payload
void xsens_mti_handle_payload( xsens_interface_t *interface )
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b086      	sub	sp, #24
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
    xsens_packet_buffer_t *packet = &( interface->packet );
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	3302      	adds	r3, #2
 8002538:	617b      	str	r3, [r7, #20]

    // Search the inbound handler table for a match
    message_handler_ref_t *handler = xsens_mti_find_inbound_handler_entry( packet->message_id );
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	781b      	ldrb	r3, [r3, #0]
 800253e:	4618      	mov	r0, r3
 8002540:	f000 f832 	bl	80025a8 <xsens_mti_find_inbound_handler_entry>
 8002544:	6138      	str	r0, [r7, #16]

    // If the ID is recognised, call the handler function (if it exists)
    if( handler )
 8002546:	693b      	ldr	r3, [r7, #16]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d00b      	beq.n	8002564 <xsens_mti_handle_payload+0x38>
    {
        callback_payload_t payload_handler_fn = (callback_payload_t)handler->handler_fn;
 800254c:	693b      	ldr	r3, [r7, #16]
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	60fb      	str	r3, [r7, #12]
        if( payload_handler_fn )
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d005      	beq.n	8002564 <xsens_mti_handle_payload+0x38>
        {
            most_recent_interface = interface;    // internally cache the interface for cb access
 8002558:	4a04      	ldr	r2, [pc, #16]	; (800256c <xsens_mti_handle_payload+0x40>)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6013      	str	r3, [r2, #0]
            payload_handler_fn( packet );
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	6978      	ldr	r0, [r7, #20]
 8002562:	4798      	blx	r3
        }
    }
}
 8002564:	bf00      	nop
 8002566:	3718      	adds	r7, #24
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}
 800256c:	200013e8 	.word	0x200013e8

08002570 <xsens_mti_override_id_handler>:

bool xsens_mti_override_id_handler( uint8_t id, callback_payload_t user_fn )
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b084      	sub	sp, #16
 8002574:	af00      	add	r7, sp, #0
 8002576:	4603      	mov	r3, r0
 8002578:	6039      	str	r1, [r7, #0]
 800257a:	71fb      	strb	r3, [r7, #7]
    if( user_fn )
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d00c      	beq.n	800259c <xsens_mti_override_id_handler+0x2c>
    {
        // Find the ID in the inbound handler 'jump table'
        message_handler_ref_t *handler = xsens_mti_find_inbound_handler_entry( id );
 8002582:	79fb      	ldrb	r3, [r7, #7]
 8002584:	4618      	mov	r0, r3
 8002586:	f000 f80f 	bl	80025a8 <xsens_mti_find_inbound_handler_entry>
 800258a:	60f8      	str	r0, [r7, #12]

        if( handler )
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d004      	beq.n	800259c <xsens_mti_override_id_handler+0x2c>
        {
            handler->handler_fn = user_fn;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	683a      	ldr	r2, [r7, #0]
 8002596:	605a      	str	r2, [r3, #4]
            return true;
 8002598:	2301      	movs	r3, #1
 800259a:	e000      	b.n	800259e <xsens_mti_override_id_handler+0x2e>
        }
    }

    return false;
 800259c:	2300      	movs	r3, #0
}
 800259e:	4618      	mov	r0, r3
 80025a0:	3710      	adds	r7, #16
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
	...

080025a8 <xsens_mti_find_inbound_handler_entry>:

message_handler_ref_t *xsens_mti_find_inbound_handler_entry( uint8_t find_id )
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b084      	sub	sp, #16
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	4603      	mov	r3, r0
 80025b0:	71fb      	strb	r3, [r7, #7]
    uint8_t table_length = sizeof( inbound_handler_table ) / sizeof( message_handler_ref_t );
 80025b2:	2322      	movs	r3, #34	; 0x22
 80025b4:	73fb      	strb	r3, [r7, #15]

    return xsens_mti_find_handler_entry(find_id, inbound_handler_table, table_length );
 80025b6:	7bfa      	ldrb	r2, [r7, #15]
 80025b8:	79fb      	ldrb	r3, [r7, #7]
 80025ba:	4904      	ldr	r1, [pc, #16]	; (80025cc <xsens_mti_find_inbound_handler_entry+0x24>)
 80025bc:	4618      	mov	r0, r3
 80025be:	f000 f807 	bl	80025d0 <xsens_mti_find_handler_entry>
 80025c2:	4603      	mov	r3, r0
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	3710      	adds	r7, #16
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	20000000 	.word	0x20000000

080025d0 <xsens_mti_find_handler_entry>:

message_handler_ref_t *xsens_mti_find_handler_entry( uint8_t find_id, message_handler_ref_t *entry_table, uint8_t entry_count )
{
 80025d0:	b480      	push	{r7}
 80025d2:	b085      	sub	sp, #20
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	4603      	mov	r3, r0
 80025d8:	6039      	str	r1, [r7, #0]
 80025da:	71fb      	strb	r3, [r7, #7]
 80025dc:	4613      	mov	r3, r2
 80025de:	71bb      	strb	r3, [r7, #6]
    for( uint8_t i = 0; i < entry_count; i++ )
 80025e0:	2300      	movs	r3, #0
 80025e2:	73fb      	strb	r3, [r7, #15]
 80025e4:	e00f      	b.n	8002606 <xsens_mti_find_handler_entry+0x36>
    {
        if( entry_table[i].id == find_id )
 80025e6:	7bfb      	ldrb	r3, [r7, #15]
 80025e8:	00db      	lsls	r3, r3, #3
 80025ea:	683a      	ldr	r2, [r7, #0]
 80025ec:	4413      	add	r3, r2
 80025ee:	781b      	ldrb	r3, [r3, #0]
 80025f0:	79fa      	ldrb	r2, [r7, #7]
 80025f2:	429a      	cmp	r2, r3
 80025f4:	d104      	bne.n	8002600 <xsens_mti_find_handler_entry+0x30>
        {
            return &entry_table[i];
 80025f6:	7bfb      	ldrb	r3, [r7, #15]
 80025f8:	00db      	lsls	r3, r3, #3
 80025fa:	683a      	ldr	r2, [r7, #0]
 80025fc:	4413      	add	r3, r2
 80025fe:	e007      	b.n	8002610 <xsens_mti_find_handler_entry+0x40>
    for( uint8_t i = 0; i < entry_count; i++ )
 8002600:	7bfb      	ldrb	r3, [r7, #15]
 8002602:	3301      	adds	r3, #1
 8002604:	73fb      	strb	r3, [r7, #15]
 8002606:	7bfa      	ldrb	r2, [r7, #15]
 8002608:	79bb      	ldrb	r3, [r7, #6]
 800260a:	429a      	cmp	r2, r3
 800260c:	d3eb      	bcc.n	80025e6 <xsens_mti_find_handler_entry+0x16>
        }
    }

    return (message_handler_ref_t *)NULL;
 800260e:	2300      	movs	r3, #0
}
 8002610:	4618      	mov	r0, r3
 8002612:	3714      	adds	r7, #20
 8002614:	46bd      	mov	sp, r7
 8002616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261a:	4770      	bx	lr

0800261c <xsens_mti_buffer_crc>:

uint8_t xsens_mti_buffer_crc( uint8_t *buffer, uint16_t size )
{
 800261c:	b480      	push	{r7}
 800261e:	b085      	sub	sp, #20
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
 8002624:	460b      	mov	r3, r1
 8002626:	807b      	strh	r3, [r7, #2]
    uint8_t crc = 0;
 8002628:	2300      	movs	r3, #0
 800262a:	73fb      	strb	r3, [r7, #15]

    for( uint16_t i = 0; i < size; i++ )
 800262c:	2300      	movs	r3, #0
 800262e:	81bb      	strh	r3, [r7, #12]
 8002630:	e009      	b.n	8002646 <xsens_mti_buffer_crc+0x2a>
    {
        crc -= buffer[i];
 8002632:	89bb      	ldrh	r3, [r7, #12]
 8002634:	687a      	ldr	r2, [r7, #4]
 8002636:	4413      	add	r3, r2
 8002638:	781b      	ldrb	r3, [r3, #0]
 800263a:	7bfa      	ldrb	r2, [r7, #15]
 800263c:	1ad3      	subs	r3, r2, r3
 800263e:	73fb      	strb	r3, [r7, #15]
    for( uint16_t i = 0; i < size; i++ )
 8002640:	89bb      	ldrh	r3, [r7, #12]
 8002642:	3301      	adds	r3, #1
 8002644:	81bb      	strh	r3, [r7, #12]
 8002646:	89ba      	ldrh	r2, [r7, #12]
 8002648:	887b      	ldrh	r3, [r7, #2]
 800264a:	429a      	cmp	r2, r3
 800264c:	d3f1      	bcc.n	8002632 <xsens_mti_buffer_crc+0x16>
    }

    return crc;
 800264e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002650:	4618      	mov	r0, r3
 8002652:	3714      	adds	r7, #20
 8002654:	46bd      	mov	sp, r7
 8002656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265a:	4770      	bx	lr

0800265c <xsens_mti_send>:

void xsens_mti_send( xsens_interface_t *interface, xsens_packet_buffer_t *packet )
{
 800265c:	b590      	push	{r4, r7, lr}
 800265e:	f6ad 0d14 	subw	sp, sp, #2068	; 0x814
 8002662:	af00      	add	r7, sp, #0
 8002664:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002668:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 800266c:	6018      	str	r0, [r3, #0]
 800266e:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002672:	f5a3 6301 	sub.w	r3, r3, #2064	; 0x810
 8002676:	6019      	str	r1, [r3, #0]
    if( interface && packet )
 8002678:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 800267c:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	2b00      	cmp	r3, #0
 8002684:	f000 80d4 	beq.w	8002830 <xsens_mti_send+0x1d4>
 8002688:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 800268c:	f5a3 6301 	sub.w	r3, r3, #2064	; 0x810
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	2b00      	cmp	r3, #0
 8002694:	f000 80cc 	beq.w	8002830 <xsens_mti_send+0x1d4>
    {
        uint8_t buffer[2048] = { 0 };
 8002698:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 800269c:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 80026a0:	2200      	movs	r2, #0
 80026a2:	601a      	str	r2, [r3, #0]
 80026a4:	3304      	adds	r3, #4
 80026a6:	f240 72fc 	movw	r2, #2044	; 0x7fc
 80026aa:	2100      	movs	r1, #0
 80026ac:	4618      	mov	r0, r3
 80026ae:	f007 ff6f 	bl	800a590 <memset>
        uint16_t buffer_pos = 0;
 80026b2:	2300      	movs	r3, #0
 80026b4:	f8a7 380e 	strh.w	r3, [r7, #2062]	; 0x80e
        uint8_t crc = 0;
 80026b8:	2300      	movs	r3, #0
 80026ba:	f887 380d 	strb.w	r3, [r7, #2061]	; 0x80d

        // Preamble
        buffer[buffer_pos++] = PREAMBLE_BYTE;
 80026be:	f8b7 380e 	ldrh.w	r3, [r7, #2062]	; 0x80e
 80026c2:	1c5a      	adds	r2, r3, #1
 80026c4:	f8a7 280e 	strh.w	r2, [r7, #2062]	; 0x80e
 80026c8:	461a      	mov	r2, r3
 80026ca:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80026ce:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 80026d2:	21fa      	movs	r1, #250	; 0xfa
 80026d4:	5499      	strb	r1, [r3, r2]

        // Device Address
        buffer[buffer_pos++] = ADDRESS_BYTE;
 80026d6:	f8b7 380e 	ldrh.w	r3, [r7, #2062]	; 0x80e
 80026da:	1c5a      	adds	r2, r3, #1
 80026dc:	f8a7 280e 	strh.w	r2, [r7, #2062]	; 0x80e
 80026e0:	461a      	mov	r2, r3
 80026e2:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80026e6:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 80026ea:	21ff      	movs	r1, #255	; 0xff
 80026ec:	5499      	strb	r1, [r3, r2]

        // Message ID
        buffer[buffer_pos++] = packet->message_id;
 80026ee:	f8b7 380e 	ldrh.w	r3, [r7, #2062]	; 0x80e
 80026f2:	1c5a      	adds	r2, r3, #1
 80026f4:	f8a7 280e 	strh.w	r2, [r7, #2062]	; 0x80e
 80026f8:	461a      	mov	r2, r3
 80026fa:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80026fe:	f5a3 6301 	sub.w	r3, r3, #2064	; 0x810
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	7819      	ldrb	r1, [r3, #0]
 8002706:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 800270a:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 800270e:	5499      	strb	r1, [r3, r2]

        // Payload Length
        if( packet->length < 0xFF )
 8002710:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002714:	f5a3 6301 	sub.w	r3, r3, #2064	; 0x810
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	885b      	ldrh	r3, [r3, #2]
 800271c:	2bfe      	cmp	r3, #254	; 0xfe
 800271e:	d812      	bhi.n	8002746 <xsens_mti_send+0xea>
        {
            buffer[buffer_pos++] = packet->length;
 8002720:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002724:	f5a3 6301 	sub.w	r3, r3, #2064	; 0x810
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	8859      	ldrh	r1, [r3, #2]
 800272c:	f8b7 380e 	ldrh.w	r3, [r7, #2062]	; 0x80e
 8002730:	1c5a      	adds	r2, r3, #1
 8002732:	f8a7 280e 	strh.w	r2, [r7, #2062]	; 0x80e
 8002736:	461a      	mov	r2, r3
 8002738:	b2c9      	uxtb	r1, r1
 800273a:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 800273e:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 8002742:	5499      	strb	r1, [r3, r2]
 8002744:	e01e      	b.n	8002784 <xsens_mti_send+0x128>
        }
        else
        {
            // Extended packet handling sets the normal length byte to 255,
            // followed by two bytes of payload data
            buffer[buffer_pos++] = 0xFF;
 8002746:	f8b7 380e 	ldrh.w	r3, [r7, #2062]	; 0x80e
 800274a:	1c5a      	adds	r2, r3, #1
 800274c:	f8a7 280e 	strh.w	r2, [r7, #2062]	; 0x80e
 8002750:	461a      	mov	r2, r3
 8002752:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002756:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 800275a:	21ff      	movs	r1, #255	; 0xff
 800275c:	5499      	strb	r1, [r3, r2]

            memcpy( &buffer[buffer_pos], &packet->length, 2 );
 800275e:	f8b7 380e 	ldrh.w	r3, [r7, #2062]	; 0x80e
 8002762:	f107 020c 	add.w	r2, r7, #12
 8002766:	4413      	add	r3, r2
 8002768:	f507 6201 	add.w	r2, r7, #2064	; 0x810
 800276c:	f5a2 6201 	sub.w	r2, r2, #2064	; 0x810
 8002770:	6812      	ldr	r2, [r2, #0]
 8002772:	3202      	adds	r2, #2
 8002774:	8812      	ldrh	r2, [r2, #0]
 8002776:	b292      	uxth	r2, r2
 8002778:	801a      	strh	r2, [r3, #0]
            buffer_pos += 2;
 800277a:	f8b7 380e 	ldrh.w	r3, [r7, #2062]	; 0x80e
 800277e:	3302      	adds	r3, #2
 8002780:	f8a7 380e 	strh.w	r3, [r7, #2062]	; 0x80e
        }

        // Payload Data
        if( packet->length != 0 )
 8002784:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002788:	f5a3 6301 	sub.w	r3, r3, #2064	; 0x810
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	885b      	ldrh	r3, [r3, #2]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d01e      	beq.n	80027d2 <xsens_mti_send+0x176>
        {
            memcpy( &buffer[buffer_pos], (uint8_t *)packet->payload, packet->length );
 8002794:	f8b7 380e 	ldrh.w	r3, [r7, #2062]	; 0x80e
 8002798:	f107 020c 	add.w	r2, r7, #12
 800279c:	18d0      	adds	r0, r2, r3
 800279e:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80027a2:	f5a3 6301 	sub.w	r3, r3, #2064	; 0x810
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	1d19      	adds	r1, r3, #4
 80027aa:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80027ae:	f5a3 6301 	sub.w	r3, r3, #2064	; 0x810
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	885b      	ldrh	r3, [r3, #2]
 80027b6:	461a      	mov	r2, r3
 80027b8:	f007 ff68 	bl	800a68c <memcpy>
            buffer_pos += packet->length;
 80027bc:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80027c0:	f5a3 6301 	sub.w	r3, r3, #2064	; 0x810
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	885a      	ldrh	r2, [r3, #2]
 80027c8:	f8b7 380e 	ldrh.w	r3, [r7, #2062]	; 0x80e
 80027cc:	4413      	add	r3, r2
 80027ce:	f8a7 380e 	strh.w	r3, [r7, #2062]	; 0x80e
        }

        // Calculate the CRC of the packet, exluding the preamble
        buffer[buffer_pos] = xsens_mti_buffer_crc( &buffer[1], buffer_pos-1 );
 80027d2:	f8b7 380e 	ldrh.w	r3, [r7, #2062]	; 0x80e
 80027d6:	3b01      	subs	r3, #1
 80027d8:	b29a      	uxth	r2, r3
 80027da:	f8b7 480e 	ldrh.w	r4, [r7, #2062]	; 0x80e
 80027de:	f107 030c 	add.w	r3, r7, #12
 80027e2:	3301      	adds	r3, #1
 80027e4:	4611      	mov	r1, r2
 80027e6:	4618      	mov	r0, r3
 80027e8:	f7ff ff18 	bl	800261c <xsens_mti_buffer_crc>
 80027ec:	4603      	mov	r3, r0
 80027ee:	461a      	mov	r2, r3
 80027f0:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80027f4:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 80027f8:	551a      	strb	r2, [r3, r4]
        buffer_pos += 1;
 80027fa:	f8b7 380e 	ldrh.w	r3, [r7, #2062]	; 0x80e
 80027fe:	3301      	adds	r3, #1
 8002800:	f8a7 380e 	strh.w	r3, [r7, #2062]	; 0x80e

        // Pass the buffer to the user so they can send to hardware
        if( interface->output_cb )
 8002804:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002808:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f8d3 3810 	ldr.w	r3, [r3, #2064]	; 0x810
 8002812:	2b00      	cmp	r3, #0
 8002814:	d00c      	beq.n	8002830 <xsens_mti_send+0x1d4>
        {
            interface->output_cb( buffer, buffer_pos );
 8002816:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 800281a:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f8d3 3810 	ldr.w	r3, [r3, #2064]	; 0x810
 8002824:	f8b7 180e 	ldrh.w	r1, [r7, #2062]	; 0x80e
 8002828:	f107 020c 	add.w	r2, r7, #12
 800282c:	4610      	mov	r0, r2
 800282e:	4798      	blx	r3
        }
    }
}
 8002830:	bf00      	nop
 8002832:	f607 0714 	addw	r7, r7, #2068	; 0x814
 8002836:	46bd      	mov	sp, r7
 8002838:	bd90      	pop	{r4, r7, pc}

0800283a <xsens_mti_request>:

void xsens_mti_request( xsens_interface_t *interface, uint8_t id )
{
 800283a:	b580      	push	{r7, lr}
 800283c:	f5ad 6d01 	sub.w	sp, sp, #2064	; 0x810
 8002840:	af00      	add	r7, sp, #0
 8002842:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002846:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 800284a:	6018      	str	r0, [r3, #0]
 800284c:	460a      	mov	r2, r1
 800284e:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002852:	f6a3 030d 	subw	r3, r3, #2061	; 0x80d
 8002856:	701a      	strb	r2, [r3, #0]
    xsens_packet_buffer_t packet = { 0 };
 8002858:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 800285c:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 8002860:	4618      	mov	r0, r3
 8002862:	f640 0304 	movw	r3, #2052	; 0x804
 8002866:	461a      	mov	r2, r3
 8002868:	2100      	movs	r1, #0
 800286a:	f007 fe91 	bl	800a590 <memset>

    packet.message_id = id;
 800286e:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002872:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 8002876:	f507 6201 	add.w	r2, r7, #2064	; 0x810
 800287a:	f6a2 020d 	subw	r2, r2, #2061	; 0x80d
 800287e:	7812      	ldrb	r2, [r2, #0]
 8002880:	701a      	strb	r2, [r3, #0]
    packet.length = 0;
 8002882:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002886:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 800288a:	2200      	movs	r2, #0
 800288c:	805a      	strh	r2, [r3, #2]
    packet.payload[0] = 0;
 800288e:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002892:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 8002896:	2200      	movs	r2, #0
 8002898:	711a      	strb	r2, [r3, #4]

    xsens_mti_send( interface, &packet );
 800289a:	f107 020c 	add.w	r2, r7, #12
 800289e:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80028a2:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 80028a6:	4611      	mov	r1, r2
 80028a8:	6818      	ldr	r0, [r3, #0]
 80028aa:	f7ff fed7 	bl	800265c <xsens_mti_send>
}
 80028ae:	bf00      	nop
 80028b0:	f507 6701 	add.w	r7, r7, #2064	; 0x810
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}

080028b8 <xsens_mti_reset_orientation>:
    xsens_mti_send( interface, &packet );
}


void xsens_mti_reset_orientation( xsens_interface_t *interface, XsensOrientationSetting_t code )
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	f5ad 6d01 	sub.w	sp, sp, #2064	; 0x810
 80028be:	af00      	add	r7, sp, #0
 80028c0:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80028c4:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 80028c8:	6018      	str	r0, [r3, #0]
 80028ca:	460a      	mov	r2, r1
 80028cc:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80028d0:	f6a3 030d 	subw	r3, r3, #2061	; 0x80d
 80028d4:	701a      	strb	r2, [r3, #0]
    xsens_packet_buffer_t packet = { 0 };
 80028d6:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80028da:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 80028de:	4618      	mov	r0, r3
 80028e0:	f640 0304 	movw	r3, #2052	; 0x804
 80028e4:	461a      	mov	r2, r3
 80028e6:	2100      	movs	r1, #0
 80028e8:	f007 fe52 	bl	800a590 <memset>
    
    packet.message_id = MT_RESETORIENTATION;
 80028ec:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80028f0:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 80028f4:	22a4      	movs	r2, #164	; 0xa4
 80028f6:	701a      	strb	r2, [r3, #0]
    packet.length = 2;
 80028f8:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80028fc:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 8002900:	2202      	movs	r2, #2
 8002902:	805a      	strh	r2, [r3, #2]
    packet.payload[0] = 0x00;
 8002904:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002908:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 800290c:	2200      	movs	r2, #0
 800290e:	711a      	strb	r2, [r3, #4]
    packet.payload[1] = code;
 8002910:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002914:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 8002918:	f507 6201 	add.w	r2, r7, #2064	; 0x810
 800291c:	f6a2 020d 	subw	r2, r2, #2061	; 0x80d
 8002920:	7812      	ldrb	r2, [r2, #0]
 8002922:	715a      	strb	r2, [r3, #5]

    xsens_mti_send( interface, &packet );
 8002924:	f107 020c 	add.w	r2, r7, #12
 8002928:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 800292c:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 8002930:	4611      	mov	r1, r2
 8002932:	6818      	ldr	r0, [r3, #0]
 8002934:	f7ff fe92 	bl	800265c <xsens_mti_send>
}
 8002938:	bf00      	nop
 800293a:	f507 6701 	add.w	r7, r7, #2064	; 0x810
 800293e:	46bd      	mov	sp, r7
 8002940:	bd80      	pop	{r7, pc}

08002942 <xsens_mti_set_configuration>:

void xsens_mti_set_configuration( xsens_interface_t *interface, XsensFrequencyConfig_t config[], uint8_t num_config )
{
 8002942:	b580      	push	{r7, lr}
 8002944:	f6ad 0d18 	subw	sp, sp, #2072	; 0x818
 8002948:	af00      	add	r7, sp, #0
 800294a:	f607 0318 	addw	r3, r7, #2072	; 0x818
 800294e:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 8002952:	6018      	str	r0, [r3, #0]
 8002954:	f607 0318 	addw	r3, r7, #2072	; 0x818
 8002958:	f5a3 6301 	sub.w	r3, r3, #2064	; 0x810
 800295c:	6019      	str	r1, [r3, #0]
 800295e:	f607 0318 	addw	r3, r7, #2072	; 0x818
 8002962:	f6a3 0311 	subw	r3, r3, #2065	; 0x811
 8002966:	701a      	strb	r2, [r3, #0]
    // No more than 32 values can be configured
    if( interface && config && num_config && num_config <= 32 )
 8002968:	f607 0318 	addw	r3, r7, #2072	; 0x818
 800296c:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d074      	beq.n	8002a60 <xsens_mti_set_configuration+0x11e>
 8002976:	f607 0318 	addw	r3, r7, #2072	; 0x818
 800297a:	f5a3 6301 	sub.w	r3, r3, #2064	; 0x810
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d06d      	beq.n	8002a60 <xsens_mti_set_configuration+0x11e>
 8002984:	f607 0318 	addw	r3, r7, #2072	; 0x818
 8002988:	f6a3 0311 	subw	r3, r3, #2065	; 0x811
 800298c:	781b      	ldrb	r3, [r3, #0]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d066      	beq.n	8002a60 <xsens_mti_set_configuration+0x11e>
 8002992:	f607 0318 	addw	r3, r7, #2072	; 0x818
 8002996:	f6a3 0311 	subw	r3, r3, #2065	; 0x811
 800299a:	781b      	ldrb	r3, [r3, #0]
 800299c:	2b20      	cmp	r3, #32
 800299e:	d85f      	bhi.n	8002a60 <xsens_mti_set_configuration+0x11e>
    {
        xsens_packet_buffer_t packet = { 0 };
 80029a0:	f607 0318 	addw	r3, r7, #2072	; 0x818
 80029a4:	f6a3 0308 	subw	r3, r3, #2056	; 0x808
 80029a8:	4618      	mov	r0, r3
 80029aa:	f640 0304 	movw	r3, #2052	; 0x804
 80029ae:	461a      	mov	r2, r3
 80029b0:	2100      	movs	r1, #0
 80029b2:	f007 fded 	bl	800a590 <memset>
        packet.message_id = MT_SETOUTPUTCONFIGURATION;
 80029b6:	f607 0318 	addw	r3, r7, #2072	; 0x818
 80029ba:	f6a3 0308 	subw	r3, r3, #2056	; 0x808
 80029be:	22c0      	movs	r2, #192	; 0xc0
 80029c0:	701a      	strb	r2, [r3, #0]

        // Form a big-endian MData2 style 'packet' for each field
        //  2 bytes for ID
        //  2 bytes for frequency
        for( uint8_t i = 0; i <= num_config; i++ )
 80029c2:	2300      	movs	r3, #0
 80029c4:	f887 3817 	strb.w	r3, [r7, #2071]	; 0x817
 80029c8:	e037      	b.n	8002a3a <xsens_mti_set_configuration+0xf8>
        {
            uint8_t buff_pos = i * 4;
 80029ca:	f897 3817 	ldrb.w	r3, [r7, #2071]	; 0x817
 80029ce:	009b      	lsls	r3, r3, #2
 80029d0:	f887 3816 	strb.w	r3, [r7, #2070]	; 0x816
            
            // LE to BE conversion directly into the output buffer...
            xsens_swap_endian_u16( &packet.payload[buff_pos],   (uint8_t*)&config[i].id );
 80029d4:	f897 3816 	ldrb.w	r3, [r7, #2070]	; 0x816
 80029d8:	f107 0210 	add.w	r2, r7, #16
 80029dc:	4413      	add	r3, r2
 80029de:	1d18      	adds	r0, r3, #4
 80029e0:	f897 3817 	ldrb.w	r3, [r7, #2071]	; 0x817
 80029e4:	009b      	lsls	r3, r3, #2
 80029e6:	f607 0218 	addw	r2, r7, #2072	; 0x818
 80029ea:	f5a2 6201 	sub.w	r2, r2, #2064	; 0x810
 80029ee:	6812      	ldr	r2, [r2, #0]
 80029f0:	4413      	add	r3, r2
 80029f2:	4619      	mov	r1, r3
 80029f4:	f000 f8d0 	bl	8002b98 <xsens_swap_endian_u16>
            xsens_swap_endian_u16( &packet.payload[buff_pos+2], (uint8_t*)&config[i].frequency );
 80029f8:	f897 3816 	ldrb.w	r3, [r7, #2070]	; 0x816
 80029fc:	3302      	adds	r3, #2
 80029fe:	f107 0210 	add.w	r2, r7, #16
 8002a02:	4413      	add	r3, r2
 8002a04:	1d18      	adds	r0, r3, #4
 8002a06:	f897 3817 	ldrb.w	r3, [r7, #2071]	; 0x817
 8002a0a:	009b      	lsls	r3, r3, #2
 8002a0c:	f607 0218 	addw	r2, r7, #2072	; 0x818
 8002a10:	f5a2 6201 	sub.w	r2, r2, #2064	; 0x810
 8002a14:	6812      	ldr	r2, [r2, #0]
 8002a16:	4413      	add	r3, r2
 8002a18:	3302      	adds	r3, #2
 8002a1a:	4619      	mov	r1, r3
 8002a1c:	f000 f8bc 	bl	8002b98 <xsens_swap_endian_u16>
            packet.length = buff_pos;
 8002a20:	f897 3816 	ldrb.w	r3, [r7, #2070]	; 0x816
 8002a24:	b29a      	uxth	r2, r3
 8002a26:	f607 0318 	addw	r3, r7, #2072	; 0x818
 8002a2a:	f6a3 0308 	subw	r3, r3, #2056	; 0x808
 8002a2e:	805a      	strh	r2, [r3, #2]
        for( uint8_t i = 0; i <= num_config; i++ )
 8002a30:	f897 3817 	ldrb.w	r3, [r7, #2071]	; 0x817
 8002a34:	3301      	adds	r3, #1
 8002a36:	f887 3817 	strb.w	r3, [r7, #2071]	; 0x817
 8002a3a:	f607 0318 	addw	r3, r7, #2072	; 0x818
 8002a3e:	f6a3 0311 	subw	r3, r3, #2065	; 0x811
 8002a42:	f897 2817 	ldrb.w	r2, [r7, #2071]	; 0x817
 8002a46:	781b      	ldrb	r3, [r3, #0]
 8002a48:	429a      	cmp	r2, r3
 8002a4a:	d9be      	bls.n	80029ca <xsens_mti_set_configuration+0x88>
        }

        // TODO: refactor as a MDATA2 output problem once generation fns are implemented?
        xsens_mti_send( interface, &packet );
 8002a4c:	f107 0210 	add.w	r2, r7, #16
 8002a50:	f607 0318 	addw	r3, r7, #2072	; 0x818
 8002a54:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 8002a58:	4611      	mov	r1, r2
 8002a5a:	6818      	ldr	r0, [r3, #0]
 8002a5c:	f7ff fdfe 	bl	800265c <xsens_mti_send>
    }
}
 8002a60:	bf00      	nop
 8002a62:	f607 0718 	addw	r7, r7, #2072	; 0x818
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}
	...

08002a6c <xsens_internal_handle_device_id>:



void xsens_internal_handle_device_id( xsens_packet_buffer_t *packet )
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b0ae      	sub	sp, #184	; 0xb8
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
    XsensEventData_t value = { 0 };
 8002a74:	f107 0308 	add.w	r3, r7, #8
 8002a78:	22b0      	movs	r2, #176	; 0xb0
 8002a7a:	2100      	movs	r1, #0
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	f007 fd87 	bl	800a590 <memset>

    if( packet->length == 4 )    // MTi 1, 10, 100
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	885b      	ldrh	r3, [r3, #2]
 8002a86:	2b04      	cmp	r3, #4
 8002a88:	d109      	bne.n	8002a9e <xsens_internal_handle_device_id+0x32>
    {
        value.type    = XSENS_EVT_TYPE_U32;
 8002a8a:	2303      	movs	r3, #3
 8002a8c:	723b      	strb	r3, [r7, #8]
        value.data.u4 = xsens_coalesce_32BE_32LE( &packet->payload[0] );
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	3304      	adds	r3, #4
 8002a92:	4618      	mov	r0, r3
 8002a94:	f000 f8db 	bl	8002c4e <xsens_coalesce_32BE_32LE>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	673b      	str	r3, [r7, #112]	; 0x70
 8002a9c:	e00c      	b.n	8002ab8 <xsens_internal_handle_device_id+0x4c>
    }
    else if( packet->length == 8 )    // MTi-600
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	885b      	ldrh	r3, [r3, #2]
 8002aa2:	2b08      	cmp	r3, #8
 8002aa4:	d108      	bne.n	8002ab8 <xsens_internal_handle_device_id+0x4c>
    {
        // TODO: untested 8-byte device ID
        value.type    = XSENS_EVT_TYPE_U32;
 8002aa6:	2303      	movs	r3, #3
 8002aa8:	723b      	strb	r3, [r7, #8]
        value.data.u4 = xsens_coalesce_32BE_32LE( &packet->payload[4] );
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	3308      	adds	r3, #8
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f000 f8cd 	bl	8002c4e <xsens_coalesce_32BE_32LE>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	673b      	str	r3, [r7, #112]	; 0x70
    }

    if( most_recent_interface->event_cb )
 8002ab8:	4b09      	ldr	r3, [pc, #36]	; (8002ae0 <xsens_internal_handle_device_id+0x74>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d008      	beq.n	8002ad6 <xsens_internal_handle_device_id+0x6a>
    {
        most_recent_interface->event_cb( XSENS_EVT_DEVICE_ID, &value );
 8002ac4:	4b06      	ldr	r3, [pc, #24]	; (8002ae0 <xsens_internal_handle_device_id+0x74>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 8002acc:	f107 0208 	add.w	r2, r7, #8
 8002ad0:	4611      	mov	r1, r2
 8002ad2:	2016      	movs	r0, #22
 8002ad4:	4798      	blx	r3
    }
}
 8002ad6:	bf00      	nop
 8002ad8:	37b8      	adds	r7, #184	; 0xb8
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	200013e8 	.word	0x200013e8

08002ae4 <xsens_internal_handle_product_code>:

void xsens_internal_handle_product_code( xsens_packet_buffer_t *packet )
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b083      	sub	sp, #12
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
    // ASCII formatted code max 20 bytes
    // TODO: handle product code
}
 8002aec:	bf00      	nop
 8002aee:	370c      	adds	r7, #12
 8002af0:	46bd      	mov	sp, r7
 8002af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af6:	4770      	bx	lr

08002af8 <xsens_internal_handle_hardware_version>:

void xsens_internal_handle_hardware_version( xsens_packet_buffer_t *packet )
{
 8002af8:	b480      	push	{r7}
 8002afa:	b083      	sub	sp, #12
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
    // TODO: handle product code

    //    uint8_t hw_version[2];
    //    uint16_t *hw_ptr = (uint16_t *)&hw_version;
    //    hw_ptr           = xsens_coalesce_16BE_16LE( &packet->payload[0] );
}
 8002b00:	bf00      	nop
 8002b02:	370c      	adds	r7, #12
 8002b04:	46bd      	mov	sp, r7
 8002b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0a:	4770      	bx	lr

08002b0c <xsens_internal_handle_firmware_version>:

void xsens_internal_handle_firmware_version( xsens_packet_buffer_t *packet )
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b086      	sub	sp, #24
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
    // TODO: handle firmware version

    uint8_t  major    = packet->payload[0];
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	791b      	ldrb	r3, [r3, #4]
 8002b18:	75fb      	strb	r3, [r7, #23]
    uint8_t  minor    = packet->payload[1];
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	795b      	ldrb	r3, [r3, #5]
 8002b1e:	75bb      	strb	r3, [r7, #22]
    uint8_t  revision = packet->payload[2];
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	799b      	ldrb	r3, [r3, #6]
 8002b24:	757b      	strb	r3, [r7, #21]
    uint32_t build    = xsens_coalesce_32BE_32LE( &packet->payload[3] );
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	3307      	adds	r3, #7
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f000 f88f 	bl	8002c4e <xsens_coalesce_32BE_32LE>
 8002b30:	6138      	str	r0, [r7, #16]
    uint32_t scm      = xsens_coalesce_32BE_32LE( &packet->payload[7] );
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	330b      	adds	r3, #11
 8002b36:	4618      	mov	r0, r3
 8002b38:	f000 f889 	bl	8002c4e <xsens_coalesce_32BE_32LE>
 8002b3c:	60f8      	str	r0, [r7, #12]
}
 8002b3e:	bf00      	nop
 8002b40:	3718      	adds	r7, #24
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}

08002b46 <xsens_internal_handle_selftest_results>:

void xsens_internal_handle_selftest_results( xsens_packet_buffer_t *packet )
{
 8002b46:	b480      	push	{r7}
 8002b48:	b083      	sub	sp, #12
 8002b4a:	af00      	add	r7, sp, #0
 8002b4c:	6078      	str	r0, [r7, #4]
    // TODO: handle selftest results
}
 8002b4e:	bf00      	nop
 8002b50:	370c      	adds	r7, #12
 8002b52:	46bd      	mov	sp, r7
 8002b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b58:	4770      	bx	lr

08002b5a <xsens_internal_handle_error>:

void xsens_internal_handle_error( xsens_packet_buffer_t *packet )
{
 8002b5a:	b480      	push	{r7}
 8002b5c:	b085      	sub	sp, #20
 8002b5e:	af00      	add	r7, sp, #0
 8002b60:	6078      	str	r0, [r7, #4]
    uint8_t error_code = packet->payload[0];
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	791b      	ldrb	r3, [r3, #4]
 8002b66:	73fb      	strb	r3, [r7, #15]

        default:
            break;
    }
     */
}
 8002b68:	bf00      	nop
 8002b6a:	3714      	adds	r7, #20
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b72:	4770      	bx	lr

08002b74 <xsens_internal_handle_mdata2>:

void xsens_internal_handle_mdata2( xsens_packet_buffer_t *packet )
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b082      	sub	sp, #8
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
    // MData2 packets contain 1 to n smaller packets
    // with variable length fields, see xsens_mdata2.c/.h
    xsens_mdata2_process( packet, most_recent_interface->event_cb );
 8002b7c:	4b05      	ldr	r3, [pc, #20]	; (8002b94 <xsens_internal_handle_mdata2+0x20>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 8002b84:	4619      	mov	r1, r3
 8002b86:	6878      	ldr	r0, [r7, #4]
 8002b88:	f7fe fff6 	bl	8001b78 <xsens_mdata2_process>
}
 8002b8c:	bf00      	nop
 8002b8e:	3708      	adds	r7, #8
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}
 8002b94:	200013e8 	.word	0x200013e8

08002b98 <xsens_swap_endian_u16>:
#include "IMU_rel/xsens_utility.h"
#include "math.h"
#include "stdlib.h"

void xsens_swap_endian_u16( uint8_t *dest, uint8_t *source )
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b083      	sub	sp, #12
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
 8002ba0:	6039      	str	r1, [r7, #0]
    dest[1] = source[0];
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	3301      	adds	r3, #1
 8002ba6:	683a      	ldr	r2, [r7, #0]
 8002ba8:	7812      	ldrb	r2, [r2, #0]
 8002baa:	701a      	strb	r2, [r3, #0]
    dest[0] = source[1];
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	785a      	ldrb	r2, [r3, #1]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	701a      	strb	r2, [r3, #0]
}
 8002bb4:	bf00      	nop
 8002bb6:	370c      	adds	r7, #12
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbe:	4770      	bx	lr

08002bc0 <xsens_swap_endian_u64>:
    dest[1] = source[2];
    dest[0] = source[3];
}

void xsens_swap_endian_u64( uint8_t *dest, uint8_t *source )
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b083      	sub	sp, #12
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
 8002bc8:	6039      	str	r1, [r7, #0]
    dest[7] = source[0];
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	3307      	adds	r3, #7
 8002bce:	683a      	ldr	r2, [r7, #0]
 8002bd0:	7812      	ldrb	r2, [r2, #0]
 8002bd2:	701a      	strb	r2, [r3, #0]
    dest[6] = source[1];
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	3306      	adds	r3, #6
 8002bd8:	683a      	ldr	r2, [r7, #0]
 8002bda:	7852      	ldrb	r2, [r2, #1]
 8002bdc:	701a      	strb	r2, [r3, #0]
    dest[5] = source[2];
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	3305      	adds	r3, #5
 8002be2:	683a      	ldr	r2, [r7, #0]
 8002be4:	7892      	ldrb	r2, [r2, #2]
 8002be6:	701a      	strb	r2, [r3, #0]
    dest[4] = source[3];
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	3304      	adds	r3, #4
 8002bec:	683a      	ldr	r2, [r7, #0]
 8002bee:	78d2      	ldrb	r2, [r2, #3]
 8002bf0:	701a      	strb	r2, [r3, #0]
    dest[3] = source[4];
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	3303      	adds	r3, #3
 8002bf6:	683a      	ldr	r2, [r7, #0]
 8002bf8:	7912      	ldrb	r2, [r2, #4]
 8002bfa:	701a      	strb	r2, [r3, #0]
    dest[2] = source[5];
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	3302      	adds	r3, #2
 8002c00:	683a      	ldr	r2, [r7, #0]
 8002c02:	7952      	ldrb	r2, [r2, #5]
 8002c04:	701a      	strb	r2, [r3, #0]
    dest[1] = source[6];
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	3301      	adds	r3, #1
 8002c0a:	683a      	ldr	r2, [r7, #0]
 8002c0c:	7992      	ldrb	r2, [r2, #6]
 8002c0e:	701a      	strb	r2, [r3, #0]
    dest[0] = source[7];
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	79da      	ldrb	r2, [r3, #7]
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	701a      	strb	r2, [r3, #0]
}
 8002c18:	bf00      	nop
 8002c1a:	370c      	adds	r7, #12
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c22:	4770      	bx	lr

08002c24 <xsens_coalesce_16BE_16LE>:

uint16_t xsens_coalesce_16BE_16LE( uint8_t *source )
{
 8002c24:	b480      	push	{r7}
 8002c26:	b083      	sub	sp, #12
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
    return ( source[1] << 0 | source[0] << 8 );
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	3301      	adds	r3, #1
 8002c30:	781b      	ldrb	r3, [r3, #0]
 8002c32:	b21a      	sxth	r2, r3
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	781b      	ldrb	r3, [r3, #0]
 8002c38:	021b      	lsls	r3, r3, #8
 8002c3a:	b21b      	sxth	r3, r3
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	b21b      	sxth	r3, r3
 8002c40:	b29b      	uxth	r3, r3
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	370c      	adds	r7, #12
 8002c46:	46bd      	mov	sp, r7
 8002c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4c:	4770      	bx	lr

08002c4e <xsens_coalesce_32BE_32LE>:

uint32_t xsens_coalesce_32BE_32LE( uint8_t *source )
{
 8002c4e:	b480      	push	{r7}
 8002c50:	b083      	sub	sp, #12
 8002c52:	af00      	add	r7, sp, #0
 8002c54:	6078      	str	r0, [r7, #4]
    return ( ( source[3] << 0 )
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	3303      	adds	r3, #3
 8002c5a:	781b      	ldrb	r3, [r3, #0]
 8002c5c:	461a      	mov	r2, r3
             | ( source[2] << 8 )
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	3302      	adds	r3, #2
 8002c62:	781b      	ldrb	r3, [r3, #0]
 8002c64:	021b      	lsls	r3, r3, #8
 8002c66:	431a      	orrs	r2, r3
             | ( source[1] << 16 )
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	3301      	adds	r3, #1
 8002c6c:	781b      	ldrb	r3, [r3, #0]
 8002c6e:	041b      	lsls	r3, r3, #16
 8002c70:	431a      	orrs	r2, r3
             | ( source[0] << 24 ) );
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	781b      	ldrb	r3, [r3, #0]
 8002c76:	061b      	lsls	r3, r3, #24
 8002c78:	4313      	orrs	r3, r2
}
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	370c      	adds	r7, #12
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c84:	4770      	bx	lr

08002c86 <xsens_coalesce_32BE_F32LE>:

float xsens_coalesce_32BE_F32LE( uint8_t *source )
{
 8002c86:	b480      	push	{r7}
 8002c88:	b085      	sub	sp, #20
 8002c8a:	af00      	add	r7, sp, #0
 8002c8c:	6078      	str	r0, [r7, #4]
    float    f;
    uint8_t *f_ptr = (uint8_t *)&f;
 8002c8e:	f107 0308 	add.w	r3, r7, #8
 8002c92:	60fb      	str	r3, [r7, #12]

    f_ptr[3] = source[0];
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	3303      	adds	r3, #3
 8002c98:	687a      	ldr	r2, [r7, #4]
 8002c9a:	7812      	ldrb	r2, [r2, #0]
 8002c9c:	701a      	strb	r2, [r3, #0]
    f_ptr[2] = source[1];
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	3302      	adds	r3, #2
 8002ca2:	687a      	ldr	r2, [r7, #4]
 8002ca4:	7852      	ldrb	r2, [r2, #1]
 8002ca6:	701a      	strb	r2, [r3, #0]
    f_ptr[1] = source[2];
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	3301      	adds	r3, #1
 8002cac:	687a      	ldr	r2, [r7, #4]
 8002cae:	7892      	ldrb	r2, [r2, #2]
 8002cb0:	701a      	strb	r2, [r3, #0]
    f_ptr[0] = source[3];
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	78da      	ldrb	r2, [r3, #3]
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	701a      	strb	r2, [r3, #0]

    return f;
 8002cba:	68bb      	ldr	r3, [r7, #8]
 8002cbc:	ee07 3a90 	vmov	s15, r3
}
 8002cc0:	eeb0 0a67 	vmov.f32	s0, s15
 8002cc4:	3714      	adds	r7, #20
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ccc:	4770      	bx	lr

08002cce <xsens_coalesce_48BE_48LE>:

// As per manual, big-endian 32-bit first, then BE 16-bit part i.e [b3, b2, b1, b0, b5, b4]
void xsens_coalesce_48BE_48LE( uint8_t *dest, uint8_t *source )
{
 8002cce:	b480      	push	{r7}
 8002cd0:	b083      	sub	sp, #12
 8002cd2:	af00      	add	r7, sp, #0
 8002cd4:	6078      	str	r0, [r7, #4]
 8002cd6:	6039      	str	r1, [r7, #0]
    dest[0] = source[3];
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	78da      	ldrb	r2, [r3, #3]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	701a      	strb	r2, [r3, #0]
    dest[1] = source[2];
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	3301      	adds	r3, #1
 8002ce4:	683a      	ldr	r2, [r7, #0]
 8002ce6:	7892      	ldrb	r2, [r2, #2]
 8002ce8:	701a      	strb	r2, [r3, #0]
    dest[2] = source[1];
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	3302      	adds	r3, #2
 8002cee:	683a      	ldr	r2, [r7, #0]
 8002cf0:	7852      	ldrb	r2, [r2, #1]
 8002cf2:	701a      	strb	r2, [r3, #0]
    dest[3] = source[0];
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	3303      	adds	r3, #3
 8002cf8:	683a      	ldr	r2, [r7, #0]
 8002cfa:	7812      	ldrb	r2, [r2, #0]
 8002cfc:	701a      	strb	r2, [r3, #0]
    dest[4] = source[5];
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	3304      	adds	r3, #4
 8002d02:	683a      	ldr	r2, [r7, #0]
 8002d04:	7952      	ldrb	r2, [r2, #5]
 8002d06:	701a      	strb	r2, [r3, #0]
    dest[5] = source[4];
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	3305      	adds	r3, #5
 8002d0c:	683a      	ldr	r2, [r7, #0]
 8002d0e:	7912      	ldrb	r2, [r2, #4]
 8002d10:	701a      	strb	r2, [r3, #0]
}
 8002d12:	bf00      	nop
 8002d14:	370c      	adds	r7, #12
 8002d16:	46bd      	mov	sp, r7
 8002d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1c:	4770      	bx	lr

08002d1e <LoRa_readReg>:
			uint8_t* output		--> pointer to the beginning of output array
			uint16_t w_length	--> detemines number of bytes that you want to read

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_readReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* output, uint16_t w_length){
 8002d1e:	b580      	push	{r7, lr}
 8002d20:	b084      	sub	sp, #16
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	60f8      	str	r0, [r7, #12]
 8002d26:	60b9      	str	r1, [r7, #8]
 8002d28:	603b      	str	r3, [r7, #0]
 8002d2a:	4613      	mov	r3, r2
 8002d2c:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	6858      	ldr	r0, [r3, #4]
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	891b      	ldrh	r3, [r3, #8]
 8002d36:	2200      	movs	r2, #0
 8002d38:	4619      	mov	r1, r3
 8002d3a:	f003 fa7d 	bl	8006238 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	6818      	ldr	r0, [r3, #0]
 8002d42:	88fa      	ldrh	r2, [r7, #6]
 8002d44:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002d48:	68b9      	ldr	r1, [r7, #8]
 8002d4a:	f004 fc6c 	bl	8007626 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY);
 8002d4e:	bf00      	nop
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4618      	mov	r0, r3
 8002d56:	f005 f953 	bl	8008000 <HAL_SPI_GetState>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	2b01      	cmp	r3, #1
 8002d5e:	d1f7      	bne.n	8002d50 <LoRa_readReg+0x32>
	HAL_SPI_Receive(_LoRa->hSPIx, output, w_length, RECEIVE_TIMEOUT);
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	6818      	ldr	r0, [r3, #0]
 8002d64:	8b3a      	ldrh	r2, [r7, #24]
 8002d66:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002d6a:	6839      	ldr	r1, [r7, #0]
 8002d6c:	f004 fd97 	bl	800789e <HAL_SPI_Receive>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY);
 8002d70:	bf00      	nop
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4618      	mov	r0, r3
 8002d78:	f005 f942 	bl	8008000 <HAL_SPI_GetState>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	2b01      	cmp	r3, #1
 8002d80:	d1f7      	bne.n	8002d72 <LoRa_readReg+0x54>
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	6858      	ldr	r0, [r3, #4]
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	891b      	ldrh	r3, [r3, #8]
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	4619      	mov	r1, r3
 8002d8e:	f003 fa53 	bl	8006238 <HAL_GPIO_WritePin>
//	HAL_SPI_Transmit_DMA(_LoRa->hSPIx, address, r_length);
//	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY);
//	HAL_SPI_Receive_DMA(_LoRa->hSPIx, output, w_length);
//	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY);
//	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
}
 8002d92:	bf00      	nop
 8002d94:	3710      	adds	r7, #16
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}

08002d9a <LoRa_writeReg>:
			uint8_t* output		--> pointer to the beginning of values array
			uint16_t w_length	--> detemines number of bytes that you want to send

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_writeReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* values, uint16_t w_length){
 8002d9a:	b580      	push	{r7, lr}
 8002d9c:	b084      	sub	sp, #16
 8002d9e:	af00      	add	r7, sp, #0
 8002da0:	60f8      	str	r0, [r7, #12]
 8002da2:	60b9      	str	r1, [r7, #8]
 8002da4:	603b      	str	r3, [r7, #0]
 8002da6:	4613      	mov	r3, r2
 8002da8:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	6858      	ldr	r0, [r3, #4]
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	891b      	ldrh	r3, [r3, #8]
 8002db2:	2200      	movs	r2, #0
 8002db4:	4619      	mov	r1, r3
 8002db6:	f003 fa3f 	bl	8006238 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	6818      	ldr	r0, [r3, #0]
 8002dbe:	88fa      	ldrh	r2, [r7, #6]
 8002dc0:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002dc4:	68b9      	ldr	r1, [r7, #8]
 8002dc6:	f004 fc2e 	bl	8007626 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY);
 8002dca:	bf00      	nop
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f005 f915 	bl	8008000 <HAL_SPI_GetState>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	2b01      	cmp	r3, #1
 8002dda:	d1f7      	bne.n	8002dcc <LoRa_writeReg+0x32>
	HAL_SPI_Transmit(_LoRa->hSPIx, values, w_length, TRANSMIT_TIMEOUT);
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	6818      	ldr	r0, [r3, #0]
 8002de0:	8b3a      	ldrh	r2, [r7, #24]
 8002de2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002de6:	6839      	ldr	r1, [r7, #0]
 8002de8:	f004 fc1d 	bl	8007626 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY);
 8002dec:	bf00      	nop
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4618      	mov	r0, r3
 8002df4:	f005 f904 	bl	8008000 <HAL_SPI_GetState>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	2b01      	cmp	r3, #1
 8002dfc:	d1f7      	bne.n	8002dee <LoRa_writeReg+0x54>
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	6858      	ldr	r0, [r3, #4]
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	891b      	ldrh	r3, [r3, #8]
 8002e06:	2201      	movs	r2, #1
 8002e08:	4619      	mov	r1, r3
 8002e0a:	f003 fa15 	bl	8006238 <HAL_GPIO_WritePin>
//	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY);
//	HAL_SPI_Transmit_DMA(_LoRa->hSPIx, values, w_length);
//	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY);
//	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);

}
 8002e0e:	bf00      	nop
 8002e10:	3710      	adds	r7, #16
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}

08002e16 <LoRa_read_single>:
			LoRa*   LoRa        --> LoRa object handler
			uint8_t address     -->	address of the register e.g 0x1D

		returns     : register value
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_read_single(LoRa* _LoRa, uint8_t address){
 8002e16:	b580      	push	{r7, lr}
 8002e18:	b086      	sub	sp, #24
 8002e1a:	af02      	add	r7, sp, #8
 8002e1c:	6078      	str	r0, [r7, #4]
 8002e1e:	460b      	mov	r3, r1
 8002e20:	70fb      	strb	r3, [r7, #3]
	uint8_t read_data;
	uint8_t data_addr;

	data_addr = address & 0x7F;
 8002e22:	78fb      	ldrb	r3, [r7, #3]
 8002e24:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002e28:	b2db      	uxtb	r3, r3
 8002e2a:	73bb      	strb	r3, [r7, #14]
	LoRa_readReg(_LoRa, &data_addr, 1, &read_data, 1);
 8002e2c:	f107 030f 	add.w	r3, r7, #15
 8002e30:	f107 010e 	add.w	r1, r7, #14
 8002e34:	2201      	movs	r2, #1
 8002e36:	9200      	str	r2, [sp, #0]
 8002e38:	2201      	movs	r2, #1
 8002e3a:	6878      	ldr	r0, [r7, #4]
 8002e3c:	f7ff ff6f 	bl	8002d1e <LoRa_readReg>
	//HAL_Delay(5);

	return read_data;
 8002e40:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3710      	adds	r7, #16
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}

08002e4a <LoRa_write_single>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t value       --> value that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_write_single(LoRa* _LoRa, uint8_t address, uint8_t value){
 8002e4a:	b580      	push	{r7, lr}
 8002e4c:	b086      	sub	sp, #24
 8002e4e:	af02      	add	r7, sp, #8
 8002e50:	6078      	str	r0, [r7, #4]
 8002e52:	460b      	mov	r3, r1
 8002e54:	70fb      	strb	r3, [r7, #3]
 8002e56:	4613      	mov	r3, r2
 8002e58:	70bb      	strb	r3, [r7, #2]
	uint8_t data;
	uint8_t addr;

	addr = address | 0x80; // address 8 bits + 1000 0000
 8002e5a:	78fb      	ldrb	r3, [r7, #3]
 8002e5c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002e60:	b2db      	uxtb	r3, r3
 8002e62:	73bb      	strb	r3, [r7, #14]
	data = value;
 8002e64:	78bb      	ldrb	r3, [r7, #2]
 8002e66:	73fb      	strb	r3, [r7, #15]
	LoRa_writeReg(_LoRa, &addr, 1, &data, 1);
 8002e68:	f107 030f 	add.w	r3, r7, #15
 8002e6c:	f107 010e 	add.w	r1, r7, #14
 8002e70:	2201      	movs	r2, #1
 8002e72:	9200      	str	r2, [sp, #0]
 8002e74:	2201      	movs	r2, #1
 8002e76:	6878      	ldr	r0, [r7, #4]
 8002e78:	f7ff ff8f 	bl	8002d9a <LoRa_writeReg>
	//HAL_Delay(5);
}
 8002e7c:	bf00      	nop
 8002e7e:	3710      	adds	r7, #16
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}

08002e84 <LoRa_startReceiving>:
		arguments   :
			LoRa*    LoRa     --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_startReceiving(LoRa* _LoRa){
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b082      	sub	sp, #8
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
	LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 8002e8c:	2105      	movs	r1, #5
 8002e8e:	6878      	ldr	r0, [r7, #4]
 8002e90:	f000 f860 	bl	8002f54 <LoRa_gotoMode>
}
 8002e94:	bf00      	nop
 8002e96:	3708      	adds	r7, #8
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bd80      	pop	{r7, pc}

08002e9c <LoRa_receive>:
			uint8_t  data			--> A pointer to the array that you want to write bytes in it
			uint8_t	 length   --> Determines how many bytes you want to read

		returns     : The number of bytes received
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_receive(LoRa* _LoRa, uint8_t* data, uint8_t length){
 8002e9c:	b590      	push	{r4, r7, lr}
 8002e9e:	b089      	sub	sp, #36	; 0x24
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	60f8      	str	r0, [r7, #12]
 8002ea4:	60b9      	str	r1, [r7, #8]
 8002ea6:	4613      	mov	r3, r2
 8002ea8:	71fb      	strb	r3, [r7, #7]
	uint8_t read;
	uint8_t number_of_bytes;
	uint8_t min = 0;
 8002eaa:	2300      	movs	r3, #0
 8002eac:	77fb      	strb	r3, [r7, #31]

	for(int i=0; i<length; i++)
 8002eae:	2300      	movs	r3, #0
 8002eb0:	61bb      	str	r3, [r7, #24]
 8002eb2:	e007      	b.n	8002ec4 <LoRa_receive+0x28>
		data[i]=0;
 8002eb4:	69bb      	ldr	r3, [r7, #24]
 8002eb6:	68ba      	ldr	r2, [r7, #8]
 8002eb8:	4413      	add	r3, r2
 8002eba:	2200      	movs	r2, #0
 8002ebc:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<length; i++)
 8002ebe:	69bb      	ldr	r3, [r7, #24]
 8002ec0:	3301      	adds	r3, #1
 8002ec2:	61bb      	str	r3, [r7, #24]
 8002ec4:	79fb      	ldrb	r3, [r7, #7]
 8002ec6:	69ba      	ldr	r2, [r7, #24]
 8002ec8:	429a      	cmp	r2, r3
 8002eca:	dbf3      	blt.n	8002eb4 <LoRa_receive+0x18>

//	LoRa_gotoMode(_LoRa, STANDBY_MODE);
	read = LoRa_read_single(_LoRa, SX127x_LoRa_IrqFlags);
 8002ecc:	2112      	movs	r1, #18
 8002ece:	68f8      	ldr	r0, [r7, #12]
 8002ed0:	f7ff ffa1 	bl	8002e16 <LoRa_read_single>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	74fb      	strb	r3, [r7, #19]
	if(read!= 0){

	}
	if((read & 0x40) != 0){
 8002ed8:	7cfb      	ldrb	r3, [r7, #19]
 8002eda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d02f      	beq.n	8002f42 <LoRa_receive+0xa6>
		LoRa_write_single(_LoRa, SX127x_LoRa_IrqFlags, 0xFF);
 8002ee2:	22ff      	movs	r2, #255	; 0xff
 8002ee4:	2112      	movs	r1, #18
 8002ee6:	68f8      	ldr	r0, [r7, #12]
 8002ee8:	f7ff ffaf 	bl	8002e4a <LoRa_write_single>
		number_of_bytes = LoRa_read_single(_LoRa, SX127x_LoRa_RxNbBytes);
 8002eec:	2113      	movs	r1, #19
 8002eee:	68f8      	ldr	r0, [r7, #12]
 8002ef0:	f7ff ff91 	bl	8002e16 <LoRa_read_single>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	74bb      	strb	r3, [r7, #18]
		read = LoRa_read_single(_LoRa, SX127x_LoRa_FifoRxCurrentAddr);
 8002ef8:	2110      	movs	r1, #16
 8002efa:	68f8      	ldr	r0, [r7, #12]
 8002efc:	f7ff ff8b 	bl	8002e16 <LoRa_read_single>
 8002f00:	4603      	mov	r3, r0
 8002f02:	74fb      	strb	r3, [r7, #19]
		LoRa_write_single(_LoRa, SX127x_LoRa_FifoAddrPtr, read);
 8002f04:	7cfb      	ldrb	r3, [r7, #19]
 8002f06:	461a      	mov	r2, r3
 8002f08:	210d      	movs	r1, #13
 8002f0a:	68f8      	ldr	r0, [r7, #12]
 8002f0c:	f7ff ff9d 	bl	8002e4a <LoRa_write_single>
		min = length >= number_of_bytes ? number_of_bytes : length;
 8002f10:	7cba      	ldrb	r2, [r7, #18]
 8002f12:	79fb      	ldrb	r3, [r7, #7]
 8002f14:	4293      	cmp	r3, r2
 8002f16:	bf28      	it	cs
 8002f18:	4613      	movcs	r3, r2
 8002f1a:	77fb      	strb	r3, [r7, #31]
		for(int i=0; i<min; i++)
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	617b      	str	r3, [r7, #20]
 8002f20:	e00b      	b.n	8002f3a <LoRa_receive+0x9e>
			data[i] = LoRa_read_single(_LoRa, SX127x_Fifo);
 8002f22:	697b      	ldr	r3, [r7, #20]
 8002f24:	68ba      	ldr	r2, [r7, #8]
 8002f26:	18d4      	adds	r4, r2, r3
 8002f28:	2100      	movs	r1, #0
 8002f2a:	68f8      	ldr	r0, [r7, #12]
 8002f2c:	f7ff ff73 	bl	8002e16 <LoRa_read_single>
 8002f30:	4603      	mov	r3, r0
 8002f32:	7023      	strb	r3, [r4, #0]
		for(int i=0; i<min; i++)
 8002f34:	697b      	ldr	r3, [r7, #20]
 8002f36:	3301      	adds	r3, #1
 8002f38:	617b      	str	r3, [r7, #20]
 8002f3a:	7ffb      	ldrb	r3, [r7, #31]
 8002f3c:	697a      	ldr	r2, [r7, #20]
 8002f3e:	429a      	cmp	r2, r3
 8002f40:	dbef      	blt.n	8002f22 <LoRa_receive+0x86>
	}
	LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 8002f42:	2105      	movs	r1, #5
 8002f44:	68f8      	ldr	r0, [r7, #12]
 8002f46:	f000 f805 	bl	8002f54 <LoRa_gotoMode>
	return min;
 8002f4a:	7ffb      	ldrb	r3, [r7, #31]
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	3724      	adds	r7, #36	; 0x24
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd90      	pop	{r4, r7, pc}

08002f54 <LoRa_gotoMode>:
			LoRa* LoRa    --> LoRa object handler
			mode	        --> select from defined modes

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_gotoMode(LoRa* _LoRa, uint8_t mode){
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b084      	sub	sp, #16
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
 8002f5c:	460b      	mov	r3, r1
 8002f5e:	70fb      	strb	r3, [r7, #3]
	uint8_t    read;
	uint8_t    data;

	read = LoRa_read_single(_LoRa, SX127x_OpMode);
 8002f60:	2101      	movs	r1, #1
 8002f62:	6878      	ldr	r0, [r7, #4]
 8002f64:	f7ff ff57 	bl	8002e16 <LoRa_read_single>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	73bb      	strb	r3, [r7, #14]
	data = read;
 8002f6c:	7bbb      	ldrb	r3, [r7, #14]
 8002f6e:	73fb      	strb	r3, [r7, #15]

	if(mode == SLEEP_MODE){
 8002f70:	78fb      	ldrb	r3, [r7, #3]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d108      	bne.n	8002f88 <LoRa_gotoMode+0x34>
		data = (read & 0xF8) | SLEEP_MODE;        //(x&0xF8): remain first 5 bits state, (x|0x00): change last 3 bits state
 8002f76:	7bbb      	ldrb	r3, [r7, #14]
 8002f78:	f023 0307 	bic.w	r3, r3, #7
 8002f7c:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = SLEEP_MODE;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2200      	movs	r2, #0
 8002f82:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
 8002f86:	e042      	b.n	800300e <LoRa_gotoMode+0xba>
	}else if (mode == STANDBY_MODE){
 8002f88:	78fb      	ldrb	r3, [r7, #3]
 8002f8a:	2b01      	cmp	r3, #1
 8002f8c:	d10d      	bne.n	8002faa <LoRa_gotoMode+0x56>
		data = (read & 0xF8) | STANDBY_MODE;
 8002f8e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002f92:	f023 0307 	bic.w	r3, r3, #7
 8002f96:	b25b      	sxtb	r3, r3
 8002f98:	f043 0301 	orr.w	r3, r3, #1
 8002f9c:	b25b      	sxtb	r3, r3
 8002f9e:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = STANDBY_MODE;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
 8002fa8:	e031      	b.n	800300e <LoRa_gotoMode+0xba>
	}else if (mode == TRANSMIT_MODE){
 8002faa:	78fb      	ldrb	r3, [r7, #3]
 8002fac:	2b03      	cmp	r3, #3
 8002fae:	d10d      	bne.n	8002fcc <LoRa_gotoMode+0x78>
		data = (read & 0xF8) | TRANSMIT_MODE;
 8002fb0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002fb4:	f023 0307 	bic.w	r3, r3, #7
 8002fb8:	b25b      	sxtb	r3, r3
 8002fba:	f043 0303 	orr.w	r3, r3, #3
 8002fbe:	b25b      	sxtb	r3, r3
 8002fc0:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = TRANSMIT_MODE;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2203      	movs	r2, #3
 8002fc6:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
 8002fca:	e020      	b.n	800300e <LoRa_gotoMode+0xba>
	}else if (mode == RXCONTIN_MODE){
 8002fcc:	78fb      	ldrb	r3, [r7, #3]
 8002fce:	2b05      	cmp	r3, #5
 8002fd0:	d10d      	bne.n	8002fee <LoRa_gotoMode+0x9a>
		data = (read & 0xF8) | RXCONTIN_MODE;
 8002fd2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002fd6:	f023 0307 	bic.w	r3, r3, #7
 8002fda:	b25b      	sxtb	r3, r3
 8002fdc:	f043 0305 	orr.w	r3, r3, #5
 8002fe0:	b25b      	sxtb	r3, r3
 8002fe2:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXCONTIN_MODE;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2205      	movs	r2, #5
 8002fe8:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
 8002fec:	e00f      	b.n	800300e <LoRa_gotoMode+0xba>
	}else if (mode == RXSINGLE_MODE){
 8002fee:	78fb      	ldrb	r3, [r7, #3]
 8002ff0:	2b06      	cmp	r3, #6
 8002ff2:	d10c      	bne.n	800300e <LoRa_gotoMode+0xba>
		data = (read & 0xF8) | RXSINGLE_MODE;
 8002ff4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002ff8:	f023 0307 	bic.w	r3, r3, #7
 8002ffc:	b25b      	sxtb	r3, r3
 8002ffe:	f043 0306 	orr.w	r3, r3, #6
 8003002:	b25b      	sxtb	r3, r3
 8003004:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXSINGLE_MODE;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2206      	movs	r2, #6
 800300a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	}

	LoRa_write_single(_LoRa, SX127x_OpMode, data);
 800300e:	7bfb      	ldrb	r3, [r7, #15]
 8003010:	461a      	mov	r2, r3
 8003012:	2101      	movs	r1, #1
 8003014:	6878      	ldr	r0, [r7, #4]
 8003016:	f7ff ff18 	bl	8002e4a <LoRa_write_single>
//	HAL_Delay(10);
}
 800301a:	bf00      	nop
 800301c:	3710      	adds	r7, #16
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}

08003022 <LoRa_init>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
uint16_t LoRa_init(LoRa* _LoRa){
 8003022:	b580      	push	{r7, lr}
 8003024:	b084      	sub	sp, #16
 8003026:	af00      	add	r7, sp, #0
 8003028:	6078      	str	r0, [r7, #4]
	uint8_t    data;
	uint8_t    read;

	LoRa_reset(_LoRa);
 800302a:	6878      	ldr	r0, [r7, #4]
 800302c:	f000 f8f1 	bl	8003212 <LoRa_reset>

	while(LoRa_isvalid(_LoRa)!=1);               //wait until LoRa available
 8003030:	bf00      	nop
 8003032:	6878      	ldr	r0, [r7, #4]
 8003034:	f000 f9bd 	bl	80033b2 <LoRa_isvalid>
 8003038:	4603      	mov	r3, r0
 800303a:	2b01      	cmp	r3, #1
 800303c:	d1f9      	bne.n	8003032 <LoRa_init+0x10>
	// goto sleep mode:
	LoRa_gotoMode(_LoRa, SLEEP_MODE);
 800303e:	2100      	movs	r1, #0
 8003040:	6878      	ldr	r0, [r7, #4]
 8003042:	f7ff ff87 	bl	8002f54 <LoRa_gotoMode>
	HAL_Delay(10);
 8003046:	200a      	movs	r0, #10
 8003048:	f001 fea8 	bl	8004d9c <HAL_Delay>

	SX127x_set_Tcxo(_LoRa, _LoRa->TCXOon);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003052:	4619      	mov	r1, r3
 8003054:	6878      	ldr	r0, [r7, #4]
 8003056:	f000 f974 	bl	8003342 <SX127x_set_Tcxo>

	// turn into LoRa modem/Low frequency mode:
	read = LoRa_read_single(_LoRa, SX127x_OpMode);      //read current state of operation mode
 800305a:	2101      	movs	r1, #1
 800305c:	6878      	ldr	r0, [r7, #4]
 800305e:	f7ff feda 	bl	8002e16 <LoRa_read_single>
 8003062:	4603      	mov	r3, r0
 8003064:	73bb      	strb	r3, [r7, #14]
	HAL_Delay(10);
 8003066:	200a      	movs	r0, #10
 8003068:	f001 fe98 	bl	8004d9c <HAL_Delay>
	uint8_t LowFreqModeOn = 0;
 800306c:	2300      	movs	r3, #0
 800306e:	73fb      	strb	r3, [r7, #15]
	if(_LoRa->frequency<500){
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003074:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003078:	d201      	bcs.n	800307e <LoRa_init+0x5c>
		LowFreqModeOn = 1;
 800307a:	2301      	movs	r3, #1
 800307c:	73fb      	strb	r3, [r7, #15]
	}
	data = read | (_LoRa->LoRa_modem << 7) | (LowFreqModeOn<<3);             //needed operation mode register value
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8003084:	01db      	lsls	r3, r3, #7
 8003086:	b25a      	sxtb	r2, r3
 8003088:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800308c:	4313      	orrs	r3, r2
 800308e:	b25a      	sxtb	r2, r3
 8003090:	7bfb      	ldrb	r3, [r7, #15]
 8003092:	00db      	lsls	r3, r3, #3
 8003094:	b25b      	sxtb	r3, r3
 8003096:	4313      	orrs	r3, r2
 8003098:	b25b      	sxtb	r3, r3
 800309a:	737b      	strb	r3, [r7, #13]
	LoRa_write_single(_LoRa, SX127x_OpMode, data);
 800309c:	7b7b      	ldrb	r3, [r7, #13]
 800309e:	461a      	mov	r2, r3
 80030a0:	2101      	movs	r1, #1
 80030a2:	6878      	ldr	r0, [r7, #4]
 80030a4:	f7ff fed1 	bl	8002e4a <LoRa_write_single>
	HAL_Delay(10);
 80030a8:	200a      	movs	r0, #10
 80030aa:	f001 fe77 	bl	8004d9c <HAL_Delay>

	// set frequency:
	LoRa_setFrequency(_LoRa, _LoRa->frequency);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80030b2:	4619      	mov	r1, r3
 80030b4:	6878      	ldr	r0, [r7, #4]
 80030b6:	f000 f8ca 	bl	800324e <LoRa_setFrequency>

	// set bandwidth, coding rate and expli
	data = (_LoRa->bandWidth << 4) | (_LoRa->crcRate << 1) | (_LoRa->implicit_on << 0);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 80030c0:	011b      	lsls	r3, r3, #4
 80030c2:	b25a      	sxtb	r2, r3
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80030ca:	005b      	lsls	r3, r3, #1
 80030cc:	b25b      	sxtb	r3, r3
 80030ce:	4313      	orrs	r3, r2
 80030d0:	b25a      	sxtb	r2, r3
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80030d8:	b25b      	sxtb	r3, r3
 80030da:	4313      	orrs	r3, r2
 80030dc:	b25b      	sxtb	r3, r3
 80030de:	737b      	strb	r3, [r7, #13]
	LoRa_write_single(_LoRa, SX127x_LoRa_ModemConfig, data);
 80030e0:	7b7b      	ldrb	r3, [r7, #13]
 80030e2:	461a      	mov	r2, r3
 80030e4:	211d      	movs	r1, #29
 80030e6:	6878      	ldr	r0, [r7, #4]
 80030e8:	f7ff feaf 	bl	8002e4a <LoRa_write_single>
	HAL_Delay(10);
 80030ec:	200a      	movs	r0, #10
 80030ee:	f001 fe55 	bl	8004d9c <HAL_Delay>

	// set spreading factor, CRC on, and Timeout Msb:
//	LoRa_setTOMsb_setCRCon(_LoRa);
	LoRa_setSpreadingFactor(_LoRa, _LoRa->spredingFactor);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80030f8:	4619      	mov	r1, r3
 80030fa:	6878      	ldr	r0, [r7, #4]
 80030fc:	f000 f8d7 	bl	80032ae <LoRa_setSpreadingFactor>
	//enable CRC
	LoRa_set_CRCon(_LoRa, _LoRa->CRCon);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003106:	4619      	mov	r1, r3
 8003108:	6878      	ldr	r0, [r7, #4]
 800310a:	f000 f92d 	bl	8003368 <LoRa_set_CRCon>

	// set preamble:
	LoRa_write_single(_LoRa, SX127x_LoRa_PreambleMsb, _LoRa->preamble >> 8);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003112:	0a1b      	lsrs	r3, r3, #8
 8003114:	b29b      	uxth	r3, r3
 8003116:	b2db      	uxtb	r3, r3
 8003118:	461a      	mov	r2, r3
 800311a:	2120      	movs	r1, #32
 800311c:	6878      	ldr	r0, [r7, #4]
 800311e:	f7ff fe94 	bl	8002e4a <LoRa_write_single>
	HAL_Delay(10);
 8003122:	200a      	movs	r0, #10
 8003124:	f001 fe3a 	bl	8004d9c <HAL_Delay>
	LoRa_write_single(_LoRa, SX127x_LoRa_PreambleLsb, _LoRa->preamble >> 0);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800312c:	b2db      	uxtb	r3, r3
 800312e:	461a      	mov	r2, r3
 8003130:	2121      	movs	r1, #33	; 0x21
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	f7ff fe89 	bl	8002e4a <LoRa_write_single>
	HAL_Delay(10);
 8003138:	200a      	movs	r0, #10
 800313a:	f001 fe2f 	bl	8004d9c <HAL_Delay>

	// set output power gain:
	data = (_LoRa->paselect << 7) | (_LoRa->maxpower << 4) | (_LoRa->outputpower << 0);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003144:	01db      	lsls	r3, r3, #7
 8003146:	b25a      	sxtb	r2, r3
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800314e:	011b      	lsls	r3, r3, #4
 8003150:	b25b      	sxtb	r3, r3
 8003152:	4313      	orrs	r3, r2
 8003154:	b25a      	sxtb	r2, r3
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800315c:	b25b      	sxtb	r3, r3
 800315e:	4313      	orrs	r3, r2
 8003160:	b25b      	sxtb	r3, r3
 8003162:	737b      	strb	r3, [r7, #13]
	LoRa_write_single(_LoRa, SX127x_PaConfig, data);
 8003164:	7b7b      	ldrb	r3, [r7, #13]
 8003166:	461a      	mov	r2, r3
 8003168:	2109      	movs	r1, #9
 800316a:	6878      	ldr	r0, [r7, #4]
 800316c:	f7ff fe6d 	bl	8002e4a <LoRa_write_single>
	HAL_Delay(10);
 8003170:	200a      	movs	r0, #10
 8003172:	f001 fe13 	bl	8004d9c <HAL_Delay>

    //20dBm output
	LoRa_write_single(_LoRa, SX127x_PaDac, _LoRa->PaDac);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 800317c:	461a      	mov	r2, r3
 800317e:	214d      	movs	r1, #77	; 0x4d
 8003180:	6878      	ldr	r0, [r7, #4]
 8003182:	f7ff fe62 	bl	8002e4a <LoRa_write_single>

	//set OCP current protect
	data = (0x01 << 5) | (_LoRa->PaOcp);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800318c:	f043 0320 	orr.w	r3, r3, #32
 8003190:	737b      	strb	r3, [r7, #13]
	LoRa_write_single(_LoRa, SX127x_Ocp, data);
 8003192:	7b7b      	ldrb	r3, [r7, #13]
 8003194:	461a      	mov	r2, r3
 8003196:	210b      	movs	r1, #11
 8003198:	6878      	ldr	r0, [r7, #4]
 800319a:	f7ff fe56 	bl	8002e4a <LoRa_write_single>
	HAL_Delay(10);
 800319e:	200a      	movs	r0, #10
 80031a0:	f001 fdfc 	bl	8004d9c <HAL_Delay>

	//normal I&Q
//	LoRa_write_single(_LoRa, SX127x_LoRa_InvertIQ, 0x26);
//	LoRa_write_single(_LoRa, SX127x_LoRa_InvertIQ2, 0x1d);
	//invert I&Q
	LoRa_write_single(_LoRa, SX127x_LoRa_InvertIQ, 0x67);
 80031a4:	2267      	movs	r2, #103	; 0x67
 80031a6:	2133      	movs	r1, #51	; 0x33
 80031a8:	6878      	ldr	r0, [r7, #4]
 80031aa:	f7ff fe4e 	bl	8002e4a <LoRa_write_single>
	LoRa_write_single(_LoRa, SX127x_LoRa_InvertIQ2, 0x19);
 80031ae:	2219      	movs	r2, #25
 80031b0:	213b      	movs	r1, #59	; 0x3b
 80031b2:	6878      	ldr	r0, [r7, #4]
 80031b4:	f7ff fe49 	bl	8002e4a <LoRa_write_single>
	HAL_Delay(10);
 80031b8:	200a      	movs	r0, #10
 80031ba:	f001 fdef 	bl	8004d9c <HAL_Delay>

//		// set Timeout Lsb:
//			LoRa_write(_LoRa, RegSymbTimeoutL, 0xFF);

	// set base addresses
	LoRa_write_single(_LoRa, SX127x_LoRa_FifoRxBaseAddr, 0);
 80031be:	2200      	movs	r2, #0
 80031c0:	210f      	movs	r1, #15
 80031c2:	6878      	ldr	r0, [r7, #4]
 80031c4:	f7ff fe41 	bl	8002e4a <LoRa_write_single>
	LoRa_write_single(_LoRa, SX127x_LoRa_FifoTxBaseAddr, 0);
 80031c8:	2200      	movs	r2, #0
 80031ca:	210e      	movs	r1, #14
 80031cc:	6878      	ldr	r0, [r7, #4]
 80031ce:	f7ff fe3c 	bl	8002e4a <LoRa_write_single>



//		// DIO mapping:   --> DIO: RxDone
	read = LoRa_read_single(_LoRa, SX127x_DioMapping1);
 80031d2:	2140      	movs	r1, #64	; 0x40
 80031d4:	6878      	ldr	r0, [r7, #4]
 80031d6:	f7ff fe1e 	bl	8002e16 <LoRa_read_single>
 80031da:	4603      	mov	r3, r0
 80031dc:	73bb      	strb	r3, [r7, #14]
	data = read | 0x3F;
 80031de:	7bbb      	ldrb	r3, [r7, #14]
 80031e0:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 80031e4:	737b      	strb	r3, [r7, #13]
	LoRa_write_single(_LoRa, SX127x_DioMapping1, data);
 80031e6:	7b7b      	ldrb	r3, [r7, #13]
 80031e8:	461a      	mov	r2, r3
 80031ea:	2140      	movs	r1, #64	; 0x40
 80031ec:	6878      	ldr	r0, [r7, #4]
 80031ee:	f7ff fe2c 	bl	8002e4a <LoRa_write_single>
//
	// goto standby mode:
	LoRa_gotoMode(_LoRa, STANDBY_MODE);
 80031f2:	2101      	movs	r1, #1
 80031f4:	6878      	ldr	r0, [r7, #4]
 80031f6:	f7ff fead 	bl	8002f54 <LoRa_gotoMode>
	_LoRa->current_mode = STANDBY_MODE;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2201      	movs	r2, #1
 80031fe:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	HAL_Delay(10);
 8003202:	200a      	movs	r0, #10
 8003204:	f001 fdca 	bl	8004d9c <HAL_Delay>

	return LORA_OK;
 8003208:	23c8      	movs	r3, #200	; 0xc8
//			read = LoRa_read(_LoRa, RegVersion);
//			if(read == 0x12)
//				return LORA_OK;
//			else
//				return LORA_NOT_FOUND;
}
 800320a:	4618      	mov	r0, r3
 800320c:	3710      	adds	r7, #16
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}

08003212 <LoRa_reset>:
		arguments   :
			LoRa* LoRa --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_reset(LoRa* _LoRa){
 8003212:	b580      	push	{r7, lr}
 8003214:	b082      	sub	sp, #8
 8003216:	af00      	add	r7, sp, #0
 8003218:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(_LoRa->reset_port, _LoRa->reset_pin, GPIO_PIN_RESET);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	68d8      	ldr	r0, [r3, #12]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	8a1b      	ldrh	r3, [r3, #16]
 8003222:	2200      	movs	r2, #0
 8003224:	4619      	mov	r1, r3
 8003226:	f003 f807 	bl	8006238 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800322a:	2001      	movs	r0, #1
 800322c:	f001 fdb6 	bl	8004d9c <HAL_Delay>
	HAL_GPIO_WritePin(_LoRa->reset_port, _LoRa->reset_pin, GPIO_PIN_SET);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	68d8      	ldr	r0, [r3, #12]
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	8a1b      	ldrh	r3, [r3, #16]
 8003238:	2201      	movs	r2, #1
 800323a:	4619      	mov	r1, r3
 800323c:	f002 fffc 	bl	8006238 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8003240:	2064      	movs	r0, #100	; 0x64
 8003242:	f001 fdab 	bl	8004d9c <HAL_Delay>
}
 8003246:	bf00      	nop
 8003248:	3708      	adds	r7, #8
 800324a:	46bd      	mov	sp, r7
 800324c:	bd80      	pop	{r7, pc}

0800324e <LoRa_setFrequency>:
			LoRa* LoRa        --> LoRa object handler
			int   freq        --> desired frequency in MHz unit, e.g 434

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setFrequency(LoRa* _LoRa, uint16_t freq){
 800324e:	b580      	push	{r7, lr}
 8003250:	b084      	sub	sp, #16
 8003252:	af00      	add	r7, sp, #0
 8003254:	6078      	str	r0, [r7, #4]
 8003256:	460b      	mov	r3, r1
 8003258:	807b      	strh	r3, [r7, #2]
	uint8_t  data;
	uint32_t Frf;
	Frf = (freq * 524288) / 32;       //Frf = fRF*(2^19)/F(XOSC), 2^19 = 524288, F(XOSC) usually = 32MHz, Frf = 0xABCDEF
 800325a:	887b      	ldrh	r3, [r7, #2]
 800325c:	039b      	lsls	r3, r3, #14
 800325e:	60fb      	str	r3, [r7, #12]

	// write Msb(0xAB):
	data = Frf >> 16;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	0c1b      	lsrs	r3, r3, #16
 8003264:	72fb      	strb	r3, [r7, #11]
	LoRa_write_single(_LoRa, SX127x_FrMsb, data);
 8003266:	7afb      	ldrb	r3, [r7, #11]
 8003268:	461a      	mov	r2, r3
 800326a:	2106      	movs	r1, #6
 800326c:	6878      	ldr	r0, [r7, #4]
 800326e:	f7ff fdec 	bl	8002e4a <LoRa_write_single>
	HAL_Delay(1);
 8003272:	2001      	movs	r0, #1
 8003274:	f001 fd92 	bl	8004d9c <HAL_Delay>

	// write Mid(0xCD):
	data = Frf >> 8;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	0a1b      	lsrs	r3, r3, #8
 800327c:	72fb      	strb	r3, [r7, #11]
	LoRa_write_single(_LoRa, SX127x_FrMid, data);
 800327e:	7afb      	ldrb	r3, [r7, #11]
 8003280:	461a      	mov	r2, r3
 8003282:	2107      	movs	r1, #7
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	f7ff fde0 	bl	8002e4a <LoRa_write_single>
	HAL_Delay(1);
 800328a:	2001      	movs	r0, #1
 800328c:	f001 fd86 	bl	8004d9c <HAL_Delay>

	// write Lsb(0xEF):
	data = Frf >> 0;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	72fb      	strb	r3, [r7, #11]
	LoRa_write_single(_LoRa, SX127x_FrLsb, data);
 8003294:	7afb      	ldrb	r3, [r7, #11]
 8003296:	461a      	mov	r2, r3
 8003298:	2108      	movs	r1, #8
 800329a:	6878      	ldr	r0, [r7, #4]
 800329c:	f7ff fdd5 	bl	8002e4a <LoRa_write_single>
	HAL_Delay(1);
 80032a0:	2001      	movs	r0, #1
 80032a2:	f001 fd7b 	bl	8004d9c <HAL_Delay>
}
 80032a6:	bf00      	nop
 80032a8:	3710      	adds	r7, #16
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bd80      	pop	{r7, pc}

080032ae <LoRa_setSpreadingFactor>:
			LoRa* LoRa        --> LoRa object handler
			int   SP          --> desired spreading factor e.g 7

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSpreadingFactor(LoRa* _LoRa, uint8_t SF){
 80032ae:	b580      	push	{r7, lr}
 80032b0:	b084      	sub	sp, #16
 80032b2:	af00      	add	r7, sp, #0
 80032b4:	6078      	str	r0, [r7, #4]
 80032b6:	460b      	mov	r3, r1
 80032b8:	70fb      	strb	r3, [r7, #3]
	uint8_t	data;
	uint8_t	read;

	if (SF < 6) {
 80032ba:	78fb      	ldrb	r3, [r7, #3]
 80032bc:	2b05      	cmp	r3, #5
 80032be:	d802      	bhi.n	80032c6 <LoRa_setSpreadingFactor+0x18>
		SF = 6;
 80032c0:	2306      	movs	r3, #6
 80032c2:	70fb      	strb	r3, [r7, #3]
 80032c4:	e004      	b.n	80032d0 <LoRa_setSpreadingFactor+0x22>
	} else if (SF > 12) {
 80032c6:	78fb      	ldrb	r3, [r7, #3]
 80032c8:	2b0c      	cmp	r3, #12
 80032ca:	d901      	bls.n	80032d0 <LoRa_setSpreadingFactor+0x22>
		SF = 12;
 80032cc:	230c      	movs	r3, #12
 80032ce:	70fb      	strb	r3, [r7, #3]
	}

	if (SF == 6) {
 80032d0:	78fb      	ldrb	r3, [r7, #3]
 80032d2:	2b06      	cmp	r3, #6
 80032d4:	d10a      	bne.n	80032ec <LoRa_setSpreadingFactor+0x3e>
		LoRa_write_single(_LoRa, SX127x_LoRa_DetectOptimize, 0xc5);
 80032d6:	22c5      	movs	r2, #197	; 0xc5
 80032d8:	2131      	movs	r1, #49	; 0x31
 80032da:	6878      	ldr	r0, [r7, #4]
 80032dc:	f7ff fdb5 	bl	8002e4a <LoRa_write_single>
		LoRa_write_single(_LoRa, SX127x_LoRa_DetectionThreshold, 0x0c);
 80032e0:	220c      	movs	r2, #12
 80032e2:	2137      	movs	r1, #55	; 0x37
 80032e4:	6878      	ldr	r0, [r7, #4]
 80032e6:	f7ff fdb0 	bl	8002e4a <LoRa_write_single>
 80032ea:	e009      	b.n	8003300 <LoRa_setSpreadingFactor+0x52>
	} else {
		LoRa_write_single(_LoRa, SX127x_LoRa_DetectOptimize, 0xc3);
 80032ec:	22c3      	movs	r2, #195	; 0xc3
 80032ee:	2131      	movs	r1, #49	; 0x31
 80032f0:	6878      	ldr	r0, [r7, #4]
 80032f2:	f7ff fdaa 	bl	8002e4a <LoRa_write_single>
		LoRa_write_single(_LoRa, SX127x_LoRa_DetectionThreshold, 0x0a);
 80032f6:	220a      	movs	r2, #10
 80032f8:	2137      	movs	r1, #55	; 0x37
 80032fa:	6878      	ldr	r0, [r7, #4]
 80032fc:	f7ff fda5 	bl	8002e4a <LoRa_write_single>
	}

	read = LoRa_read_single(_LoRa, SX127x_LoRa_ModemConfig2);
 8003300:	211e      	movs	r1, #30
 8003302:	6878      	ldr	r0, [r7, #4]
 8003304:	f7ff fd87 	bl	8002e16 <LoRa_read_single>
 8003308:	4603      	mov	r3, r0
 800330a:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(1);
 800330c:	2001      	movs	r0, #1
 800330e:	f001 fd45 	bl	8004d9c <HAL_Delay>

	data = ((SF << 4)) | (read & 0x0F);
 8003312:	78fb      	ldrb	r3, [r7, #3]
 8003314:	011b      	lsls	r3, r3, #4
 8003316:	b25a      	sxtb	r2, r3
 8003318:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800331c:	f003 030f 	and.w	r3, r3, #15
 8003320:	b25b      	sxtb	r3, r3
 8003322:	4313      	orrs	r3, r2
 8003324:	b25b      	sxtb	r3, r3
 8003326:	73bb      	strb	r3, [r7, #14]
	LoRa_write_single(_LoRa, SX127x_LoRa_ModemConfig2, data);
 8003328:	7bbb      	ldrb	r3, [r7, #14]
 800332a:	461a      	mov	r2, r3
 800332c:	211e      	movs	r1, #30
 800332e:	6878      	ldr	r0, [r7, #4]
 8003330:	f7ff fd8b 	bl	8002e4a <LoRa_write_single>
	HAL_Delay(1);
 8003334:	2001      	movs	r0, #1
 8003336:	f001 fd31 	bl	8004d9c <HAL_Delay>
}
 800333a:	bf00      	nop
 800333c:	3710      	adds	r7, #16
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}

08003342 <SX127x_set_Tcxo>:
			bool on --> LoRa object handler

		returns     : void
\* ----------------------------------------------------------------------------- */
void SX127x_set_Tcxo(LoRa* _LoRa, bool on)
{
 8003342:	b580      	push	{r7, lr}
 8003344:	b084      	sub	sp, #16
 8003346:	af00      	add	r7, sp, #0
 8003348:	6078      	str	r0, [r7, #4]
 800334a:	460b      	mov	r3, r1
 800334c:	70fb      	strb	r3, [r7, #3]
    uint8_t	data;
    data = on << 4;
 800334e:	78fb      	ldrb	r3, [r7, #3]
 8003350:	011b      	lsls	r3, r3, #4
 8003352:	73fb      	strb	r3, [r7, #15]
    LoRa_write_single(_LoRa, SX127x_Tcxo, data);
 8003354:	7bfb      	ldrb	r3, [r7, #15]
 8003356:	461a      	mov	r2, r3
 8003358:	214b      	movs	r1, #75	; 0x4b
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f7ff fd75 	bl	8002e4a <LoRa_write_single>
}
 8003360:	bf00      	nop
 8003362:	3710      	adds	r7, #16
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}

08003368 <LoRa_set_CRCon>:
		arguments   :
			LoRa* LoRa --> LoRa object handler

		returns     : returns 1 if all of the values were given, otherwise returns 0
\* ----------------------------------------------------------------------------- */
void LoRa_set_CRCon(LoRa* _LoRa, uint8_t CRCvalue){
 8003368:	b580      	push	{r7, lr}
 800336a:	b084      	sub	sp, #16
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
 8003370:	460b      	mov	r3, r1
 8003372:	70fb      	strb	r3, [r7, #3]
	uint8_t	data;
	uint8_t	read;
	read = LoRa_read_single(_LoRa, SX127x_LoRa_ModemConfig2);
 8003374:	211e      	movs	r1, #30
 8003376:	6878      	ldr	r0, [r7, #4]
 8003378:	f7ff fd4d 	bl	8002e16 <LoRa_read_single>
 800337c:	4603      	mov	r3, r0
 800337e:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(1);
 8003380:	2001      	movs	r0, #1
 8003382:	f001 fd0b 	bl	8004d9c <HAL_Delay>

	data = (CRCvalue << 2) | (read | 0x04);
 8003386:	78fb      	ldrb	r3, [r7, #3]
 8003388:	009b      	lsls	r3, r3, #2
 800338a:	b2da      	uxtb	r2, r3
 800338c:	7bfb      	ldrb	r3, [r7, #15]
 800338e:	4313      	orrs	r3, r2
 8003390:	b2db      	uxtb	r3, r3
 8003392:	f043 0304 	orr.w	r3, r3, #4
 8003396:	73bb      	strb	r3, [r7, #14]
	LoRa_write_single(_LoRa, SX127x_LoRa_ModemConfig2, data);
 8003398:	7bbb      	ldrb	r3, [r7, #14]
 800339a:	461a      	mov	r2, r3
 800339c:	211e      	movs	r1, #30
 800339e:	6878      	ldr	r0, [r7, #4]
 80033a0:	f7ff fd53 	bl	8002e4a <LoRa_write_single>
	HAL_Delay(1);
 80033a4:	2001      	movs	r0, #1
 80033a6:	f001 fcf9 	bl	8004d9c <HAL_Delay>
}
 80033aa:	bf00      	nop
 80033ac:	3710      	adds	r7, #16
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bd80      	pop	{r7, pc}

080033b2 <LoRa_isvalid>:
		arguments   :
			LoRa* LoRa --> LoRa object handler

		returns     : returns 1 if all of the values were given, otherwise returns 0
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isvalid(LoRa* _LoRa){
 80033b2:	b480      	push	{r7}
 80033b4:	b083      	sub	sp, #12
 80033b6:	af00      	add	r7, sp, #0
 80033b8:	6078      	str	r0, [r7, #4]

	return 1;
 80033ba:	2301      	movs	r3, #1
}
 80033bc:	4618      	mov	r0, r3
 80033be:	370c      	adds	r7, #12
 80033c0:	46bd      	mov	sp, r7
 80033c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c6:	4770      	bx	lr

080033c8 <MX_ADC3_Init>:

ADC_HandleTypeDef hadc3;

/* ADC3 init function */
void MX_ADC3_Init(void)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b084      	sub	sp, #16
 80033cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80033ce:	463b      	mov	r3, r7
 80033d0:	2200      	movs	r2, #0
 80033d2:	601a      	str	r2, [r3, #0]
 80033d4:	605a      	str	r2, [r3, #4]
 80033d6:	609a      	str	r2, [r3, #8]
 80033d8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 80033da:	4b22      	ldr	r3, [pc, #136]	; (8003464 <MX_ADC3_Init+0x9c>)
 80033dc:	4a22      	ldr	r2, [pc, #136]	; (8003468 <MX_ADC3_Init+0xa0>)
 80033de:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80033e0:	4b20      	ldr	r3, [pc, #128]	; (8003464 <MX_ADC3_Init+0x9c>)
 80033e2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80033e6:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_10B;
 80033e8:	4b1e      	ldr	r3, [pc, #120]	; (8003464 <MX_ADC3_Init+0x9c>)
 80033ea:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80033ee:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 80033f0:	4b1c      	ldr	r3, [pc, #112]	; (8003464 <MX_ADC3_Init+0x9c>)
 80033f2:	2200      	movs	r2, #0
 80033f4:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80033f6:	4b1b      	ldr	r3, [pc, #108]	; (8003464 <MX_ADC3_Init+0x9c>)
 80033f8:	2200      	movs	r2, #0
 80033fa:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80033fc:	4b19      	ldr	r3, [pc, #100]	; (8003464 <MX_ADC3_Init+0x9c>)
 80033fe:	2200      	movs	r2, #0
 8003400:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003404:	4b17      	ldr	r3, [pc, #92]	; (8003464 <MX_ADC3_Init+0x9c>)
 8003406:	2200      	movs	r2, #0
 8003408:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800340a:	4b16      	ldr	r3, [pc, #88]	; (8003464 <MX_ADC3_Init+0x9c>)
 800340c:	4a17      	ldr	r2, [pc, #92]	; (800346c <MX_ADC3_Init+0xa4>)
 800340e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003410:	4b14      	ldr	r3, [pc, #80]	; (8003464 <MX_ADC3_Init+0x9c>)
 8003412:	2200      	movs	r2, #0
 8003414:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8003416:	4b13      	ldr	r3, [pc, #76]	; (8003464 <MX_ADC3_Init+0x9c>)
 8003418:	2201      	movs	r2, #1
 800341a:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 800341c:	4b11      	ldr	r3, [pc, #68]	; (8003464 <MX_ADC3_Init+0x9c>)
 800341e:	2200      	movs	r2, #0
 8003420:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003424:	4b0f      	ldr	r3, [pc, #60]	; (8003464 <MX_ADC3_Init+0x9c>)
 8003426:	2201      	movs	r2, #1
 8003428:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800342a:	480e      	ldr	r0, [pc, #56]	; (8003464 <MX_ADC3_Init+0x9c>)
 800342c:	f001 fcda 	bl	8004de4 <HAL_ADC_Init>
 8003430:	4603      	mov	r3, r0
 8003432:	2b00      	cmp	r3, #0
 8003434:	d001      	beq.n	800343a <MX_ADC3_Init+0x72>
  {
    Error_Handler();
 8003436:	f000 ff6f 	bl	8004318 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800343a:	2304      	movs	r3, #4
 800343c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800343e:	2301      	movs	r3, #1
 8003440:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8003442:	2300      	movs	r3, #0
 8003444:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8003446:	463b      	mov	r3, r7
 8003448:	4619      	mov	r1, r3
 800344a:	4806      	ldr	r0, [pc, #24]	; (8003464 <MX_ADC3_Init+0x9c>)
 800344c:	f001 fdee 	bl	800502c <HAL_ADC_ConfigChannel>
 8003450:	4603      	mov	r3, r0
 8003452:	2b00      	cmp	r3, #0
 8003454:	d001      	beq.n	800345a <MX_ADC3_Init+0x92>
  {
    Error_Handler();
 8003456:	f000 ff5f 	bl	8004318 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 800345a:	bf00      	nop
 800345c:	3710      	adds	r7, #16
 800345e:	46bd      	mov	sp, r7
 8003460:	bd80      	pop	{r7, pc}
 8003462:	bf00      	nop
 8003464:	200013ec 	.word	0x200013ec
 8003468:	40012200 	.word	0x40012200
 800346c:	0f000001 	.word	0x0f000001

08003470 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b08a      	sub	sp, #40	; 0x28
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003478:	f107 0314 	add.w	r3, r7, #20
 800347c:	2200      	movs	r2, #0
 800347e:	601a      	str	r2, [r3, #0]
 8003480:	605a      	str	r2, [r3, #4]
 8003482:	609a      	str	r2, [r3, #8]
 8003484:	60da      	str	r2, [r3, #12]
 8003486:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC3)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a17      	ldr	r2, [pc, #92]	; (80034ec <HAL_ADC_MspInit+0x7c>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d127      	bne.n	80034e2 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* ADC3 clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8003492:	2300      	movs	r3, #0
 8003494:	613b      	str	r3, [r7, #16]
 8003496:	4b16      	ldr	r3, [pc, #88]	; (80034f0 <HAL_ADC_MspInit+0x80>)
 8003498:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800349a:	4a15      	ldr	r2, [pc, #84]	; (80034f0 <HAL_ADC_MspInit+0x80>)
 800349c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80034a0:	6453      	str	r3, [r2, #68]	; 0x44
 80034a2:	4b13      	ldr	r3, [pc, #76]	; (80034f0 <HAL_ADC_MspInit+0x80>)
 80034a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034aa:	613b      	str	r3, [r7, #16]
 80034ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80034ae:	2300      	movs	r3, #0
 80034b0:	60fb      	str	r3, [r7, #12]
 80034b2:	4b0f      	ldr	r3, [pc, #60]	; (80034f0 <HAL_ADC_MspInit+0x80>)
 80034b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034b6:	4a0e      	ldr	r2, [pc, #56]	; (80034f0 <HAL_ADC_MspInit+0x80>)
 80034b8:	f043 0320 	orr.w	r3, r3, #32
 80034bc:	6313      	str	r3, [r2, #48]	; 0x30
 80034be:	4b0c      	ldr	r3, [pc, #48]	; (80034f0 <HAL_ADC_MspInit+0x80>)
 80034c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034c2:	f003 0320 	and.w	r3, r3, #32
 80034c6:	60fb      	str	r3, [r7, #12]
 80034c8:	68fb      	ldr	r3, [r7, #12]
    /**ADC3 GPIO Configuration
    PF6     ------> ADC3_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80034ca:	2340      	movs	r3, #64	; 0x40
 80034cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80034ce:	2303      	movs	r3, #3
 80034d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034d2:	2300      	movs	r3, #0
 80034d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80034d6:	f107 0314 	add.w	r3, r7, #20
 80034da:	4619      	mov	r1, r3
 80034dc:	4805      	ldr	r0, [pc, #20]	; (80034f4 <HAL_ADC_MspInit+0x84>)
 80034de:	f002 fce7 	bl	8005eb0 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 80034e2:	bf00      	nop
 80034e4:	3728      	adds	r7, #40	; 0x28
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}
 80034ea:	bf00      	nop
 80034ec:	40012200 	.word	0x40012200
 80034f0:	40023800 	.word	0x40023800
 80034f4:	40021400 	.word	0x40021400

080034f8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b082      	sub	sp, #8
 80034fc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80034fe:	2300      	movs	r3, #0
 8003500:	607b      	str	r3, [r7, #4]
 8003502:	4b27      	ldr	r3, [pc, #156]	; (80035a0 <MX_DMA_Init+0xa8>)
 8003504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003506:	4a26      	ldr	r2, [pc, #152]	; (80035a0 <MX_DMA_Init+0xa8>)
 8003508:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800350c:	6313      	str	r3, [r2, #48]	; 0x30
 800350e:	4b24      	ldr	r3, [pc, #144]	; (80035a0 <MX_DMA_Init+0xa8>)
 8003510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003512:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003516:	607b      	str	r3, [r7, #4]
 8003518:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800351a:	2300      	movs	r3, #0
 800351c:	603b      	str	r3, [r7, #0]
 800351e:	4b20      	ldr	r3, [pc, #128]	; (80035a0 <MX_DMA_Init+0xa8>)
 8003520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003522:	4a1f      	ldr	r2, [pc, #124]	; (80035a0 <MX_DMA_Init+0xa8>)
 8003524:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003528:	6313      	str	r3, [r2, #48]	; 0x30
 800352a:	4b1d      	ldr	r3, [pc, #116]	; (80035a0 <MX_DMA_Init+0xa8>)
 800352c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800352e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003532:	603b      	str	r3, [r7, #0]
 8003534:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8003536:	2200      	movs	r2, #0
 8003538:	2100      	movs	r1, #0
 800353a:	200c      	movs	r0, #12
 800353c:	f002 f87f 	bl	800563e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8003540:	200c      	movs	r0, #12
 8003542:	f002 f898 	bl	8005676 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8003546:	2200      	movs	r2, #0
 8003548:	2100      	movs	r1, #0
 800354a:	200e      	movs	r0, #14
 800354c:	f002 f877 	bl	800563e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8003550:	200e      	movs	r0, #14
 8003552:	f002 f890 	bl	8005676 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8003556:	2200      	movs	r2, #0
 8003558:	2100      	movs	r1, #0
 800355a:	2038      	movs	r0, #56	; 0x38
 800355c:	f002 f86f 	bl	800563e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8003560:	2038      	movs	r0, #56	; 0x38
 8003562:	f002 f888 	bl	8005676 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8003566:	2200      	movs	r2, #0
 8003568:	2100      	movs	r1, #0
 800356a:	2039      	movs	r0, #57	; 0x39
 800356c:	f002 f867 	bl	800563e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8003570:	2039      	movs	r0, #57	; 0x39
 8003572:	f002 f880 	bl	8005676 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8003576:	2200      	movs	r2, #0
 8003578:	2100      	movs	r1, #0
 800357a:	203a      	movs	r0, #58	; 0x3a
 800357c:	f002 f85f 	bl	800563e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8003580:	203a      	movs	r0, #58	; 0x3a
 8003582:	f002 f878 	bl	8005676 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8003586:	2200      	movs	r2, #0
 8003588:	2100      	movs	r1, #0
 800358a:	2046      	movs	r0, #70	; 0x46
 800358c:	f002 f857 	bl	800563e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8003590:	2046      	movs	r0, #70	; 0x46
 8003592:	f002 f870 	bl	8005676 <HAL_NVIC_EnableIRQ>

}
 8003596:	bf00      	nop
 8003598:	3708      	adds	r7, #8
 800359a:	46bd      	mov	sp, r7
 800359c:	bd80      	pop	{r7, pc}
 800359e:	bf00      	nop
 80035a0:	40023800 	.word	0x40023800

080035a4 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PB5   ------> SPI1_MOSI
*/
void MX_GPIO_Init(void)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b08c      	sub	sp, #48	; 0x30
 80035a8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035aa:	f107 031c 	add.w	r3, r7, #28
 80035ae:	2200      	movs	r2, #0
 80035b0:	601a      	str	r2, [r3, #0]
 80035b2:	605a      	str	r2, [r3, #4]
 80035b4:	609a      	str	r2, [r3, #8]
 80035b6:	60da      	str	r2, [r3, #12]
 80035b8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80035ba:	2300      	movs	r3, #0
 80035bc:	61bb      	str	r3, [r7, #24]
 80035be:	4b65      	ldr	r3, [pc, #404]	; (8003754 <MX_GPIO_Init+0x1b0>)
 80035c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035c2:	4a64      	ldr	r2, [pc, #400]	; (8003754 <MX_GPIO_Init+0x1b0>)
 80035c4:	f043 0310 	orr.w	r3, r3, #16
 80035c8:	6313      	str	r3, [r2, #48]	; 0x30
 80035ca:	4b62      	ldr	r3, [pc, #392]	; (8003754 <MX_GPIO_Init+0x1b0>)
 80035cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ce:	f003 0310 	and.w	r3, r3, #16
 80035d2:	61bb      	str	r3, [r7, #24]
 80035d4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80035d6:	2300      	movs	r3, #0
 80035d8:	617b      	str	r3, [r7, #20]
 80035da:	4b5e      	ldr	r3, [pc, #376]	; (8003754 <MX_GPIO_Init+0x1b0>)
 80035dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035de:	4a5d      	ldr	r2, [pc, #372]	; (8003754 <MX_GPIO_Init+0x1b0>)
 80035e0:	f043 0304 	orr.w	r3, r3, #4
 80035e4:	6313      	str	r3, [r2, #48]	; 0x30
 80035e6:	4b5b      	ldr	r3, [pc, #364]	; (8003754 <MX_GPIO_Init+0x1b0>)
 80035e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ea:	f003 0304 	and.w	r3, r3, #4
 80035ee:	617b      	str	r3, [r7, #20]
 80035f0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80035f2:	2300      	movs	r3, #0
 80035f4:	613b      	str	r3, [r7, #16]
 80035f6:	4b57      	ldr	r3, [pc, #348]	; (8003754 <MX_GPIO_Init+0x1b0>)
 80035f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035fa:	4a56      	ldr	r2, [pc, #344]	; (8003754 <MX_GPIO_Init+0x1b0>)
 80035fc:	f043 0320 	orr.w	r3, r3, #32
 8003600:	6313      	str	r3, [r2, #48]	; 0x30
 8003602:	4b54      	ldr	r3, [pc, #336]	; (8003754 <MX_GPIO_Init+0x1b0>)
 8003604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003606:	f003 0320 	and.w	r3, r3, #32
 800360a:	613b      	str	r3, [r7, #16]
 800360c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800360e:	2300      	movs	r3, #0
 8003610:	60fb      	str	r3, [r7, #12]
 8003612:	4b50      	ldr	r3, [pc, #320]	; (8003754 <MX_GPIO_Init+0x1b0>)
 8003614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003616:	4a4f      	ldr	r2, [pc, #316]	; (8003754 <MX_GPIO_Init+0x1b0>)
 8003618:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800361c:	6313      	str	r3, [r2, #48]	; 0x30
 800361e:	4b4d      	ldr	r3, [pc, #308]	; (8003754 <MX_GPIO_Init+0x1b0>)
 8003620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003622:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003626:	60fb      	str	r3, [r7, #12]
 8003628:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800362a:	2300      	movs	r3, #0
 800362c:	60bb      	str	r3, [r7, #8]
 800362e:	4b49      	ldr	r3, [pc, #292]	; (8003754 <MX_GPIO_Init+0x1b0>)
 8003630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003632:	4a48      	ldr	r2, [pc, #288]	; (8003754 <MX_GPIO_Init+0x1b0>)
 8003634:	f043 0301 	orr.w	r3, r3, #1
 8003638:	6313      	str	r3, [r2, #48]	; 0x30
 800363a:	4b46      	ldr	r3, [pc, #280]	; (8003754 <MX_GPIO_Init+0x1b0>)
 800363c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800363e:	f003 0301 	and.w	r3, r3, #1
 8003642:	60bb      	str	r3, [r7, #8]
 8003644:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003646:	2300      	movs	r3, #0
 8003648:	607b      	str	r3, [r7, #4]
 800364a:	4b42      	ldr	r3, [pc, #264]	; (8003754 <MX_GPIO_Init+0x1b0>)
 800364c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800364e:	4a41      	ldr	r2, [pc, #260]	; (8003754 <MX_GPIO_Init+0x1b0>)
 8003650:	f043 0308 	orr.w	r3, r3, #8
 8003654:	6313      	str	r3, [r2, #48]	; 0x30
 8003656:	4b3f      	ldr	r3, [pc, #252]	; (8003754 <MX_GPIO_Init+0x1b0>)
 8003658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800365a:	f003 0308 	and.w	r3, r3, #8
 800365e:	607b      	str	r3, [r7, #4]
 8003660:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003662:	2300      	movs	r3, #0
 8003664:	603b      	str	r3, [r7, #0]
 8003666:	4b3b      	ldr	r3, [pc, #236]	; (8003754 <MX_GPIO_Init+0x1b0>)
 8003668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800366a:	4a3a      	ldr	r2, [pc, #232]	; (8003754 <MX_GPIO_Init+0x1b0>)
 800366c:	f043 0302 	orr.w	r3, r3, #2
 8003670:	6313      	str	r3, [r2, #48]	; 0x30
 8003672:	4b38      	ldr	r3, [pc, #224]	; (8003754 <MX_GPIO_Init+0x1b0>)
 8003674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003676:	f003 0302 	and.w	r3, r3, #2
 800367a:	603b      	str	r3, [r7, #0]
 800367c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI4_CS_GPIO_Port, SPI4_CS_Pin, GPIO_PIN_SET);
 800367e:	2201      	movs	r2, #1
 8003680:	2110      	movs	r1, #16
 8003682:	4835      	ldr	r0, [pc, #212]	; (8003758 <MX_GPIO_Init+0x1b4>)
 8003684:	f002 fdd8 	bl	8006238 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, FEM_CTX_Pin|FEM_CPS_Pin, GPIO_PIN_RESET);
 8003688:	2200      	movs	r2, #0
 800368a:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
 800368e:	4833      	ldr	r0, [pc, #204]	; (800375c <MX_GPIO_Init+0x1b8>)
 8003690:	f002 fdd2 	bl	8006238 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LoRa_RST_GPIO_Port, LoRa_RST_Pin, GPIO_PIN_SET);
 8003694:	2201      	movs	r2, #1
 8003696:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800369a:	4830      	ldr	r0, [pc, #192]	; (800375c <MX_GPIO_Init+0x1b8>)
 800369c:	f002 fdcc 	bl	8006238 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI4_CS_Pin;
 80036a0:	2310      	movs	r3, #16
 80036a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036a4:	2301      	movs	r3, #1
 80036a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036a8:	2300      	movs	r3, #0
 80036aa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036ac:	2300      	movs	r3, #0
 80036ae:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(SPI4_CS_GPIO_Port, &GPIO_InitStruct);
 80036b0:	f107 031c 	add.w	r3, r7, #28
 80036b4:	4619      	mov	r1, r3
 80036b6:	4828      	ldr	r0, [pc, #160]	; (8003758 <MX_GPIO_Init+0x1b4>)
 80036b8:	f002 fbfa 	bl	8005eb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = DIO2_Pin|DIO0_Pin;
 80036bc:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80036c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80036c2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80036c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036c8:	2300      	movs	r3, #0
 80036ca:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80036cc:	f107 031c 	add.w	r3, r7, #28
 80036d0:	4619      	mov	r1, r3
 80036d2:	4823      	ldr	r0, [pc, #140]	; (8003760 <MX_GPIO_Init+0x1bc>)
 80036d4:	f002 fbec 	bl	8005eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Mode_Switch_Pin;
 80036d8:	2340      	movs	r3, #64	; 0x40
 80036da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80036dc:	2300      	movs	r3, #0
 80036de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80036e0:	2301      	movs	r3, #1
 80036e2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Mode_Switch_GPIO_Port, &GPIO_InitStruct);
 80036e4:	f107 031c 	add.w	r3, r7, #28
 80036e8:	4619      	mov	r1, r3
 80036ea:	481e      	ldr	r0, [pc, #120]	; (8003764 <MX_GPIO_Init+0x1c0>)
 80036ec:	f002 fbe0 	bl	8005eb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = FEM_CTX_Pin|LoRa_RST_Pin|FEM_CPS_Pin;
 80036f0:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 80036f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036f6:	2301      	movs	r3, #1
 80036f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036fa:	2300      	movs	r3, #0
 80036fc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036fe:	2300      	movs	r3, #0
 8003700:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003702:	f107 031c 	add.w	r3, r7, #28
 8003706:	4619      	mov	r1, r3
 8003708:	4814      	ldr	r0, [pc, #80]	; (800375c <MX_GPIO_Init+0x1b8>)
 800370a:	f002 fbd1 	bl	8005eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DIO1_Pin;
 800370e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003712:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003714:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003718:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800371a:	2300      	movs	r3, #0
 800371c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DIO1_GPIO_Port, &GPIO_InitStruct);
 800371e:	f107 031c 	add.w	r3, r7, #28
 8003722:	4619      	mov	r1, r3
 8003724:	480d      	ldr	r0, [pc, #52]	; (800375c <MX_GPIO_Init+0x1b8>)
 8003726:	f002 fbc3 	bl	8005eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800372a:	2320      	movs	r3, #32
 800372c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800372e:	2302      	movs	r3, #2
 8003730:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003732:	2300      	movs	r3, #0
 8003734:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003736:	2303      	movs	r3, #3
 8003738:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800373a:	2305      	movs	r3, #5
 800373c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800373e:	f107 031c 	add.w	r3, r7, #28
 8003742:	4619      	mov	r1, r3
 8003744:	4808      	ldr	r0, [pc, #32]	; (8003768 <MX_GPIO_Init+0x1c4>)
 8003746:	f002 fbb3 	bl	8005eb0 <HAL_GPIO_Init>

}
 800374a:	bf00      	nop
 800374c:	3730      	adds	r7, #48	; 0x30
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}
 8003752:	bf00      	nop
 8003754:	40023800 	.word	0x40023800
 8003758:	40021000 	.word	0x40021000
 800375c:	40020c00 	.word	0x40020c00
 8003760:	40021400 	.word	0x40021400
 8003764:	40020000 	.word	0x40020000
 8003768:	40020400 	.word	0x40020400

0800376c <__io_putchar>:

/* Private variables ---------------------------------------------------------*/

/* USER CODE BEGIN PV */

PUTCHAR_PROTOTYPE {
 800376c:	b580      	push	{r7, lr}
 800376e:	b082      	sub	sp, #8
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&EXT_uart, (uint8_t*) &ch, 1, 0xFFFF);
 8003774:	1d39      	adds	r1, r7, #4
 8003776:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800377a:	2201      	movs	r2, #1
 800377c:	4803      	ldr	r0, [pc, #12]	; (800378c <__io_putchar+0x20>)
 800377e:	f004 fdde 	bl	800833e <HAL_UART_Transmit>
//	HAL_UART_Transmit_DMA(&EXT_DMA_TX, (uint8_t *)&ch, 1);
	return ch;
 8003782:	687b      	ldr	r3, [r7, #4]
}
 8003784:	4618      	mov	r0, r3
 8003786:	3708      	adds	r7, #8
 8003788:	46bd      	mov	sp, r7
 800378a:	bd80      	pop	{r7, pc}
 800378c:	200019e0 	.word	0x200019e0

08003790 <HAL_UARTEx_RxEventCallback>:
uint16_t EXT_data_Size;

extern IMU imu;


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8003790:	b580      	push	{r7, lr}
 8003792:	b082      	sub	sp, #8
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
 8003798:	460b      	mov	r3, r1
 800379a:	807b      	strh	r3, [r7, #2]
	IMU_UART_CB(huart, Size);
 800379c:	887b      	ldrh	r3, [r7, #2]
 800379e:	4619      	mov	r1, r3
 80037a0:	6878      	ldr	r0, [r7, #4]
 80037a2:	f7fd fbff 	bl	8000fa4 <IMU_UART_CB>

	if (huart->Instance == USART1) {
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	4a0d      	ldr	r2, [pc, #52]	; (80037e0 <HAL_UARTEx_RxEventCallback+0x50>)
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d113      	bne.n	80037d8 <HAL_UARTEx_RxEventCallback+0x48>
		EXT_got_data = true;
 80037b0:	4b0c      	ldr	r3, [pc, #48]	; (80037e4 <HAL_UARTEx_RxEventCallback+0x54>)
 80037b2:	2201      	movs	r2, #1
 80037b4:	701a      	strb	r2, [r3, #0]
		EXT_data_Size = Size;
 80037b6:	4a0c      	ldr	r2, [pc, #48]	; (80037e8 <HAL_UARTEx_RxEventCallback+0x58>)
 80037b8:	887b      	ldrh	r3, [r7, #2]
 80037ba:	8013      	strh	r3, [r2, #0]

		HAL_UARTEx_ReceiveToIdle_DMA(&EXT_uart, EXT_buffer, EXT_BUFFER_SIZE);
 80037bc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80037c0:	490a      	ldr	r1, [pc, #40]	; (80037ec <HAL_UARTEx_RxEventCallback+0x5c>)
 80037c2:	480b      	ldr	r0, [pc, #44]	; (80037f0 <HAL_UARTEx_RxEventCallback+0x60>)
 80037c4:	f004 fecc 	bl	8008560 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 80037c8:	4b0a      	ldr	r3, [pc, #40]	; (80037f4 <HAL_UARTEx_RxEventCallback+0x64>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	681a      	ldr	r2, [r3, #0]
 80037ce:	4b09      	ldr	r3, [pc, #36]	; (80037f4 <HAL_UARTEx_RxEventCallback+0x64>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f022 0208 	bic.w	r2, r2, #8
 80037d6:	601a      	str	r2, [r3, #0]
	}

}
 80037d8:	bf00      	nop
 80037da:	3708      	adds	r7, #8
 80037dc:	46bd      	mov	sp, r7
 80037de:	bd80      	pop	{r7, pc}
 80037e0:	40011000 	.word	0x40011000
 80037e4:	20001898 	.word	0x20001898
 80037e8:	2000189a 	.word	0x2000189a
 80037ec:	20001498 	.word	0x20001498
 80037f0:	200019e0 	.word	0x200019e0
 80037f4:	20001a68 	.word	0x20001a68

080037f8 <proc_data_4>:
	uint8_t datas[1024];
	int length;
} IMU_DATA_TO_SEND_t;
//typedef struct IMU_DATA_TO_SEND IMU_DATA_TO_SEND_t;

void proc_data_4(IMU_DATA_TO_SEND_t *data, float value){
 80037f8:	b480      	push	{r7}
 80037fa:	b085      	sub	sp, #20
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
 8003800:	ed87 0a00 	vstr	s0, [r7]
	f32_t f32_value;
	f32_value.f = value;
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	60fb      	str	r3, [r7, #12]
	data->datas[data->length] = f32_value.u8[3];
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 800380e:	7bf9      	ldrb	r1, [r7, #15]
 8003810:	687a      	ldr	r2, [r7, #4]
 8003812:	54d1      	strb	r1, [r2, r3]
	data->length+=1;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 800381a:	1c5a      	adds	r2, r3, #1
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
	data->datas[data->length] = f32_value.u8[2];
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8003828:	7bb9      	ldrb	r1, [r7, #14]
 800382a:	687a      	ldr	r2, [r7, #4]
 800382c:	54d1      	strb	r1, [r2, r3]
	data->length+=1;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8003834:	1c5a      	adds	r2, r3, #1
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
	data->datas[data->length] = f32_value.u8[1];
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8003842:	7b79      	ldrb	r1, [r7, #13]
 8003844:	687a      	ldr	r2, [r7, #4]
 8003846:	54d1      	strb	r1, [r2, r3]
	data->length+=1;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 800384e:	1c5a      	adds	r2, r3, #1
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
	data->datas[data->length] = f32_value.u8[0];
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 800385c:	7b39      	ldrb	r1, [r7, #12]
 800385e:	687a      	ldr	r2, [r7, #4]
 8003860:	54d1      	strb	r1, [r2, r3]
	data->length+=1;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8003868:	1c5a      	adds	r2, r3, #1
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
}
 8003870:	bf00      	nop
 8003872:	3714      	adds	r7, #20
 8003874:	46bd      	mov	sp, r7
 8003876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387a:	4770      	bx	lr

0800387c <proc_data_2>:

void proc_data_2(IMU_DATA_TO_SEND_t *data, float value){
 800387c:	b580      	push	{r7, lr}
 800387e:	b084      	sub	sp, #16
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
 8003884:	ed87 0a00 	vstr	s0, [r7]
	f16_t f16_value; f32_t temp;
	temp.f = value;
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	60bb      	str	r3, [r7, #8]
	f32_to_f16(&temp, &f16_value);
 800388c:	f107 020c 	add.w	r2, r7, #12
 8003890:	f107 0308 	add.w	r3, r7, #8
 8003894:	4611      	mov	r1, r2
 8003896:	4618      	mov	r0, r3
 8003898:	f7fd ffce 	bl	8001838 <f32_to_f16>
	data->datas[data->length] = f16_value.u8[1];
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 80038a2:	7b79      	ldrb	r1, [r7, #13]
 80038a4:	687a      	ldr	r2, [r7, #4]
 80038a6:	54d1      	strb	r1, [r2, r3]
	data->length+=1;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 80038ae:	1c5a      	adds	r2, r3, #1
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
	data->datas[data->length] = f16_value.u8[0];
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 80038bc:	7b39      	ldrb	r1, [r7, #12]
 80038be:	687a      	ldr	r2, [r7, #4]
 80038c0:	54d1      	strb	r1, [r2, r3]
	data->length+=1;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 80038c8:	1c5a      	adds	r2, r3, #1
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
}
 80038d0:	bf00      	nop
 80038d2:	3710      	adds	r7, #16
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}

080038d8 <proc_data_2_uint16>:

void proc_data_2_uint16(IMU_DATA_TO_SEND_t *data, uint16_t value){
 80038d8:	b480      	push	{r7}
 80038da:	b085      	sub	sp, #20
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
 80038e0:	460b      	mov	r3, r1
 80038e2:	807b      	strh	r3, [r7, #2]
	f16_t temp;
	temp.u16 = value;
 80038e4:	887b      	ldrh	r3, [r7, #2]
 80038e6:	81bb      	strh	r3, [r7, #12]
	data->datas[data->length] = temp.u8[1];
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 80038ee:	7b79      	ldrb	r1, [r7, #13]
 80038f0:	687a      	ldr	r2, [r7, #4]
 80038f2:	54d1      	strb	r1, [r2, r3]
	data->length+=1;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 80038fa:	1c5a      	adds	r2, r3, #1
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
	data->datas[data->length] = temp.u8[0];
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8003908:	7b39      	ldrb	r1, [r7, #12]
 800390a:	687a      	ldr	r2, [r7, #4]
 800390c:	54d1      	strb	r1, [r2, r3]
	data->length+=1;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8003914:	1c5a      	adds	r2, r3, #1
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
}
 800391c:	bf00      	nop
 800391e:	3714      	adds	r7, #20
 8003920:	46bd      	mov	sp, r7
 8003922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003926:	4770      	bx	lr

08003928 <proc_data_1_uint8>:

void proc_data_1_uint8(IMU_DATA_TO_SEND_t *data, uint8_t value){
 8003928:	b480      	push	{r7}
 800392a:	b083      	sub	sp, #12
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
 8003930:	460b      	mov	r3, r1
 8003932:	70fb      	strb	r3, [r7, #3]
	data->datas[data->length] = value;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 800393a:	687a      	ldr	r2, [r7, #4]
 800393c:	78f9      	ldrb	r1, [r7, #3]
 800393e:	54d1      	strb	r1, [r2, r3]
	data->length+=1;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8003946:	1c5a      	adds	r2, r3, #1
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
}
 800394e:	bf00      	nop
 8003950:	370c      	adds	r7, #12
 8003952:	46bd      	mov	sp, r7
 8003954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003958:	4770      	bx	lr
	...

0800395c <imu_data_conv_config>:

void imu_data_conv_config(IMU *imu, IMU_DATA_TO_SEND_t *out){
 800395c:	b580      	push	{r7, lr}
 800395e:	b082      	sub	sp, #8
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
 8003964:	6039      	str	r1, [r7, #0]
	out->length = 0;
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	2200      	movs	r2, #0
 800396a:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
	proc_data_1_uint8(out   , data_hour 	);
 800396e:	4b88      	ldr	r3, [pc, #544]	; (8003b90 <imu_data_conv_config+0x234>)
 8003970:	781b      	ldrb	r3, [r3, #0]
 8003972:	4619      	mov	r1, r3
 8003974:	6838      	ldr	r0, [r7, #0]
 8003976:	f7ff ffd7 	bl	8003928 <proc_data_1_uint8>
	proc_data_1_uint8(out   , data_min  	);
 800397a:	4b86      	ldr	r3, [pc, #536]	; (8003b94 <imu_data_conv_config+0x238>)
 800397c:	781b      	ldrb	r3, [r3, #0]
 800397e:	4619      	mov	r1, r3
 8003980:	6838      	ldr	r0, [r7, #0]
 8003982:	f7ff ffd1 	bl	8003928 <proc_data_1_uint8>
	proc_data_1_uint8(out   , data_sec  	);
 8003986:	4b84      	ldr	r3, [pc, #528]	; (8003b98 <imu_data_conv_config+0x23c>)
 8003988:	781b      	ldrb	r3, [r3, #0]
 800398a:	4619      	mov	r1, r3
 800398c:	6838      	ldr	r0, [r7, #0]
 800398e:	f7ff ffcb 	bl	8003928 <proc_data_1_uint8>
	proc_data_1_uint8(out 	, data_subSec );
 8003992:	4b82      	ldr	r3, [pc, #520]	; (8003b9c <imu_data_conv_config+0x240>)
 8003994:	781b      	ldrb	r3, [r3, #0]
 8003996:	4619      	mov	r1, r3
 8003998:	6838      	ldr	r0, [r7, #0]
 800399a:	f7ff ffc5 	bl	8003928 <proc_data_1_uint8>
	proc_data_2_uint16(out	, data_counter);
 800399e:	4b80      	ldr	r3, [pc, #512]	; (8003ba0 <imu_data_conv_config+0x244>)
 80039a0:	881b      	ldrh	r3, [r3, #0]
 80039a2:	4619      	mov	r1, r3
 80039a4:	6838      	ldr	r0, [r7, #0]
 80039a6:	f7ff ff97 	bl	80038d8 <proc_data_2_uint16>
	proc_data_2(out    , imu->temp);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80039b0:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80039b4:	eeb0 0a67 	vmov.f32	s0, s15
 80039b8:	6838      	ldr	r0, [r7, #0]
 80039ba:	f7ff ff5f 	bl	800387c <proc_data_2>
	proc_data_4(out    , imu->quaternionWXYZ[0]);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80039c4:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80039c8:	eeb0 0a67 	vmov.f32	s0, s15
 80039cc:	6838      	ldr	r0, [r7, #0]
 80039ce:	f7ff ff13 	bl	80037f8 <proc_data_4>
	proc_data_4(out    , imu->quaternionWXYZ[1]);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80039d8:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 80039dc:	eeb0 0a67 	vmov.f32	s0, s15
 80039e0:	6838      	ldr	r0, [r7, #0]
 80039e2:	f7ff ff09 	bl	80037f8 <proc_data_4>
	proc_data_4(out    , imu->quaternionWXYZ[2]);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80039ec:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 80039f0:	eeb0 0a67 	vmov.f32	s0, s15
 80039f4:	6838      	ldr	r0, [r7, #0]
 80039f6:	f7ff feff 	bl	80037f8 <proc_data_4>
	proc_data_4(out    , imu->quaternionWXYZ[3]);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a00:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8003a04:	eeb0 0a67 	vmov.f32	s0, s15
 8003a08:	6838      	ldr	r0, [r7, #0]
 8003a0a:	f7ff fef5 	bl	80037f8 <proc_data_4>
	proc_data_2(out    , imu->rateOfTurnXYZ[0]);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a14:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8003a18:	eeb0 0a67 	vmov.f32	s0, s15
 8003a1c:	6838      	ldr	r0, [r7, #0]
 8003a1e:	f7ff ff2d 	bl	800387c <proc_data_2>
	proc_data_2(out    , imu->rateOfTurnXYZ[1]);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a28:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8003a2c:	eeb0 0a67 	vmov.f32	s0, s15
 8003a30:	6838      	ldr	r0, [r7, #0]
 8003a32:	f7ff ff23 	bl	800387c <proc_data_2>
	proc_data_2(out    , imu->rateOfTurnXYZ[2]);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a3c:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8003a40:	eeb0 0a67 	vmov.f32	s0, s15
 8003a44:	6838      	ldr	r0, [r7, #0]
 8003a46:	f7ff ff19 	bl	800387c <proc_data_2>
	proc_data_2(out    , imu->freeAccelerationXYZ[0]);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a50:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8003a54:	eeb0 0a67 	vmov.f32	s0, s15
 8003a58:	6838      	ldr	r0, [r7, #0]
 8003a5a:	f7ff ff0f 	bl	800387c <proc_data_2>
	proc_data_2(out    , imu->freeAccelerationXYZ[1]);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a64:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8003a68:	eeb0 0a67 	vmov.f32	s0, s15
 8003a6c:	6838      	ldr	r0, [r7, #0]
 8003a6e:	f7ff ff05 	bl	800387c <proc_data_2>
	proc_data_2(out    , imu->freeAccelerationXYZ[2]);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a78:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8003a7c:	eeb0 0a67 	vmov.f32	s0, s15
 8003a80:	6838      	ldr	r0, [r7, #0]
 8003a82:	f7ff fefb 	bl	800387c <proc_data_2>
	proc_data_2(out    , imu->accelerationXYZ[0]);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a8c:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8003a90:	eeb0 0a67 	vmov.f32	s0, s15
 8003a94:	6838      	ldr	r0, [r7, #0]
 8003a96:	f7ff fef1 	bl	800387c <proc_data_2>
	proc_data_2(out    , imu->accelerationXYZ[1]);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003aa0:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8003aa4:	eeb0 0a67 	vmov.f32	s0, s15
 8003aa8:	6838      	ldr	r0, [r7, #0]
 8003aaa:	f7ff fee7 	bl	800387c <proc_data_2>
	proc_data_2(out    , imu->accelerationXYZ[2]);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ab4:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8003ab8:	eeb0 0a67 	vmov.f32	s0, s15
 8003abc:	6838      	ldr	r0, [r7, #0]
 8003abe:	f7ff fedd 	bl	800387c <proc_data_2>
	proc_data_2(out, imu->positionEcefXYZ[0]);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ac8:	edd3 7a31 	vldr	s15, [r3, #196]	; 0xc4
 8003acc:	eeb0 0a67 	vmov.f32	s0, s15
 8003ad0:	6838      	ldr	r0, [r7, #0]
 8003ad2:	f7ff fed3 	bl	800387c <proc_data_2>
	proc_data_2(out, imu->positionEcefXYZ[1]);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003adc:	edd3 7a32 	vldr	s15, [r3, #200]	; 0xc8
 8003ae0:	eeb0 0a67 	vmov.f32	s0, s15
 8003ae4:	6838      	ldr	r0, [r7, #0]
 8003ae6:	f7ff fec9 	bl	800387c <proc_data_2>
	proc_data_2(out, imu->positionEcefXYZ[2]);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003af0:	edd3 7a33 	vldr	s15, [r3, #204]	; 0xcc
 8003af4:	eeb0 0a67 	vmov.f32	s0, s15
 8003af8:	6838      	ldr	r0, [r7, #0]
 8003afa:	f7ff febf 	bl	800387c <proc_data_2>
	proc_data_4(out, imu->latitude);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b04:	edd3 7a34 	vldr	s15, [r3, #208]	; 0xd0
 8003b08:	eeb0 0a67 	vmov.f32	s0, s15
 8003b0c:	6838      	ldr	r0, [r7, #0]
 8003b0e:	f7ff fe73 	bl	80037f8 <proc_data_4>
	proc_data_4(out, imu->longitude);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b18:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 8003b1c:	eeb0 0a67 	vmov.f32	s0, s15
 8003b20:	6838      	ldr	r0, [r7, #0]
 8003b22:	f7ff fe69 	bl	80037f8 <proc_data_4>
	proc_data_4(out, imu->altitudeEllip);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b2c:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 8003b30:	eeb0 0a67 	vmov.f32	s0, s15
 8003b34:	6838      	ldr	r0, [r7, #0]
 8003b36:	f7ff fe5f 	bl	80037f8 <proc_data_4>
	proc_data_2(out, imu->velocityXYZ[0]);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b40:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8003b44:	eeb0 0a67 	vmov.f32	s0, s15
 8003b48:	6838      	ldr	r0, [r7, #0]
 8003b4a:	f7ff fe97 	bl	800387c <proc_data_2>
	proc_data_2(out, imu->velocityXYZ[1]);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b54:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 8003b58:	eeb0 0a67 	vmov.f32	s0, s15
 8003b5c:	6838      	ldr	r0, [r7, #0]
 8003b5e:	f7ff fe8d 	bl	800387c <proc_data_2>
	proc_data_2(out, imu->velocityXYZ[2]);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b68:	edd3 7a39 	vldr	s15, [r3, #228]	; 0xe4
 8003b6c:	eeb0 0a67 	vmov.f32	s0, s15
 8003b70:	6838      	ldr	r0, [r7, #0]
 8003b72:	f7ff fe83 	bl	800387c <proc_data_2>
	proc_data_4(out    , data_PA_temp);
 8003b76:	4b0b      	ldr	r3, [pc, #44]	; (8003ba4 <imu_data_conv_config+0x248>)
 8003b78:	edd3 7a00 	vldr	s15, [r3]
 8003b7c:	eeb0 0a67 	vmov.f32	s0, s15
 8003b80:	6838      	ldr	r0, [r7, #0]
 8003b82:	f7ff fe39 	bl	80037f8 <proc_data_4>

}
 8003b86:	bf00      	nop
 8003b88:	3708      	adds	r7, #8
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}
 8003b8e:	bf00      	nop
 8003b90:	2000148e 	.word	0x2000148e
 8003b94:	2000148f 	.word	0x2000148f
 8003b98:	20001490 	.word	0x20001490
 8003b9c:	20001491 	.word	0x20001491
 8003ba0:	2000148c 	.word	0x2000148c
 8003ba4:	20001494 	.word	0x20001494

08003ba8 <imu_data_conv_onFly>:
void imu_data_conv_onFly(IMU *imu, IMU_DATA_TO_SEND_t *out){
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b082      	sub	sp, #8
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
 8003bb0:	6039      	str	r1, [r7, #0]
	out->length = 0;
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
	proc_data_1_uint8(out   , data_hour 	);
 8003bba:	4b61      	ldr	r3, [pc, #388]	; (8003d40 <imu_data_conv_onFly+0x198>)
 8003bbc:	781b      	ldrb	r3, [r3, #0]
 8003bbe:	4619      	mov	r1, r3
 8003bc0:	6838      	ldr	r0, [r7, #0]
 8003bc2:	f7ff feb1 	bl	8003928 <proc_data_1_uint8>
	proc_data_1_uint8(out   , data_min  	);
 8003bc6:	4b5f      	ldr	r3, [pc, #380]	; (8003d44 <imu_data_conv_onFly+0x19c>)
 8003bc8:	781b      	ldrb	r3, [r3, #0]
 8003bca:	4619      	mov	r1, r3
 8003bcc:	6838      	ldr	r0, [r7, #0]
 8003bce:	f7ff feab 	bl	8003928 <proc_data_1_uint8>
	proc_data_1_uint8(out   , data_sec  	);
 8003bd2:	4b5d      	ldr	r3, [pc, #372]	; (8003d48 <imu_data_conv_onFly+0x1a0>)
 8003bd4:	781b      	ldrb	r3, [r3, #0]
 8003bd6:	4619      	mov	r1, r3
 8003bd8:	6838      	ldr	r0, [r7, #0]
 8003bda:	f7ff fea5 	bl	8003928 <proc_data_1_uint8>
	proc_data_1_uint8(out 	, data_subSec );
 8003bde:	4b5b      	ldr	r3, [pc, #364]	; (8003d4c <imu_data_conv_onFly+0x1a4>)
 8003be0:	781b      	ldrb	r3, [r3, #0]
 8003be2:	4619      	mov	r1, r3
 8003be4:	6838      	ldr	r0, [r7, #0]
 8003be6:	f7ff fe9f 	bl	8003928 <proc_data_1_uint8>
	proc_data_2_uint16(out	, data_counter);
 8003bea:	4b59      	ldr	r3, [pc, #356]	; (8003d50 <imu_data_conv_onFly+0x1a8>)
 8003bec:	881b      	ldrh	r3, [r3, #0]
 8003bee:	4619      	mov	r1, r3
 8003bf0:	6838      	ldr	r0, [r7, #0]
 8003bf2:	f7ff fe71 	bl	80038d8 <proc_data_2_uint16>
	proc_data_4(out    		, imu->quaternionWXYZ[0]);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003bfc:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8003c00:	eeb0 0a67 	vmov.f32	s0, s15
 8003c04:	6838      	ldr	r0, [r7, #0]
 8003c06:	f7ff fdf7 	bl	80037f8 <proc_data_4>
	proc_data_4(out    		, imu->quaternionWXYZ[1]);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c10:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8003c14:	eeb0 0a67 	vmov.f32	s0, s15
 8003c18:	6838      	ldr	r0, [r7, #0]
 8003c1a:	f7ff fded 	bl	80037f8 <proc_data_4>
	proc_data_4(out    		, imu->quaternionWXYZ[2]);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c24:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8003c28:	eeb0 0a67 	vmov.f32	s0, s15
 8003c2c:	6838      	ldr	r0, [r7, #0]
 8003c2e:	f7ff fde3 	bl	80037f8 <proc_data_4>
	proc_data_4(out    		, imu->quaternionWXYZ[3]);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c38:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8003c3c:	eeb0 0a67 	vmov.f32	s0, s15
 8003c40:	6838      	ldr	r0, [r7, #0]
 8003c42:	f7ff fdd9 	bl	80037f8 <proc_data_4>
	proc_data_2(out    		, imu->rateOfTurnXYZ[0]);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c4c:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8003c50:	eeb0 0a67 	vmov.f32	s0, s15
 8003c54:	6838      	ldr	r0, [r7, #0]
 8003c56:	f7ff fe11 	bl	800387c <proc_data_2>
	proc_data_2(out    		, imu->rateOfTurnXYZ[1]);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c60:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8003c64:	eeb0 0a67 	vmov.f32	s0, s15
 8003c68:	6838      	ldr	r0, [r7, #0]
 8003c6a:	f7ff fe07 	bl	800387c <proc_data_2>
	proc_data_2(out    		, imu->rateOfTurnXYZ[2]);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c74:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8003c78:	eeb0 0a67 	vmov.f32	s0, s15
 8003c7c:	6838      	ldr	r0, [r7, #0]
 8003c7e:	f7ff fdfd 	bl	800387c <proc_data_2>
	proc_data_2(out    		, imu->freeAccelerationXYZ[0]);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c88:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8003c8c:	eeb0 0a67 	vmov.f32	s0, s15
 8003c90:	6838      	ldr	r0, [r7, #0]
 8003c92:	f7ff fdf3 	bl	800387c <proc_data_2>
	proc_data_2(out    		, imu->freeAccelerationXYZ[1]);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c9c:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8003ca0:	eeb0 0a67 	vmov.f32	s0, s15
 8003ca4:	6838      	ldr	r0, [r7, #0]
 8003ca6:	f7ff fde9 	bl	800387c <proc_data_2>
	proc_data_2(out    		, imu->freeAccelerationXYZ[2]);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003cb0:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8003cb4:	eeb0 0a67 	vmov.f32	s0, s15
 8003cb8:	6838      	ldr	r0, [r7, #0]
 8003cba:	f7ff fddf 	bl	800387c <proc_data_2>
	proc_data_2(out			, imu->positionEcefXYZ[0]);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003cc4:	edd3 7a31 	vldr	s15, [r3, #196]	; 0xc4
 8003cc8:	eeb0 0a67 	vmov.f32	s0, s15
 8003ccc:	6838      	ldr	r0, [r7, #0]
 8003cce:	f7ff fdd5 	bl	800387c <proc_data_2>
	proc_data_2(out			, imu->positionEcefXYZ[1]);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003cd8:	edd3 7a32 	vldr	s15, [r3, #200]	; 0xc8
 8003cdc:	eeb0 0a67 	vmov.f32	s0, s15
 8003ce0:	6838      	ldr	r0, [r7, #0]
 8003ce2:	f7ff fdcb 	bl	800387c <proc_data_2>
	proc_data_2(out			, imu->positionEcefXYZ[2]);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003cec:	edd3 7a33 	vldr	s15, [r3, #204]	; 0xcc
 8003cf0:	eeb0 0a67 	vmov.f32	s0, s15
 8003cf4:	6838      	ldr	r0, [r7, #0]
 8003cf6:	f7ff fdc1 	bl	800387c <proc_data_2>
	proc_data_2(out			, imu->velocityXYZ[0]);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d00:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8003d04:	eeb0 0a67 	vmov.f32	s0, s15
 8003d08:	6838      	ldr	r0, [r7, #0]
 8003d0a:	f7ff fdb7 	bl	800387c <proc_data_2>
	proc_data_2(out			, imu->velocityXYZ[1]);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d14:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 8003d18:	eeb0 0a67 	vmov.f32	s0, s15
 8003d1c:	6838      	ldr	r0, [r7, #0]
 8003d1e:	f7ff fdad 	bl	800387c <proc_data_2>
	proc_data_2(out			, imu->velocityXYZ[2]);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d28:	edd3 7a39 	vldr	s15, [r3, #228]	; 0xe4
 8003d2c:	eeb0 0a67 	vmov.f32	s0, s15
 8003d30:	6838      	ldr	r0, [r7, #0]
 8003d32:	f7ff fda3 	bl	800387c <proc_data_2>

}
 8003d36:	bf00      	nop
 8003d38:	3708      	adds	r7, #8
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}
 8003d3e:	bf00      	nop
 8003d40:	2000148e 	.word	0x2000148e
 8003d44:	2000148f 	.word	0x2000148f
 8003d48:	20001490 	.word	0x20001490
 8003d4c:	20001491 	.word	0x20001491
 8003d50:	2000148c 	.word	0x2000148c
 8003d54:	00000000 	.word	0x00000000

08003d58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003d58:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003d5c:	f5ad 6da5 	sub.w	sp, sp, #1320	; 0x528
 8003d60:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003d62:	f000 ffa9 	bl	8004cb8 <HAL_Init>

  /* USER CODE BEGIN Init */

	HAL_UARTEx_ReceiveToIdle_DMA(&EXT_uart, EXT_buffer, EXT_BUFFER_SIZE);
 8003d66:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003d6a:	49a3      	ldr	r1, [pc, #652]	; (8003ff8 <main+0x2a0>)
 8003d6c:	48a3      	ldr	r0, [pc, #652]	; (8003ffc <main+0x2a4>)
 8003d6e:	f004 fbf7 	bl	8008560 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&EXT_DMA_RX, DMA_IT_HT);
 8003d72:	4ba3      	ldr	r3, [pc, #652]	; (8004000 <main+0x2a8>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	681a      	ldr	r2, [r3, #0]
 8003d78:	4ba1      	ldr	r3, [pc, #644]	; (8004000 <main+0x2a8>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f022 0208 	bic.w	r2, r2, #8
 8003d80:	601a      	str	r2, [r3, #0]

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003d82:	f000 fa5d 	bl	8004240 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003d86:	f7ff fc0d 	bl	80035a4 <MX_GPIO_Init>
  MX_DMA_Init();
 8003d8a:	f7ff fbb5 	bl	80034f8 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8003d8e:	f000 fdbd 	bl	800490c <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8003d92:	f000 fde5 	bl	8004960 <MX_USART3_UART_Init>
  MX_SPI4_Init();
 8003d96:	f000 fb49 	bl	800442c <MX_SPI4_Init>
  MX_RTC_Init();
 8003d9a:	f000 fac3 	bl	8004324 <MX_RTC_Init>
  MX_ADC3_Init();
 8003d9e:	f7ff fb13 	bl	80033c8 <MX_ADC3_Init>
  /* USER CODE BEGIN 2 */


  myLoRa.hSPIx = &hspi4;
 8003da2:	4b98      	ldr	r3, [pc, #608]	; (8004004 <main+0x2ac>)
 8003da4:	4a98      	ldr	r2, [pc, #608]	; (8004008 <main+0x2b0>)
 8003da6:	601a      	str	r2, [r3, #0]
  myLoRa.CS_port = SPI4_CS_GPIO_Port;
 8003da8:	4b96      	ldr	r3, [pc, #600]	; (8004004 <main+0x2ac>)
 8003daa:	4a98      	ldr	r2, [pc, #608]	; (800400c <main+0x2b4>)
 8003dac:	605a      	str	r2, [r3, #4]
  myLoRa.CS_pin = SPI4_CS_Pin;
 8003dae:	4b95      	ldr	r3, [pc, #596]	; (8004004 <main+0x2ac>)
 8003db0:	2210      	movs	r2, #16
 8003db2:	811a      	strh	r2, [r3, #8]
  myLoRa.reset_port = LoRa_RST_GPIO_Port;
 8003db4:	4b93      	ldr	r3, [pc, #588]	; (8004004 <main+0x2ac>)
 8003db6:	4a96      	ldr	r2, [pc, #600]	; (8004010 <main+0x2b8>)
 8003db8:	60da      	str	r2, [r3, #12]
  myLoRa.reset_pin = LoRa_RST_Pin;
 8003dba:	4b92      	ldr	r3, [pc, #584]	; (8004004 <main+0x2ac>)
 8003dbc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003dc0:	821a      	strh	r2, [r3, #16]
  myLoRa.DIO0_port = DIO0_GPIO_Port;
 8003dc2:	4b90      	ldr	r3, [pc, #576]	; (8004004 <main+0x2ac>)
 8003dc4:	4a93      	ldr	r2, [pc, #588]	; (8004014 <main+0x2bc>)
 8003dc6:	615a      	str	r2, [r3, #20]
  myLoRa.DIO0_pin = DIO0_Pin;
 8003dc8:	4b8e      	ldr	r3, [pc, #568]	; (8004004 <main+0x2ac>)
 8003dca:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003dce:	831a      	strh	r2, [r3, #24]
  myLoRa.DIO1_port = DIO1_GPIO_Port;
 8003dd0:	4b8c      	ldr	r3, [pc, #560]	; (8004004 <main+0x2ac>)
 8003dd2:	4a8f      	ldr	r2, [pc, #572]	; (8004010 <main+0x2b8>)
 8003dd4:	61da      	str	r2, [r3, #28]
  myLoRa.DIO1_pin = DIO1_Pin;
 8003dd6:	4b8b      	ldr	r3, [pc, #556]	; (8004004 <main+0x2ac>)
 8003dd8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003ddc:	841a      	strh	r2, [r3, #32]
  myLoRa.DIO2_port = DIO2_GPIO_Port;
 8003dde:	4b89      	ldr	r3, [pc, #548]	; (8004004 <main+0x2ac>)
 8003de0:	4a8c      	ldr	r2, [pc, #560]	; (8004014 <main+0x2bc>)
 8003de2:	625a      	str	r2, [r3, #36]	; 0x24
  myLoRa.DIO2_pin = DIO2_Pin;
 8003de4:	4b87      	ldr	r3, [pc, #540]	; (8004004 <main+0x2ac>)
 8003de6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003dea:	851a      	strh	r2, [r3, #40]	; 0x28
  myLoRa.LoRa_modem = LORA_MODEM;
 8003dec:	4b85      	ldr	r3, [pc, #532]	; (8004004 <main+0x2ac>)
 8003dee:	2201      	movs	r2, #1
 8003df0:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  myLoRa.frequency = 433;           //MHz
 8003df4:	4b83      	ldr	r3, [pc, #524]	; (8004004 <main+0x2ac>)
 8003df6:	f240 12b1 	movw	r2, #433	; 0x1b1
 8003dfa:	859a      	strh	r2, [r3, #44]	; 0x2c
  myLoRa.bandWidth = BW_125KHz;
 8003dfc:	4b81      	ldr	r3, [pc, #516]	; (8004004 <main+0x2ac>)
 8003dfe:	2207      	movs	r2, #7
 8003e00:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  myLoRa.crcRate = CR_4_5;
 8003e04:	4b7f      	ldr	r3, [pc, #508]	; (8004004 <main+0x2ac>)
 8003e06:	2201      	movs	r2, #1
 8003e08:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
  myLoRa.implicit_on = EXPLICIT;
 8003e0c:	4b7d      	ldr	r3, [pc, #500]	; (8004004 <main+0x2ac>)
 8003e0e:	2200      	movs	r2, #0
 8003e10:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  myLoRa.spredingFactor = SF_7;
 8003e14:	4b7b      	ldr	r3, [pc, #492]	; (8004004 <main+0x2ac>)
 8003e16:	2207      	movs	r2, #7
 8003e18:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  myLoRa.preamble = 10;
 8003e1c:	4b79      	ldr	r3, [pc, #484]	; (8004004 <main+0x2ac>)
 8003e1e:	220a      	movs	r2, #10
 8003e20:	865a      	strh	r2, [r3, #50]	; 0x32
  myLoRa.paselect = RFO;
 8003e22:	4b78      	ldr	r3, [pc, #480]	; (8004004 <main+0x2ac>)
 8003e24:	2200      	movs	r2, #0
 8003e26:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  myLoRa.maxpower = 7;
 8003e2a:	4b76      	ldr	r3, [pc, #472]	; (8004004 <main+0x2ac>)
 8003e2c:	2207      	movs	r2, #7
 8003e2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  myLoRa.outputpower = 15;                //0~15
 8003e32:	4b74      	ldr	r3, [pc, #464]	; (8004004 <main+0x2ac>)
 8003e34:	220f      	movs	r2, #15
 8003e36:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
//  myLoRa.paselect = PA_BOOST;
//  myLoRa.maxpower = 7;
//  myLoRa.outputpower = 15;
  myLoRa.PaDac = 0x84;      //0x84:max power = 17dBm   0x87:max power = 20dBm in PA_BOOST pin//-4~15
 8003e3a:	4b72      	ldr	r3, [pc, #456]	; (8004004 <main+0x2ac>)
 8003e3c:	2284      	movs	r2, #132	; 0x84
 8003e3e:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
  HAL_GPIO_WritePin(FEM_CPS_GPIO_Port, FEM_CPS_Pin, GPIO_PIN_RESET);
 8003e42:	2200      	movs	r2, #0
 8003e44:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003e48:	4871      	ldr	r0, [pc, #452]	; (8004010 <main+0x2b8>)
 8003e4a:	f002 f9f5 	bl	8006238 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(FEM_CTX_GPIO_Port, FEM_CTX_Pin, GPIO_PIN_RESET);
 8003e4e:	2200      	movs	r2, #0
 8003e50:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003e54:	486e      	ldr	r0, [pc, #440]	; (8004010 <main+0x2b8>)
 8003e56:	f002 f9ef 	bl	8006238 <HAL_GPIO_WritePin>
  myLoRa.PaOcp = 20;                     //default=0x0B=11, max=27
 8003e5a:	4b6a      	ldr	r3, [pc, #424]	; (8004004 <main+0x2ac>)
 8003e5c:	2214      	movs	r2, #20
 8003e5e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  myLoRa.CRCon = 0;
 8003e62:	4b68      	ldr	r3, [pc, #416]	; (8004004 <main+0x2ac>)
 8003e64:	2200      	movs	r2, #0
 8003e66:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  myLoRa.TCXOon = 0;
 8003e6a:	4b66      	ldr	r3, [pc, #408]	; (8004004 <main+0x2ac>)
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  myLoRa.packetSize = 12;
 8003e72:	4b64      	ldr	r3, [pc, #400]	; (8004004 <main+0x2ac>)
 8003e74:	220c      	movs	r2, #12
 8003e76:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b

  LoRa_reset(&myLoRa);
 8003e7a:	4862      	ldr	r0, [pc, #392]	; (8004004 <main+0x2ac>)
 8003e7c:	f7ff f9c9 	bl	8003212 <LoRa_reset>
  LoRa_init(&myLoRa);              //initialize LoRa configuration
 8003e80:	4860      	ldr	r0, [pc, #384]	; (8004004 <main+0x2ac>)
 8003e82:	f7ff f8ce 	bl	8003022 <LoRa_init>
  LoRa_startReceiving(&myLoRa);
 8003e86:	485f      	ldr	r0, [pc, #380]	; (8004004 <main+0x2ac>)
 8003e88:	f7fe fffc 	bl	8002e84 <LoRa_startReceiving>

	IMU_Init();
 8003e8c:	f7fd f8da 	bl	8001044 <IMU_Init>


	HAL_ADC_Start(&hadc3);
 8003e90:	4861      	ldr	r0, [pc, #388]	; (8004018 <main+0x2c0>)
 8003e92:	f000 ffeb 	bl	8004e6c <HAL_ADC_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	uint32_t timer = HAL_GetTick();
 8003e96:	f000 ff75 	bl	8004d84 <HAL_GetTick>
 8003e9a:	f8c7 0524 	str.w	r0, [r7, #1316]	; 0x524
	uint32_t loopRunTime = 0;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	f8c7 3520 	str.w	r3, [r7, #1312]	; 0x520
	bool GPS_no_calied = true;
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	f887 351f 	strb.w	r3, [r7, #1311]	; 0x51f

	IMU_DATA_TO_SEND_t data2Lora;

	data_counter=0;
 8003eaa:	4b5c      	ldr	r3, [pc, #368]	; (800401c <main+0x2c4>)
 8003eac:	2200      	movs	r2, #0
 8003eae:	801a      	strh	r2, [r3, #0]

	printf("init finish!!!!!!!!!!!!\n");
 8003eb0:	485b      	ldr	r0, [pc, #364]	; (8004020 <main+0x2c8>)
 8003eb2:	f006 fa8d 	bl	800a3d0 <puts>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		//IMU data gathering
		IMU_process_data();
 8003eb6:	f7fd f937 	bl	8001128 <IMU_process_data>

		IMU_State_mechine();
 8003eba:	f7fd f96f 	bl	800119c <IMU_State_mechine>

		/* Get the RTC current Time */
		HAL_RTC_GetTime(&hrtc, &GetTime, RTC_FORMAT_BIN);
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	4958      	ldr	r1, [pc, #352]	; (8004024 <main+0x2cc>)
 8003ec2:	4859      	ldr	r0, [pc, #356]	; (8004028 <main+0x2d0>)
 8003ec4:	f003 f938 	bl	8007138 <HAL_RTC_GetTime>
		/* Get the RTC current Date */
		HAL_RTC_GetDate(&hrtc, &GetDate, RTC_FORMAT_BIN);
 8003ec8:	2200      	movs	r2, #0
 8003eca:	4958      	ldr	r1, [pc, #352]	; (800402c <main+0x2d4>)
 8003ecc:	4856      	ldr	r0, [pc, #344]	; (8004028 <main+0x2d0>)
 8003ece:	f003 fa15 	bl	80072fc <HAL_RTC_GetDate>

		//Calibrate date ,only run once
		if( (imu.myGnssData.numSV >= 4) &&
 8003ed2:	4b57      	ldr	r3, [pc, #348]	; (8004030 <main+0x2d8>)
 8003ed4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ed8:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 8003edc:	2b03      	cmp	r3, #3
 8003ede:	d961      	bls.n	8003fa4 <main+0x24c>
				((GetDate.Year+2000) != imu.myGnssData.year) &&
 8003ee0:	4b52      	ldr	r3, [pc, #328]	; (800402c <main+0x2d4>)
 8003ee2:	78db      	ldrb	r3, [r3, #3]
 8003ee4:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8003ee8:	4a51      	ldr	r2, [pc, #324]	; (8004030 <main+0x2d8>)
 8003eea:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003eee:	f8b2 2064 	ldrh.w	r2, [r2, #100]	; 0x64
		if( (imu.myGnssData.numSV >= 4) &&
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d056      	beq.n	8003fa4 <main+0x24c>
				((GetDate.Year+2000) != imu.myGnssData.year) &&
 8003ef6:	f897 351f 	ldrb.w	r3, [r7, #1311]	; 0x51f
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d052      	beq.n	8003fa4 <main+0x24c>
				(GPS_no_calied)){
			printf("Reset RTC timer\n");
 8003efe:	484d      	ldr	r0, [pc, #308]	; (8004034 <main+0x2dc>)
 8003f00:	f006 fa66 	bl	800a3d0 <puts>
			RTC_TimeTypeDef IMU_time;
			RTC_DateTypeDef IMU_date;
			IMU_date.Year		= imu.myGnssData.year-2000;
 8003f04:	4b4a      	ldr	r3, [pc, #296]	; (8004030 <main+0x2d8>)
 8003f06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f0a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8003f0e:	b2db      	uxtb	r3, r3
 8003f10:	3330      	adds	r3, #48	; 0x30
 8003f12:	b2da      	uxtb	r2, r3
 8003f14:	f507 63a5 	add.w	r3, r7, #1320	; 0x528
 8003f18:	f5a3 6385 	sub.w	r3, r3, #1064	; 0x428
 8003f1c:	70da      	strb	r2, [r3, #3]
			IMU_date.Month		= imu.myGnssData.month;
 8003f1e:	4b44      	ldr	r3, [pc, #272]	; (8004030 <main+0x2d8>)
 8003f20:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f24:	f893 2066 	ldrb.w	r2, [r3, #102]	; 0x66
 8003f28:	f507 63a5 	add.w	r3, r7, #1320	; 0x528
 8003f2c:	f5a3 6385 	sub.w	r3, r3, #1064	; 0x428
 8003f30:	705a      	strb	r2, [r3, #1]
			IMU_date.Date		= imu.myGnssData.day;
 8003f32:	4b3f      	ldr	r3, [pc, #252]	; (8004030 <main+0x2d8>)
 8003f34:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f38:	f893 2067 	ldrb.w	r2, [r3, #103]	; 0x67
 8003f3c:	f507 63a5 	add.w	r3, r7, #1320	; 0x528
 8003f40:	f5a3 6385 	sub.w	r3, r3, #1064	; 0x428
 8003f44:	709a      	strb	r2, [r3, #2]
			IMU_time.Hours 		= imu.myGnssData.hour;
 8003f46:	4b3a      	ldr	r3, [pc, #232]	; (8004030 <main+0x2d8>)
 8003f48:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f4c:	f893 2068 	ldrb.w	r2, [r3, #104]	; 0x68
 8003f50:	f507 63a5 	add.w	r3, r7, #1320	; 0x528
 8003f54:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 8003f58:	701a      	strb	r2, [r3, #0]
			IMU_time.Minutes 	= imu.myGnssData.minute;
 8003f5a:	4b35      	ldr	r3, [pc, #212]	; (8004030 <main+0x2d8>)
 8003f5c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f60:	f893 2069 	ldrb.w	r2, [r3, #105]	; 0x69
 8003f64:	f507 63a5 	add.w	r3, r7, #1320	; 0x528
 8003f68:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 8003f6c:	705a      	strb	r2, [r3, #1]
			IMU_time.Seconds	= imu.myGnssData.second;
 8003f6e:	4b30      	ldr	r3, [pc, #192]	; (8004030 <main+0x2d8>)
 8003f70:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f74:	f893 206a 	ldrb.w	r2, [r3, #106]	; 0x6a
 8003f78:	f507 63a5 	add.w	r3, r7, #1320	; 0x528
 8003f7c:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 8003f80:	709a      	strb	r2, [r3, #2]

			HAL_RTC_SetTime(&hrtc, &IMU_time, RTC_FORMAT_BIN);
 8003f82:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8003f86:	2200      	movs	r2, #0
 8003f88:	4619      	mov	r1, r3
 8003f8a:	4827      	ldr	r0, [pc, #156]	; (8004028 <main+0x2d0>)
 8003f8c:	f003 f83a 	bl	8007004 <HAL_RTC_SetTime>
			HAL_RTC_SetDate(&hrtc, &IMU_date, RTC_FORMAT_BIN);
 8003f90:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8003f94:	2200      	movs	r2, #0
 8003f96:	4619      	mov	r1, r3
 8003f98:	4823      	ldr	r0, [pc, #140]	; (8004028 <main+0x2d0>)
 8003f9a:	f003 f92b 	bl	80071f4 <HAL_RTC_SetDate>

			GPS_no_calied= false;
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	f887 351f 	strb.w	r3, [r7, #1311]	; 0x51f
		}

		/*check fly mode switch*/
		modeSwitch = HAL_GPIO_ReadPin(Mode_Switch_GPIO_Port, Mode_Switch_Pin);
 8003fa4:	2140      	movs	r1, #64	; 0x40
 8003fa6:	4824      	ldr	r0, [pc, #144]	; (8004038 <main+0x2e0>)
 8003fa8:	f002 f92e 	bl	8006208 <HAL_GPIO_ReadPin>
 8003fac:	4603      	mov	r3, r0
 8003fae:	461a      	mov	r2, r3
 8003fb0:	4b22      	ldr	r3, [pc, #136]	; (800403c <main+0x2e4>)
 8003fb2:	701a      	strb	r2, [r3, #0]
		if(modeSwitch == GPIO_PIN_RESET && prevModeSwitch == GPIO_PIN_SET && HAL_GetTick() > flyModeDebounce){
 8003fb4:	4b21      	ldr	r3, [pc, #132]	; (800403c <main+0x2e4>)
 8003fb6:	781b      	ldrb	r3, [r3, #0]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d14f      	bne.n	800405c <main+0x304>
 8003fbc:	4b20      	ldr	r3, [pc, #128]	; (8004040 <main+0x2e8>)
 8003fbe:	781b      	ldrb	r3, [r3, #0]
 8003fc0:	2b01      	cmp	r3, #1
 8003fc2:	d14b      	bne.n	800405c <main+0x304>
 8003fc4:	f000 fede 	bl	8004d84 <HAL_GetTick>
 8003fc8:	4602      	mov	r2, r0
 8003fca:	4b1e      	ldr	r3, [pc, #120]	; (8004044 <main+0x2ec>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	429a      	cmp	r2, r3
 8003fd0:	d944      	bls.n	800405c <main+0x304>
			flyModeDebounce = HAL_GetTick() + 1000;
 8003fd2:	f000 fed7 	bl	8004d84 <HAL_GetTick>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8003fdc:	4a19      	ldr	r2, [pc, #100]	; (8004044 <main+0x2ec>)
 8003fde:	6013      	str	r3, [r2, #0]
			if(curFlyMode == config){
 8003fe0:	4b19      	ldr	r3, [pc, #100]	; (8004048 <main+0x2f0>)
 8003fe2:	781b      	ldrb	r3, [r3, #0]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d133      	bne.n	8004050 <main+0x2f8>
				curFlyMode = onFly;
 8003fe8:	4b17      	ldr	r3, [pc, #92]	; (8004048 <main+0x2f0>)
 8003fea:	2201      	movs	r2, #1
 8003fec:	701a      	strb	r2, [r3, #0]
				printf("fly mode now --> on fly\n");
 8003fee:	4817      	ldr	r0, [pc, #92]	; (800404c <main+0x2f4>)
 8003ff0:	f006 f9ee 	bl	800a3d0 <puts>
 8003ff4:	e032      	b.n	800405c <main+0x304>
 8003ff6:	bf00      	nop
 8003ff8:	20001498 	.word	0x20001498
 8003ffc:	200019e0 	.word	0x200019e0
 8004000:	20001a68 	.word	0x20001a68
 8004004:	20001450 	.word	0x20001450
 8004008:	200018c4 	.word	0x200018c4
 800400c:	40021000 	.word	0x40021000
 8004010:	40020c00 	.word	0x40020c00
 8004014:	40021400 	.word	0x40021400
 8004018:	200013ec 	.word	0x200013ec
 800401c:	2000148c 	.word	0x2000148c
 8004020:	0800cc78 	.word	0x0800cc78
 8004024:	20001438 	.word	0x20001438
 8004028:	200018a4 	.word	0x200018a4
 800402c:	20001434 	.word	0x20001434
 8004030:	20000300 	.word	0x20000300
 8004034:	0800cc90 	.word	0x0800cc90
 8004038:	40020000 	.word	0x40020000
 800403c:	2000189c 	.word	0x2000189c
 8004040:	2000189d 	.word	0x2000189d
 8004044:	200018a0 	.word	0x200018a0
 8004048:	2000189e 	.word	0x2000189e
 800404c:	0800cca0 	.word	0x0800cca0
			}else{
				curFlyMode = config;
 8004050:	4b69      	ldr	r3, [pc, #420]	; (80041f8 <main+0x4a0>)
 8004052:	2200      	movs	r2, #0
 8004054:	701a      	strb	r2, [r3, #0]
				printf("fly mode now --> config\n");
 8004056:	4869      	ldr	r0, [pc, #420]	; (80041fc <main+0x4a4>)
 8004058:	f006 f9ba 	bl	800a3d0 <puts>
			}
		}
		prevModeSwitch = modeSwitch;
 800405c:	4b68      	ldr	r3, [pc, #416]	; (8004200 <main+0x4a8>)
 800405e:	781a      	ldrb	r2, [r3, #0]
 8004060:	4b68      	ldr	r3, [pc, #416]	; (8004204 <main+0x4ac>)
 8004062:	701a      	strb	r2, [r3, #0]


//	  //LoRa_receive()
		uint8_t read_value[256];
		uint8_t read_leng = sizeof(read_value)/sizeof(read_value[0]);
 8004064:	2300      	movs	r3, #0
 8004066:	f887 351e 	strb.w	r3, [r7, #1310]	; 0x51e
		HAL_GPIO_WritePin(FEM_CPS_GPIO_Port, FEM_CPS_Pin, GPIO_PIN_SET);      //low frequency port switch, RESET for transmit, SET for receive
 800406a:	2201      	movs	r2, #1
 800406c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004070:	4865      	ldr	r0, [pc, #404]	; (8004208 <main+0x4b0>)
 8004072:	f002 f8e1 	bl	8006238 <HAL_GPIO_WritePin>
		check_ver = LoRa_receive(&myLoRa, read_value, read_leng);//return received size
 8004076:	f897 251e 	ldrb.w	r2, [r7, #1310]	; 0x51e
 800407a:	463b      	mov	r3, r7
 800407c:	4619      	mov	r1, r3
 800407e:	4863      	ldr	r0, [pc, #396]	; (800420c <main+0x4b4>)
 8004080:	f7fe ff0c 	bl	8002e9c <LoRa_receive>
 8004084:	4603      	mov	r3, r0
 8004086:	461a      	mov	r2, r3
 8004088:	4b61      	ldr	r3, [pc, #388]	; (8004210 <main+0x4b8>)
 800408a:	701a      	strb	r2, [r3, #0]
		if(check_ver){
 800408c:	4b60      	ldr	r3, [pc, #384]	; (8004210 <main+0x4b8>)
 800408e:	781b      	ldrb	r3, [r3, #0]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d003      	beq.n	800409c <main+0x344>
			printf("%s\n", read_value);
 8004094:	463b      	mov	r3, r7
 8004096:	4618      	mov	r0, r3
 8004098:	f006 f99a 	bl	800a3d0 <puts>
		}
//		HAL_GPIO_WritePin(FEM_CPS_GPIO_Port, FEM_CPS_Pin, GPIO_PIN_RESET);      //low frequency port switch, RESET for transmit, SET for receive


		if(HAL_GetTick() - timer > 333){
 800409c:	f000 fe72 	bl	8004d84 <HAL_GetTick>
 80040a0:	4602      	mov	r2, r0
 80040a2:	f8d7 3524 	ldr.w	r3, [r7, #1316]	; 0x524
 80040a6:	1ad3      	subs	r3, r2, r3
 80040a8:	f5b3 7fa7 	cmp.w	r3, #334	; 0x14e
 80040ac:	f4ff af03 	bcc.w	8003eb6 <main+0x15e>

			data_hour 	= GetTime.Hours;
 80040b0:	4b58      	ldr	r3, [pc, #352]	; (8004214 <main+0x4bc>)
 80040b2:	781a      	ldrb	r2, [r3, #0]
 80040b4:	4b58      	ldr	r3, [pc, #352]	; (8004218 <main+0x4c0>)
 80040b6:	701a      	strb	r2, [r3, #0]
			data_min  	= GetTime.Minutes;
 80040b8:	4b56      	ldr	r3, [pc, #344]	; (8004214 <main+0x4bc>)
 80040ba:	785a      	ldrb	r2, [r3, #1]
 80040bc:	4b57      	ldr	r3, [pc, #348]	; (800421c <main+0x4c4>)
 80040be:	701a      	strb	r2, [r3, #0]
			data_sec  	= GetTime.Seconds;
 80040c0:	4b54      	ldr	r3, [pc, #336]	; (8004214 <main+0x4bc>)
 80040c2:	789a      	ldrb	r2, [r3, #2]
 80040c4:	4b56      	ldr	r3, [pc, #344]	; (8004220 <main+0x4c8>)
 80040c6:	701a      	strb	r2, [r3, #0]
			data_subSec = ((float)(255-GetTime.SubSeconds)) * 1. / ((float)(GetTime.SecondFraction +1)) * 100;
 80040c8:	4b52      	ldr	r3, [pc, #328]	; (8004214 <main+0x4bc>)
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 80040d0:	ee07 3a90 	vmov	s15, r3
 80040d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040d8:	ee17 0a90 	vmov	r0, s15
 80040dc:	f7fc fa44 	bl	8000568 <__aeabi_f2d>
 80040e0:	4680      	mov	r8, r0
 80040e2:	4689      	mov	r9, r1
 80040e4:	4b4b      	ldr	r3, [pc, #300]	; (8004214 <main+0x4bc>)
 80040e6:	689b      	ldr	r3, [r3, #8]
 80040e8:	3301      	adds	r3, #1
 80040ea:	ee07 3a90 	vmov	s15, r3
 80040ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040f2:	ee17 0a90 	vmov	r0, s15
 80040f6:	f7fc fa37 	bl	8000568 <__aeabi_f2d>
 80040fa:	4602      	mov	r2, r0
 80040fc:	460b      	mov	r3, r1
 80040fe:	4640      	mov	r0, r8
 8004100:	4649      	mov	r1, r9
 8004102:	f7fc fbb3 	bl	800086c <__aeabi_ddiv>
 8004106:	4602      	mov	r2, r0
 8004108:	460b      	mov	r3, r1
 800410a:	4610      	mov	r0, r2
 800410c:	4619      	mov	r1, r3
 800410e:	f04f 0200 	mov.w	r2, #0
 8004112:	4b44      	ldr	r3, [pc, #272]	; (8004224 <main+0x4cc>)
 8004114:	f7fc fa80 	bl	8000618 <__aeabi_dmul>
 8004118:	4602      	mov	r2, r0
 800411a:	460b      	mov	r3, r1
 800411c:	4610      	mov	r0, r2
 800411e:	4619      	mov	r1, r3
 8004120:	f7fc fd52 	bl	8000bc8 <__aeabi_d2uiz>
 8004124:	4603      	mov	r3, r0
 8004126:	b2da      	uxtb	r2, r3
 8004128:	4b3f      	ldr	r3, [pc, #252]	; (8004228 <main+0x4d0>)
 800412a:	701a      	strb	r2, [r3, #0]
			data_PA_temp = HAL_ADC_GetValue(&hadc3);
 800412c:	483f      	ldr	r0, [pc, #252]	; (800422c <main+0x4d4>)
 800412e:	f000 ff6f 	bl	8005010 <HAL_ADC_GetValue>
 8004132:	ee07 0a90 	vmov	s15, r0
 8004136:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800413a:	4b3d      	ldr	r3, [pc, #244]	; (8004230 <main+0x4d8>)
 800413c:	edc3 7a00 	vstr	s15, [r3]
			data_PA_temp = -(data_PA_temp-925.)/6.7+25.;
 8004140:	4b3b      	ldr	r3, [pc, #236]	; (8004230 <main+0x4d8>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4618      	mov	r0, r3
 8004146:	f7fc fa0f 	bl	8000568 <__aeabi_f2d>
 800414a:	a327      	add	r3, pc, #156	; (adr r3, 80041e8 <main+0x490>)
 800414c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004150:	f7fc f8aa 	bl	80002a8 <__aeabi_dsub>
 8004154:	4602      	mov	r2, r0
 8004156:	460b      	mov	r3, r1
 8004158:	4614      	mov	r4, r2
 800415a:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800415e:	a324      	add	r3, pc, #144	; (adr r3, 80041f0 <main+0x498>)
 8004160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004164:	4620      	mov	r0, r4
 8004166:	4629      	mov	r1, r5
 8004168:	f7fc fb80 	bl	800086c <__aeabi_ddiv>
 800416c:	4602      	mov	r2, r0
 800416e:	460b      	mov	r3, r1
 8004170:	4610      	mov	r0, r2
 8004172:	4619      	mov	r1, r3
 8004174:	f04f 0200 	mov.w	r2, #0
 8004178:	4b2e      	ldr	r3, [pc, #184]	; (8004234 <main+0x4dc>)
 800417a:	f7fc f897 	bl	80002ac <__adddf3>
 800417e:	4602      	mov	r2, r0
 8004180:	460b      	mov	r3, r1
 8004182:	4610      	mov	r0, r2
 8004184:	4619      	mov	r1, r3
 8004186:	f7fc fd3f 	bl	8000c08 <__aeabi_d2f>
 800418a:	4603      	mov	r3, r0
 800418c:	4a28      	ldr	r2, [pc, #160]	; (8004230 <main+0x4d8>)
 800418e:	6013      	str	r3, [r2, #0]


			//packing data from IMU to send via Lora
			if(curFlyMode == config){
 8004190:	4b19      	ldr	r3, [pc, #100]	; (80041f8 <main+0x4a0>)
 8004192:	781b      	ldrb	r3, [r3, #0]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d106      	bne.n	80041a6 <main+0x44e>
				imu_data_conv_config(&imu, &data2Lora);
 8004198:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800419c:	4619      	mov	r1, r3
 800419e:	4826      	ldr	r0, [pc, #152]	; (8004238 <main+0x4e0>)
 80041a0:	f7ff fbdc 	bl	800395c <imu_data_conv_config>
 80041a4:	e009      	b.n	80041ba <main+0x462>
			}
			else if(curFlyMode == onFly){
 80041a6:	4b14      	ldr	r3, [pc, #80]	; (80041f8 <main+0x4a0>)
 80041a8:	781b      	ldrb	r3, [r3, #0]
 80041aa:	2b01      	cmp	r3, #1
 80041ac:	d105      	bne.n	80041ba <main+0x462>
				imu_data_conv_onFly(&imu, &data2Lora);
 80041ae:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80041b2:	4619      	mov	r1, r3
 80041b4:	4820      	ldr	r0, [pc, #128]	; (8004238 <main+0x4e0>)
 80041b6:	f7ff fcf7 	bl	8003ba8 <imu_data_conv_onFly>
				HAL_Delay(100);
			}
			HAL_GPIO_WritePin(FEM_CPS_GPIO_Port, FEM_CPS_Pin, GPIO_PIN_SET);
#endif

			loopRunTime = HAL_GetTick() - loopRunTime;
 80041ba:	f000 fde3 	bl	8004d84 <HAL_GetTick>
 80041be:	4602      	mov	r2, r0
 80041c0:	f8d7 3520 	ldr.w	r3, [r7, #1312]	; 0x520
 80041c4:	1ad3      	subs	r3, r2, r3
 80041c6:	f8c7 3520 	str.w	r3, [r7, #1312]	; 0x520
//			printf("%02d,%02d,%02d\r\n",IMU_time.Hours, IMU_time.Minutes, IMU_time.Seconds);


//			printf("\r\n");

			timer = HAL_GetTick();
 80041ca:	f000 fddb 	bl	8004d84 <HAL_GetTick>
 80041ce:	f8c7 0524 	str.w	r0, [r7, #1316]	; 0x524
			data_counter+=1;
 80041d2:	4b1a      	ldr	r3, [pc, #104]	; (800423c <main+0x4e4>)
 80041d4:	881b      	ldrh	r3, [r3, #0]
 80041d6:	3301      	adds	r3, #1
 80041d8:	b29a      	uxth	r2, r3
 80041da:	4b18      	ldr	r3, [pc, #96]	; (800423c <main+0x4e4>)
 80041dc:	801a      	strh	r2, [r3, #0]
			loopRunTime = HAL_GetTick();
 80041de:	f000 fdd1 	bl	8004d84 <HAL_GetTick>
 80041e2:	f8c7 0520 	str.w	r0, [r7, #1312]	; 0x520
	while (1) {
 80041e6:	e666      	b.n	8003eb6 <main+0x15e>
 80041e8:	00000000 	.word	0x00000000
 80041ec:	408ce800 	.word	0x408ce800
 80041f0:	cccccccd 	.word	0xcccccccd
 80041f4:	401acccc 	.word	0x401acccc
 80041f8:	2000189e 	.word	0x2000189e
 80041fc:	0800ccb8 	.word	0x0800ccb8
 8004200:	2000189c 	.word	0x2000189c
 8004204:	2000189d 	.word	0x2000189d
 8004208:	40020c00 	.word	0x40020c00
 800420c:	20001450 	.word	0x20001450
 8004210:	2000144c 	.word	0x2000144c
 8004214:	20001438 	.word	0x20001438
 8004218:	2000148e 	.word	0x2000148e
 800421c:	2000148f 	.word	0x2000148f
 8004220:	20001490 	.word	0x20001490
 8004224:	40590000 	.word	0x40590000
 8004228:	20001491 	.word	0x20001491
 800422c:	200013ec 	.word	0x200013ec
 8004230:	20001494 	.word	0x20001494
 8004234:	40390000 	.word	0x40390000
 8004238:	20000300 	.word	0x20000300
 800423c:	2000148c 	.word	0x2000148c

08004240 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b094      	sub	sp, #80	; 0x50
 8004244:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004246:	f107 0320 	add.w	r3, r7, #32
 800424a:	2230      	movs	r2, #48	; 0x30
 800424c:	2100      	movs	r1, #0
 800424e:	4618      	mov	r0, r3
 8004250:	f006 f99e 	bl	800a590 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004254:	f107 030c 	add.w	r3, r7, #12
 8004258:	2200      	movs	r2, #0
 800425a:	601a      	str	r2, [r3, #0]
 800425c:	605a      	str	r2, [r3, #4]
 800425e:	609a      	str	r2, [r3, #8]
 8004260:	60da      	str	r2, [r3, #12]
 8004262:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004264:	2300      	movs	r3, #0
 8004266:	60bb      	str	r3, [r7, #8]
 8004268:	4b29      	ldr	r3, [pc, #164]	; (8004310 <SystemClock_Config+0xd0>)
 800426a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800426c:	4a28      	ldr	r2, [pc, #160]	; (8004310 <SystemClock_Config+0xd0>)
 800426e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004272:	6413      	str	r3, [r2, #64]	; 0x40
 8004274:	4b26      	ldr	r3, [pc, #152]	; (8004310 <SystemClock_Config+0xd0>)
 8004276:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004278:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800427c:	60bb      	str	r3, [r7, #8]
 800427e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8004280:	2300      	movs	r3, #0
 8004282:	607b      	str	r3, [r7, #4]
 8004284:	4b23      	ldr	r3, [pc, #140]	; (8004314 <SystemClock_Config+0xd4>)
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800428c:	4a21      	ldr	r2, [pc, #132]	; (8004314 <SystemClock_Config+0xd4>)
 800428e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004292:	6013      	str	r3, [r2, #0]
 8004294:	4b1f      	ldr	r3, [pc, #124]	; (8004314 <SystemClock_Config+0xd4>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800429c:	607b      	str	r3, [r7, #4]
 800429e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 80042a0:	2305      	movs	r3, #5
 80042a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80042a4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80042a8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80042aa:	2301      	movs	r3, #1
 80042ac:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80042ae:	2302      	movs	r3, #2
 80042b0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80042b2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80042b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80042b8:	2308      	movs	r3, #8
 80042ba:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 80042bc:	2354      	movs	r3, #84	; 0x54
 80042be:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80042c0:	2302      	movs	r3, #2
 80042c2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80042c4:	2304      	movs	r3, #4
 80042c6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80042c8:	f107 0320 	add.w	r3, r7, #32
 80042cc:	4618      	mov	r0, r3
 80042ce:	f001 ffcd 	bl	800626c <HAL_RCC_OscConfig>
 80042d2:	4603      	mov	r3, r0
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d001      	beq.n	80042dc <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80042d8:	f000 f81e 	bl	8004318 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80042dc:	230f      	movs	r3, #15
 80042de:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80042e0:	2302      	movs	r3, #2
 80042e2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80042e4:	2300      	movs	r3, #0
 80042e6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80042e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80042ec:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80042ee:	2300      	movs	r3, #0
 80042f0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80042f2:	f107 030c 	add.w	r3, r7, #12
 80042f6:	2102      	movs	r1, #2
 80042f8:	4618      	mov	r0, r3
 80042fa:	f002 fa2f 	bl	800675c <HAL_RCC_ClockConfig>
 80042fe:	4603      	mov	r3, r0
 8004300:	2b00      	cmp	r3, #0
 8004302:	d001      	beq.n	8004308 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8004304:	f000 f808 	bl	8004318 <Error_Handler>
  }
}
 8004308:	bf00      	nop
 800430a:	3750      	adds	r7, #80	; 0x50
 800430c:	46bd      	mov	sp, r7
 800430e:	bd80      	pop	{r7, pc}
 8004310:	40023800 	.word	0x40023800
 8004314:	40007000 	.word	0x40007000

08004318 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004318:	b480      	push	{r7}
 800431a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800431c:	b672      	cpsid	i
}
 800431e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8004320:	e7fe      	b.n	8004320 <Error_Handler+0x8>
	...

08004324 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b086      	sub	sp, #24
 8004328:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800432a:	1d3b      	adds	r3, r7, #4
 800432c:	2200      	movs	r2, #0
 800432e:	601a      	str	r2, [r3, #0]
 8004330:	605a      	str	r2, [r3, #4]
 8004332:	609a      	str	r2, [r3, #8]
 8004334:	60da      	str	r2, [r3, #12]
 8004336:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8004338:	2300      	movs	r3, #0
 800433a:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800433c:	4b24      	ldr	r3, [pc, #144]	; (80043d0 <MX_RTC_Init+0xac>)
 800433e:	4a25      	ldr	r2, [pc, #148]	; (80043d4 <MX_RTC_Init+0xb0>)
 8004340:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8004342:	4b23      	ldr	r3, [pc, #140]	; (80043d0 <MX_RTC_Init+0xac>)
 8004344:	2200      	movs	r2, #0
 8004346:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8004348:	4b21      	ldr	r3, [pc, #132]	; (80043d0 <MX_RTC_Init+0xac>)
 800434a:	227f      	movs	r2, #127	; 0x7f
 800434c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800434e:	4b20      	ldr	r3, [pc, #128]	; (80043d0 <MX_RTC_Init+0xac>)
 8004350:	22ff      	movs	r2, #255	; 0xff
 8004352:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8004354:	4b1e      	ldr	r3, [pc, #120]	; (80043d0 <MX_RTC_Init+0xac>)
 8004356:	2200      	movs	r2, #0
 8004358:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800435a:	4b1d      	ldr	r3, [pc, #116]	; (80043d0 <MX_RTC_Init+0xac>)
 800435c:	2200      	movs	r2, #0
 800435e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8004360:	4b1b      	ldr	r3, [pc, #108]	; (80043d0 <MX_RTC_Init+0xac>)
 8004362:	2200      	movs	r2, #0
 8004364:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8004366:	481a      	ldr	r0, [pc, #104]	; (80043d0 <MX_RTC_Init+0xac>)
 8004368:	f002 fdd6 	bl	8006f18 <HAL_RTC_Init>
 800436c:	4603      	mov	r3, r0
 800436e:	2b00      	cmp	r3, #0
 8004370:	d001      	beq.n	8004376 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8004372:	f7ff ffd1 	bl	8004318 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8004376:	2300      	movs	r3, #0
 8004378:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 800437a:	2300      	movs	r3, #0
 800437c:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 800437e:	2300      	movs	r3, #0
 8004380:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8004382:	2300      	movs	r3, #0
 8004384:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8004386:	2300      	movs	r3, #0
 8004388:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800438a:	1d3b      	adds	r3, r7, #4
 800438c:	2201      	movs	r2, #1
 800438e:	4619      	mov	r1, r3
 8004390:	480f      	ldr	r0, [pc, #60]	; (80043d0 <MX_RTC_Init+0xac>)
 8004392:	f002 fe37 	bl	8007004 <HAL_RTC_SetTime>
 8004396:	4603      	mov	r3, r0
 8004398:	2b00      	cmp	r3, #0
 800439a:	d001      	beq.n	80043a0 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 800439c:	f7ff ffbc 	bl	8004318 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80043a0:	2301      	movs	r3, #1
 80043a2:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80043a4:	2301      	movs	r3, #1
 80043a6:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 80043a8:	2301      	movs	r3, #1
 80043aa:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 80043ac:	2300      	movs	r3, #0
 80043ae:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80043b0:	463b      	mov	r3, r7
 80043b2:	2201      	movs	r2, #1
 80043b4:	4619      	mov	r1, r3
 80043b6:	4806      	ldr	r0, [pc, #24]	; (80043d0 <MX_RTC_Init+0xac>)
 80043b8:	f002 ff1c 	bl	80071f4 <HAL_RTC_SetDate>
 80043bc:	4603      	mov	r3, r0
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d001      	beq.n	80043c6 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 80043c2:	f7ff ffa9 	bl	8004318 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80043c6:	bf00      	nop
 80043c8:	3718      	adds	r7, #24
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}
 80043ce:	bf00      	nop
 80043d0:	200018a4 	.word	0x200018a4
 80043d4:	40002800 	.word	0x40002800

080043d8 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b08e      	sub	sp, #56	; 0x38
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80043e0:	f107 0308 	add.w	r3, r7, #8
 80043e4:	2230      	movs	r2, #48	; 0x30
 80043e6:	2100      	movs	r1, #0
 80043e8:	4618      	mov	r0, r3
 80043ea:	f006 f8d1 	bl	800a590 <memset>
  if(rtcHandle->Instance==RTC)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4a0c      	ldr	r2, [pc, #48]	; (8004424 <HAL_RTC_MspInit+0x4c>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d111      	bne.n	800441c <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80043f8:	2320      	movs	r3, #32
 80043fa:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80043fc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004400:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004402:	f107 0308 	add.w	r3, r7, #8
 8004406:	4618      	mov	r0, r3
 8004408:	f002 fbc6 	bl	8006b98 <HAL_RCCEx_PeriphCLKConfig>
 800440c:	4603      	mov	r3, r0
 800440e:	2b00      	cmp	r3, #0
 8004410:	d001      	beq.n	8004416 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8004412:	f7ff ff81 	bl	8004318 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004416:	4b04      	ldr	r3, [pc, #16]	; (8004428 <HAL_RTC_MspInit+0x50>)
 8004418:	2201      	movs	r2, #1
 800441a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 800441c:	bf00      	nop
 800441e:	3738      	adds	r7, #56	; 0x38
 8004420:	46bd      	mov	sp, r7
 8004422:	bd80      	pop	{r7, pc}
 8004424:	40002800 	.word	0x40002800
 8004428:	42470e3c 	.word	0x42470e3c

0800442c <MX_SPI4_Init>:
DMA_HandleTypeDef hdma_spi4_rx;
DMA_HandleTypeDef hdma_spi4_tx;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8004430:	4b17      	ldr	r3, [pc, #92]	; (8004490 <MX_SPI4_Init+0x64>)
 8004432:	4a18      	ldr	r2, [pc, #96]	; (8004494 <MX_SPI4_Init+0x68>)
 8004434:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8004436:	4b16      	ldr	r3, [pc, #88]	; (8004490 <MX_SPI4_Init+0x64>)
 8004438:	f44f 7282 	mov.w	r2, #260	; 0x104
 800443c:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 800443e:	4b14      	ldr	r3, [pc, #80]	; (8004490 <MX_SPI4_Init+0x64>)
 8004440:	2200      	movs	r2, #0
 8004442:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8004444:	4b12      	ldr	r3, [pc, #72]	; (8004490 <MX_SPI4_Init+0x64>)
 8004446:	2200      	movs	r2, #0
 8004448:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 800444a:	4b11      	ldr	r3, [pc, #68]	; (8004490 <MX_SPI4_Init+0x64>)
 800444c:	2200      	movs	r2, #0
 800444e:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004450:	4b0f      	ldr	r3, [pc, #60]	; (8004490 <MX_SPI4_Init+0x64>)
 8004452:	2200      	movs	r2, #0
 8004454:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8004456:	4b0e      	ldr	r3, [pc, #56]	; (8004490 <MX_SPI4_Init+0x64>)
 8004458:	f44f 7200 	mov.w	r2, #512	; 0x200
 800445c:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800445e:	4b0c      	ldr	r3, [pc, #48]	; (8004490 <MX_SPI4_Init+0x64>)
 8004460:	2210      	movs	r2, #16
 8004462:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004464:	4b0a      	ldr	r3, [pc, #40]	; (8004490 <MX_SPI4_Init+0x64>)
 8004466:	2200      	movs	r2, #0
 8004468:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 800446a:	4b09      	ldr	r3, [pc, #36]	; (8004490 <MX_SPI4_Init+0x64>)
 800446c:	2200      	movs	r2, #0
 800446e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004470:	4b07      	ldr	r3, [pc, #28]	; (8004490 <MX_SPI4_Init+0x64>)
 8004472:	2200      	movs	r2, #0
 8004474:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 10;
 8004476:	4b06      	ldr	r3, [pc, #24]	; (8004490 <MX_SPI4_Init+0x64>)
 8004478:	220a      	movs	r2, #10
 800447a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 800447c:	4804      	ldr	r0, [pc, #16]	; (8004490 <MX_SPI4_Init+0x64>)
 800447e:	f003 f849 	bl	8007514 <HAL_SPI_Init>
 8004482:	4603      	mov	r3, r0
 8004484:	2b00      	cmp	r3, #0
 8004486:	d001      	beq.n	800448c <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 8004488:	f7ff ff46 	bl	8004318 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 800448c:	bf00      	nop
 800448e:	bd80      	pop	{r7, pc}
 8004490:	200018c4 	.word	0x200018c4
 8004494:	40013400 	.word	0x40013400

08004498 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b08a      	sub	sp, #40	; 0x28
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044a0:	f107 0314 	add.w	r3, r7, #20
 80044a4:	2200      	movs	r2, #0
 80044a6:	601a      	str	r2, [r3, #0]
 80044a8:	605a      	str	r2, [r3, #4]
 80044aa:	609a      	str	r2, [r3, #8]
 80044ac:	60da      	str	r2, [r3, #12]
 80044ae:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI4)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	4a4c      	ldr	r2, [pc, #304]	; (80045e8 <HAL_SPI_MspInit+0x150>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	f040 8091 	bne.w	80045de <HAL_SPI_MspInit+0x146>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 80044bc:	2300      	movs	r3, #0
 80044be:	613b      	str	r3, [r7, #16]
 80044c0:	4b4a      	ldr	r3, [pc, #296]	; (80045ec <HAL_SPI_MspInit+0x154>)
 80044c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044c4:	4a49      	ldr	r2, [pc, #292]	; (80045ec <HAL_SPI_MspInit+0x154>)
 80044c6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80044ca:	6453      	str	r3, [r2, #68]	; 0x44
 80044cc:	4b47      	ldr	r3, [pc, #284]	; (80045ec <HAL_SPI_MspInit+0x154>)
 80044ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044d0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80044d4:	613b      	str	r3, [r7, #16]
 80044d6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80044d8:	2300      	movs	r3, #0
 80044da:	60fb      	str	r3, [r7, #12]
 80044dc:	4b43      	ldr	r3, [pc, #268]	; (80045ec <HAL_SPI_MspInit+0x154>)
 80044de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044e0:	4a42      	ldr	r2, [pc, #264]	; (80045ec <HAL_SPI_MspInit+0x154>)
 80044e2:	f043 0310 	orr.w	r3, r3, #16
 80044e6:	6313      	str	r3, [r2, #48]	; 0x30
 80044e8:	4b40      	ldr	r3, [pc, #256]	; (80045ec <HAL_SPI_MspInit+0x154>)
 80044ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ec:	f003 0310 	and.w	r3, r3, #16
 80044f0:	60fb      	str	r3, [r7, #12]
 80044f2:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 80044f4:	2364      	movs	r3, #100	; 0x64
 80044f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044f8:	2302      	movs	r3, #2
 80044fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044fc:	2300      	movs	r3, #0
 80044fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004500:	2303      	movs	r3, #3
 8004502:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8004504:	2305      	movs	r3, #5
 8004506:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004508:	f107 0314 	add.w	r3, r7, #20
 800450c:	4619      	mov	r1, r3
 800450e:	4838      	ldr	r0, [pc, #224]	; (80045f0 <HAL_SPI_MspInit+0x158>)
 8004510:	f001 fcce 	bl	8005eb0 <HAL_GPIO_Init>

    /* SPI4 DMA Init */
    /* SPI4_RX Init */
    hdma_spi4_rx.Instance = DMA2_Stream0;
 8004514:	4b37      	ldr	r3, [pc, #220]	; (80045f4 <HAL_SPI_MspInit+0x15c>)
 8004516:	4a38      	ldr	r2, [pc, #224]	; (80045f8 <HAL_SPI_MspInit+0x160>)
 8004518:	601a      	str	r2, [r3, #0]
    hdma_spi4_rx.Init.Channel = DMA_CHANNEL_4;
 800451a:	4b36      	ldr	r3, [pc, #216]	; (80045f4 <HAL_SPI_MspInit+0x15c>)
 800451c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004520:	605a      	str	r2, [r3, #4]
    hdma_spi4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004522:	4b34      	ldr	r3, [pc, #208]	; (80045f4 <HAL_SPI_MspInit+0x15c>)
 8004524:	2200      	movs	r2, #0
 8004526:	609a      	str	r2, [r3, #8]
    hdma_spi4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004528:	4b32      	ldr	r3, [pc, #200]	; (80045f4 <HAL_SPI_MspInit+0x15c>)
 800452a:	2200      	movs	r2, #0
 800452c:	60da      	str	r2, [r3, #12]
    hdma_spi4_rx.Init.MemInc = DMA_MINC_ENABLE;
 800452e:	4b31      	ldr	r3, [pc, #196]	; (80045f4 <HAL_SPI_MspInit+0x15c>)
 8004530:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004534:	611a      	str	r2, [r3, #16]
    hdma_spi4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004536:	4b2f      	ldr	r3, [pc, #188]	; (80045f4 <HAL_SPI_MspInit+0x15c>)
 8004538:	2200      	movs	r2, #0
 800453a:	615a      	str	r2, [r3, #20]
    hdma_spi4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800453c:	4b2d      	ldr	r3, [pc, #180]	; (80045f4 <HAL_SPI_MspInit+0x15c>)
 800453e:	2200      	movs	r2, #0
 8004540:	619a      	str	r2, [r3, #24]
    hdma_spi4_rx.Init.Mode = DMA_NORMAL;
 8004542:	4b2c      	ldr	r3, [pc, #176]	; (80045f4 <HAL_SPI_MspInit+0x15c>)
 8004544:	2200      	movs	r2, #0
 8004546:	61da      	str	r2, [r3, #28]
    hdma_spi4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004548:	4b2a      	ldr	r3, [pc, #168]	; (80045f4 <HAL_SPI_MspInit+0x15c>)
 800454a:	2200      	movs	r2, #0
 800454c:	621a      	str	r2, [r3, #32]
    hdma_spi4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800454e:	4b29      	ldr	r3, [pc, #164]	; (80045f4 <HAL_SPI_MspInit+0x15c>)
 8004550:	2200      	movs	r2, #0
 8004552:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi4_rx) != HAL_OK)
 8004554:	4827      	ldr	r0, [pc, #156]	; (80045f4 <HAL_SPI_MspInit+0x15c>)
 8004556:	f001 f8a9 	bl	80056ac <HAL_DMA_Init>
 800455a:	4603      	mov	r3, r0
 800455c:	2b00      	cmp	r3, #0
 800455e:	d001      	beq.n	8004564 <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8004560:	f7ff feda 	bl	8004318 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi4_rx);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	4a23      	ldr	r2, [pc, #140]	; (80045f4 <HAL_SPI_MspInit+0x15c>)
 8004568:	64da      	str	r2, [r3, #76]	; 0x4c
 800456a:	4a22      	ldr	r2, [pc, #136]	; (80045f4 <HAL_SPI_MspInit+0x15c>)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI4_TX Init */
    hdma_spi4_tx.Instance = DMA2_Stream1;
 8004570:	4b22      	ldr	r3, [pc, #136]	; (80045fc <HAL_SPI_MspInit+0x164>)
 8004572:	4a23      	ldr	r2, [pc, #140]	; (8004600 <HAL_SPI_MspInit+0x168>)
 8004574:	601a      	str	r2, [r3, #0]
    hdma_spi4_tx.Init.Channel = DMA_CHANNEL_4;
 8004576:	4b21      	ldr	r3, [pc, #132]	; (80045fc <HAL_SPI_MspInit+0x164>)
 8004578:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800457c:	605a      	str	r2, [r3, #4]
    hdma_spi4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800457e:	4b1f      	ldr	r3, [pc, #124]	; (80045fc <HAL_SPI_MspInit+0x164>)
 8004580:	2240      	movs	r2, #64	; 0x40
 8004582:	609a      	str	r2, [r3, #8]
    hdma_spi4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004584:	4b1d      	ldr	r3, [pc, #116]	; (80045fc <HAL_SPI_MspInit+0x164>)
 8004586:	2200      	movs	r2, #0
 8004588:	60da      	str	r2, [r3, #12]
    hdma_spi4_tx.Init.MemInc = DMA_MINC_ENABLE;
 800458a:	4b1c      	ldr	r3, [pc, #112]	; (80045fc <HAL_SPI_MspInit+0x164>)
 800458c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004590:	611a      	str	r2, [r3, #16]
    hdma_spi4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004592:	4b1a      	ldr	r3, [pc, #104]	; (80045fc <HAL_SPI_MspInit+0x164>)
 8004594:	2200      	movs	r2, #0
 8004596:	615a      	str	r2, [r3, #20]
    hdma_spi4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004598:	4b18      	ldr	r3, [pc, #96]	; (80045fc <HAL_SPI_MspInit+0x164>)
 800459a:	2200      	movs	r2, #0
 800459c:	619a      	str	r2, [r3, #24]
    hdma_spi4_tx.Init.Mode = DMA_NORMAL;
 800459e:	4b17      	ldr	r3, [pc, #92]	; (80045fc <HAL_SPI_MspInit+0x164>)
 80045a0:	2200      	movs	r2, #0
 80045a2:	61da      	str	r2, [r3, #28]
    hdma_spi4_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80045a4:	4b15      	ldr	r3, [pc, #84]	; (80045fc <HAL_SPI_MspInit+0x164>)
 80045a6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80045aa:	621a      	str	r2, [r3, #32]
    hdma_spi4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80045ac:	4b13      	ldr	r3, [pc, #76]	; (80045fc <HAL_SPI_MspInit+0x164>)
 80045ae:	2200      	movs	r2, #0
 80045b0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi4_tx) != HAL_OK)
 80045b2:	4812      	ldr	r0, [pc, #72]	; (80045fc <HAL_SPI_MspInit+0x164>)
 80045b4:	f001 f87a 	bl	80056ac <HAL_DMA_Init>
 80045b8:	4603      	mov	r3, r0
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d001      	beq.n	80045c2 <HAL_SPI_MspInit+0x12a>
    {
      Error_Handler();
 80045be:	f7ff feab 	bl	8004318 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi4_tx);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	4a0d      	ldr	r2, [pc, #52]	; (80045fc <HAL_SPI_MspInit+0x164>)
 80045c6:	649a      	str	r2, [r3, #72]	; 0x48
 80045c8:	4a0c      	ldr	r2, [pc, #48]	; (80045fc <HAL_SPI_MspInit+0x164>)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI4 interrupt Init */
    HAL_NVIC_SetPriority(SPI4_IRQn, 0, 0);
 80045ce:	2200      	movs	r2, #0
 80045d0:	2100      	movs	r1, #0
 80045d2:	2054      	movs	r0, #84	; 0x54
 80045d4:	f001 f833 	bl	800563e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
 80045d8:	2054      	movs	r0, #84	; 0x54
 80045da:	f001 f84c 	bl	8005676 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 80045de:	bf00      	nop
 80045e0:	3728      	adds	r7, #40	; 0x28
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd80      	pop	{r7, pc}
 80045e6:	bf00      	nop
 80045e8:	40013400 	.word	0x40013400
 80045ec:	40023800 	.word	0x40023800
 80045f0:	40021000 	.word	0x40021000
 80045f4:	2000191c 	.word	0x2000191c
 80045f8:	40026410 	.word	0x40026410
 80045fc:	2000197c 	.word	0x2000197c
 8004600:	40026428 	.word	0x40026428

08004604 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004604:	b480      	push	{r7}
 8004606:	b083      	sub	sp, #12
 8004608:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800460a:	2300      	movs	r3, #0
 800460c:	607b      	str	r3, [r7, #4]
 800460e:	4b10      	ldr	r3, [pc, #64]	; (8004650 <HAL_MspInit+0x4c>)
 8004610:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004612:	4a0f      	ldr	r2, [pc, #60]	; (8004650 <HAL_MspInit+0x4c>)
 8004614:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004618:	6453      	str	r3, [r2, #68]	; 0x44
 800461a:	4b0d      	ldr	r3, [pc, #52]	; (8004650 <HAL_MspInit+0x4c>)
 800461c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800461e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004622:	607b      	str	r3, [r7, #4]
 8004624:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004626:	2300      	movs	r3, #0
 8004628:	603b      	str	r3, [r7, #0]
 800462a:	4b09      	ldr	r3, [pc, #36]	; (8004650 <HAL_MspInit+0x4c>)
 800462c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800462e:	4a08      	ldr	r2, [pc, #32]	; (8004650 <HAL_MspInit+0x4c>)
 8004630:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004634:	6413      	str	r3, [r2, #64]	; 0x40
 8004636:	4b06      	ldr	r3, [pc, #24]	; (8004650 <HAL_MspInit+0x4c>)
 8004638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800463a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800463e:	603b      	str	r3, [r7, #0]
 8004640:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004642:	bf00      	nop
 8004644:	370c      	adds	r7, #12
 8004646:	46bd      	mov	sp, r7
 8004648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464c:	4770      	bx	lr
 800464e:	bf00      	nop
 8004650:	40023800 	.word	0x40023800

08004654 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004654:	b480      	push	{r7}
 8004656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004658:	e7fe      	b.n	8004658 <NMI_Handler+0x4>

0800465a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800465a:	b480      	push	{r7}
 800465c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800465e:	e7fe      	b.n	800465e <HardFault_Handler+0x4>

08004660 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004660:	b480      	push	{r7}
 8004662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004664:	e7fe      	b.n	8004664 <MemManage_Handler+0x4>

08004666 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004666:	b480      	push	{r7}
 8004668:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800466a:	e7fe      	b.n	800466a <BusFault_Handler+0x4>

0800466c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800466c:	b480      	push	{r7}
 800466e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004670:	e7fe      	b.n	8004670 <UsageFault_Handler+0x4>

08004672 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004672:	b480      	push	{r7}
 8004674:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004676:	bf00      	nop
 8004678:	46bd      	mov	sp, r7
 800467a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467e:	4770      	bx	lr

08004680 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004680:	b480      	push	{r7}
 8004682:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004684:	bf00      	nop
 8004686:	46bd      	mov	sp, r7
 8004688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468c:	4770      	bx	lr

0800468e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800468e:	b480      	push	{r7}
 8004690:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004692:	bf00      	nop
 8004694:	46bd      	mov	sp, r7
 8004696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469a:	4770      	bx	lr

0800469c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80046a0:	f000 fb5c 	bl	8004d5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80046a4:	bf00      	nop
 80046a6:	bd80      	pop	{r7, pc}

080046a8 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80046ac:	4802      	ldr	r0, [pc, #8]	; (80046b8 <DMA1_Stream1_IRQHandler+0x10>)
 80046ae:	f001 f995 	bl	80059dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80046b2:	bf00      	nop
 80046b4:	bd80      	pop	{r7, pc}
 80046b6:	bf00      	nop
 80046b8:	20001b28 	.word	0x20001b28

080046bc <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80046c0:	4802      	ldr	r0, [pc, #8]	; (80046cc <DMA1_Stream3_IRQHandler+0x10>)
 80046c2:	f001 f98b 	bl	80059dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80046c6:	bf00      	nop
 80046c8:	bd80      	pop	{r7, pc}
 80046ca:	bf00      	nop
 80046cc:	20001b88 	.word	0x20001b88

080046d0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80046d4:	4802      	ldr	r0, [pc, #8]	; (80046e0 <USART1_IRQHandler+0x10>)
 80046d6:	f003 ffa9 	bl	800862c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80046da:	bf00      	nop
 80046dc:	bd80      	pop	{r7, pc}
 80046de:	bf00      	nop
 80046e0:	200019e0 	.word	0x200019e0

080046e4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80046e8:	4802      	ldr	r0, [pc, #8]	; (80046f4 <USART3_IRQHandler+0x10>)
 80046ea:	f003 ff9f 	bl	800862c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80046ee:	bf00      	nop
 80046f0:	bd80      	pop	{r7, pc}
 80046f2:	bf00      	nop
 80046f4:	20001a24 	.word	0x20001a24

080046f8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi4_rx);
 80046fc:	4802      	ldr	r0, [pc, #8]	; (8004708 <DMA2_Stream0_IRQHandler+0x10>)
 80046fe:	f001 f96d 	bl	80059dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8004702:	bf00      	nop
 8004704:	bd80      	pop	{r7, pc}
 8004706:	bf00      	nop
 8004708:	2000191c 	.word	0x2000191c

0800470c <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi4_tx);
 8004710:	4802      	ldr	r0, [pc, #8]	; (800471c <DMA2_Stream1_IRQHandler+0x10>)
 8004712:	f001 f963 	bl	80059dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8004716:	bf00      	nop
 8004718:	bd80      	pop	{r7, pc}
 800471a:	bf00      	nop
 800471c:	2000197c 	.word	0x2000197c

08004720 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004724:	4802      	ldr	r0, [pc, #8]	; (8004730 <DMA2_Stream2_IRQHandler+0x10>)
 8004726:	f001 f959 	bl	80059dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800472a:	bf00      	nop
 800472c:	bd80      	pop	{r7, pc}
 800472e:	bf00      	nop
 8004730:	20001a68 	.word	0x20001a68

08004734 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8004738:	4802      	ldr	r0, [pc, #8]	; (8004744 <DMA2_Stream7_IRQHandler+0x10>)
 800473a:	f001 f94f 	bl	80059dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 800473e:	bf00      	nop
 8004740:	bd80      	pop	{r7, pc}
 8004742:	bf00      	nop
 8004744:	20001ac8 	.word	0x20001ac8

08004748 <SPI4_IRQHandler>:

/**
  * @brief This function handles SPI4 global interrupt.
  */
void SPI4_IRQHandler(void)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI4_IRQn 0 */

  /* USER CODE END SPI4_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi4);
 800474c:	4802      	ldr	r0, [pc, #8]	; (8004758 <SPI4_IRQHandler+0x10>)
 800474e:	f003 fb59 	bl	8007e04 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI4_IRQn 1 */

  /* USER CODE END SPI4_IRQn 1 */
}
 8004752:	bf00      	nop
 8004754:	bd80      	pop	{r7, pc}
 8004756:	bf00      	nop
 8004758:	200018c4 	.word	0x200018c4

0800475c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800475c:	b480      	push	{r7}
 800475e:	af00      	add	r7, sp, #0
  return 1;
 8004760:	2301      	movs	r3, #1
}
 8004762:	4618      	mov	r0, r3
 8004764:	46bd      	mov	sp, r7
 8004766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476a:	4770      	bx	lr

0800476c <_kill>:

int _kill(int pid, int sig)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b082      	sub	sp, #8
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
 8004774:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004776:	f005 ff5d 	bl	800a634 <__errno>
 800477a:	4603      	mov	r3, r0
 800477c:	2216      	movs	r2, #22
 800477e:	601a      	str	r2, [r3, #0]
  return -1;
 8004780:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004784:	4618      	mov	r0, r3
 8004786:	3708      	adds	r7, #8
 8004788:	46bd      	mov	sp, r7
 800478a:	bd80      	pop	{r7, pc}

0800478c <_exit>:

void _exit (int status)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b082      	sub	sp, #8
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004794:	f04f 31ff 	mov.w	r1, #4294967295
 8004798:	6878      	ldr	r0, [r7, #4]
 800479a:	f7ff ffe7 	bl	800476c <_kill>
  while (1) {}    /* Make sure we hang here */
 800479e:	e7fe      	b.n	800479e <_exit+0x12>

080047a0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b086      	sub	sp, #24
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	60f8      	str	r0, [r7, #12]
 80047a8:	60b9      	str	r1, [r7, #8]
 80047aa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80047ac:	2300      	movs	r3, #0
 80047ae:	617b      	str	r3, [r7, #20]
 80047b0:	e00a      	b.n	80047c8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80047b2:	f3af 8000 	nop.w
 80047b6:	4601      	mov	r1, r0
 80047b8:	68bb      	ldr	r3, [r7, #8]
 80047ba:	1c5a      	adds	r2, r3, #1
 80047bc:	60ba      	str	r2, [r7, #8]
 80047be:	b2ca      	uxtb	r2, r1
 80047c0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80047c2:	697b      	ldr	r3, [r7, #20]
 80047c4:	3301      	adds	r3, #1
 80047c6:	617b      	str	r3, [r7, #20]
 80047c8:	697a      	ldr	r2, [r7, #20]
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	429a      	cmp	r2, r3
 80047ce:	dbf0      	blt.n	80047b2 <_read+0x12>
  }

  return len;
 80047d0:	687b      	ldr	r3, [r7, #4]
}
 80047d2:	4618      	mov	r0, r3
 80047d4:	3718      	adds	r7, #24
 80047d6:	46bd      	mov	sp, r7
 80047d8:	bd80      	pop	{r7, pc}

080047da <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80047da:	b580      	push	{r7, lr}
 80047dc:	b086      	sub	sp, #24
 80047de:	af00      	add	r7, sp, #0
 80047e0:	60f8      	str	r0, [r7, #12]
 80047e2:	60b9      	str	r1, [r7, #8]
 80047e4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80047e6:	2300      	movs	r3, #0
 80047e8:	617b      	str	r3, [r7, #20]
 80047ea:	e009      	b.n	8004800 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	1c5a      	adds	r2, r3, #1
 80047f0:	60ba      	str	r2, [r7, #8]
 80047f2:	781b      	ldrb	r3, [r3, #0]
 80047f4:	4618      	mov	r0, r3
 80047f6:	f7fe ffb9 	bl	800376c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80047fa:	697b      	ldr	r3, [r7, #20]
 80047fc:	3301      	adds	r3, #1
 80047fe:	617b      	str	r3, [r7, #20]
 8004800:	697a      	ldr	r2, [r7, #20]
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	429a      	cmp	r2, r3
 8004806:	dbf1      	blt.n	80047ec <_write+0x12>
  }
  return len;
 8004808:	687b      	ldr	r3, [r7, #4]
}
 800480a:	4618      	mov	r0, r3
 800480c:	3718      	adds	r7, #24
 800480e:	46bd      	mov	sp, r7
 8004810:	bd80      	pop	{r7, pc}

08004812 <_close>:

int _close(int file)
{
 8004812:	b480      	push	{r7}
 8004814:	b083      	sub	sp, #12
 8004816:	af00      	add	r7, sp, #0
 8004818:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800481a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800481e:	4618      	mov	r0, r3
 8004820:	370c      	adds	r7, #12
 8004822:	46bd      	mov	sp, r7
 8004824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004828:	4770      	bx	lr

0800482a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800482a:	b480      	push	{r7}
 800482c:	b083      	sub	sp, #12
 800482e:	af00      	add	r7, sp, #0
 8004830:	6078      	str	r0, [r7, #4]
 8004832:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800483a:	605a      	str	r2, [r3, #4]
  return 0;
 800483c:	2300      	movs	r3, #0
}
 800483e:	4618      	mov	r0, r3
 8004840:	370c      	adds	r7, #12
 8004842:	46bd      	mov	sp, r7
 8004844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004848:	4770      	bx	lr

0800484a <_isatty>:

int _isatty(int file)
{
 800484a:	b480      	push	{r7}
 800484c:	b083      	sub	sp, #12
 800484e:	af00      	add	r7, sp, #0
 8004850:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004852:	2301      	movs	r3, #1
}
 8004854:	4618      	mov	r0, r3
 8004856:	370c      	adds	r7, #12
 8004858:	46bd      	mov	sp, r7
 800485a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485e:	4770      	bx	lr

08004860 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004860:	b480      	push	{r7}
 8004862:	b085      	sub	sp, #20
 8004864:	af00      	add	r7, sp, #0
 8004866:	60f8      	str	r0, [r7, #12]
 8004868:	60b9      	str	r1, [r7, #8]
 800486a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800486c:	2300      	movs	r3, #0
}
 800486e:	4618      	mov	r0, r3
 8004870:	3714      	adds	r7, #20
 8004872:	46bd      	mov	sp, r7
 8004874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004878:	4770      	bx	lr
	...

0800487c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b086      	sub	sp, #24
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004884:	4a14      	ldr	r2, [pc, #80]	; (80048d8 <_sbrk+0x5c>)
 8004886:	4b15      	ldr	r3, [pc, #84]	; (80048dc <_sbrk+0x60>)
 8004888:	1ad3      	subs	r3, r2, r3
 800488a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800488c:	697b      	ldr	r3, [r7, #20]
 800488e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004890:	4b13      	ldr	r3, [pc, #76]	; (80048e0 <_sbrk+0x64>)
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d102      	bne.n	800489e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004898:	4b11      	ldr	r3, [pc, #68]	; (80048e0 <_sbrk+0x64>)
 800489a:	4a12      	ldr	r2, [pc, #72]	; (80048e4 <_sbrk+0x68>)
 800489c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800489e:	4b10      	ldr	r3, [pc, #64]	; (80048e0 <_sbrk+0x64>)
 80048a0:	681a      	ldr	r2, [r3, #0]
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	4413      	add	r3, r2
 80048a6:	693a      	ldr	r2, [r7, #16]
 80048a8:	429a      	cmp	r2, r3
 80048aa:	d207      	bcs.n	80048bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80048ac:	f005 fec2 	bl	800a634 <__errno>
 80048b0:	4603      	mov	r3, r0
 80048b2:	220c      	movs	r2, #12
 80048b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80048b6:	f04f 33ff 	mov.w	r3, #4294967295
 80048ba:	e009      	b.n	80048d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80048bc:	4b08      	ldr	r3, [pc, #32]	; (80048e0 <_sbrk+0x64>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80048c2:	4b07      	ldr	r3, [pc, #28]	; (80048e0 <_sbrk+0x64>)
 80048c4:	681a      	ldr	r2, [r3, #0]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	4413      	add	r3, r2
 80048ca:	4a05      	ldr	r2, [pc, #20]	; (80048e0 <_sbrk+0x64>)
 80048cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80048ce:	68fb      	ldr	r3, [r7, #12]
}
 80048d0:	4618      	mov	r0, r3
 80048d2:	3718      	adds	r7, #24
 80048d4:	46bd      	mov	sp, r7
 80048d6:	bd80      	pop	{r7, pc}
 80048d8:	20030000 	.word	0x20030000
 80048dc:	00000400 	.word	0x00000400
 80048e0:	200019dc 	.word	0x200019dc
 80048e4:	20001d38 	.word	0x20001d38

080048e8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80048e8:	b480      	push	{r7}
 80048ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80048ec:	4b06      	ldr	r3, [pc, #24]	; (8004908 <SystemInit+0x20>)
 80048ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048f2:	4a05      	ldr	r2, [pc, #20]	; (8004908 <SystemInit+0x20>)
 80048f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80048f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80048fc:	bf00      	nop
 80048fe:	46bd      	mov	sp, r7
 8004900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004904:	4770      	bx	lr
 8004906:	bf00      	nop
 8004908:	e000ed00 	.word	0xe000ed00

0800490c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004910:	4b11      	ldr	r3, [pc, #68]	; (8004958 <MX_USART1_UART_Init+0x4c>)
 8004912:	4a12      	ldr	r2, [pc, #72]	; (800495c <MX_USART1_UART_Init+0x50>)
 8004914:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004916:	4b10      	ldr	r3, [pc, #64]	; (8004958 <MX_USART1_UART_Init+0x4c>)
 8004918:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800491c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800491e:	4b0e      	ldr	r3, [pc, #56]	; (8004958 <MX_USART1_UART_Init+0x4c>)
 8004920:	2200      	movs	r2, #0
 8004922:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004924:	4b0c      	ldr	r3, [pc, #48]	; (8004958 <MX_USART1_UART_Init+0x4c>)
 8004926:	2200      	movs	r2, #0
 8004928:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800492a:	4b0b      	ldr	r3, [pc, #44]	; (8004958 <MX_USART1_UART_Init+0x4c>)
 800492c:	2200      	movs	r2, #0
 800492e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004930:	4b09      	ldr	r3, [pc, #36]	; (8004958 <MX_USART1_UART_Init+0x4c>)
 8004932:	220c      	movs	r2, #12
 8004934:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004936:	4b08      	ldr	r3, [pc, #32]	; (8004958 <MX_USART1_UART_Init+0x4c>)
 8004938:	2200      	movs	r2, #0
 800493a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800493c:	4b06      	ldr	r3, [pc, #24]	; (8004958 <MX_USART1_UART_Init+0x4c>)
 800493e:	2200      	movs	r2, #0
 8004940:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004942:	4805      	ldr	r0, [pc, #20]	; (8004958 <MX_USART1_UART_Init+0x4c>)
 8004944:	f003 fcae 	bl	80082a4 <HAL_UART_Init>
 8004948:	4603      	mov	r3, r0
 800494a:	2b00      	cmp	r3, #0
 800494c:	d001      	beq.n	8004952 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800494e:	f7ff fce3 	bl	8004318 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004952:	bf00      	nop
 8004954:	bd80      	pop	{r7, pc}
 8004956:	bf00      	nop
 8004958:	200019e0 	.word	0x200019e0
 800495c:	40011000 	.word	0x40011000

08004960 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8004964:	4b10      	ldr	r3, [pc, #64]	; (80049a8 <MX_USART3_UART_Init+0x48>)
 8004966:	4a11      	ldr	r2, [pc, #68]	; (80049ac <MX_USART3_UART_Init+0x4c>)
 8004968:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 2000000;
 800496a:	4b0f      	ldr	r3, [pc, #60]	; (80049a8 <MX_USART3_UART_Init+0x48>)
 800496c:	4a10      	ldr	r2, [pc, #64]	; (80049b0 <MX_USART3_UART_Init+0x50>)
 800496e:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8004970:	4b0d      	ldr	r3, [pc, #52]	; (80049a8 <MX_USART3_UART_Init+0x48>)
 8004972:	2200      	movs	r2, #0
 8004974:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004976:	4b0c      	ldr	r3, [pc, #48]	; (80049a8 <MX_USART3_UART_Init+0x48>)
 8004978:	2200      	movs	r2, #0
 800497a:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800497c:	4b0a      	ldr	r3, [pc, #40]	; (80049a8 <MX_USART3_UART_Init+0x48>)
 800497e:	2200      	movs	r2, #0
 8004980:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004982:	4b09      	ldr	r3, [pc, #36]	; (80049a8 <MX_USART3_UART_Init+0x48>)
 8004984:	220c      	movs	r2, #12
 8004986:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004988:	4b07      	ldr	r3, [pc, #28]	; (80049a8 <MX_USART3_UART_Init+0x48>)
 800498a:	2200      	movs	r2, #0
 800498c:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800498e:	4b06      	ldr	r3, [pc, #24]	; (80049a8 <MX_USART3_UART_Init+0x48>)
 8004990:	2200      	movs	r2, #0
 8004992:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004994:	4804      	ldr	r0, [pc, #16]	; (80049a8 <MX_USART3_UART_Init+0x48>)
 8004996:	f003 fc85 	bl	80082a4 <HAL_UART_Init>
 800499a:	4603      	mov	r3, r0
 800499c:	2b00      	cmp	r3, #0
 800499e:	d001      	beq.n	80049a4 <MX_USART3_UART_Init+0x44>
  {
    Error_Handler();
 80049a0:	f7ff fcba 	bl	8004318 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80049a4:	bf00      	nop
 80049a6:	bd80      	pop	{r7, pc}
 80049a8:	20001a24 	.word	0x20001a24
 80049ac:	40004800 	.word	0x40004800
 80049b0:	001e8480 	.word	0x001e8480

080049b4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b08c      	sub	sp, #48	; 0x30
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049bc:	f107 031c 	add.w	r3, r7, #28
 80049c0:	2200      	movs	r2, #0
 80049c2:	601a      	str	r2, [r3, #0]
 80049c4:	605a      	str	r2, [r3, #4]
 80049c6:	609a      	str	r2, [r3, #8]
 80049c8:	60da      	str	r2, [r3, #12]
 80049ca:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4a97      	ldr	r2, [pc, #604]	; (8004c30 <HAL_UART_MspInit+0x27c>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	f040 8091 	bne.w	8004afa <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80049d8:	2300      	movs	r3, #0
 80049da:	61bb      	str	r3, [r7, #24]
 80049dc:	4b95      	ldr	r3, [pc, #596]	; (8004c34 <HAL_UART_MspInit+0x280>)
 80049de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049e0:	4a94      	ldr	r2, [pc, #592]	; (8004c34 <HAL_UART_MspInit+0x280>)
 80049e2:	f043 0310 	orr.w	r3, r3, #16
 80049e6:	6453      	str	r3, [r2, #68]	; 0x44
 80049e8:	4b92      	ldr	r3, [pc, #584]	; (8004c34 <HAL_UART_MspInit+0x280>)
 80049ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049ec:	f003 0310 	and.w	r3, r3, #16
 80049f0:	61bb      	str	r3, [r7, #24]
 80049f2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80049f4:	2300      	movs	r3, #0
 80049f6:	617b      	str	r3, [r7, #20]
 80049f8:	4b8e      	ldr	r3, [pc, #568]	; (8004c34 <HAL_UART_MspInit+0x280>)
 80049fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049fc:	4a8d      	ldr	r2, [pc, #564]	; (8004c34 <HAL_UART_MspInit+0x280>)
 80049fe:	f043 0302 	orr.w	r3, r3, #2
 8004a02:	6313      	str	r3, [r2, #48]	; 0x30
 8004a04:	4b8b      	ldr	r3, [pc, #556]	; (8004c34 <HAL_UART_MspInit+0x280>)
 8004a06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a08:	f003 0302 	and.w	r3, r3, #2
 8004a0c:	617b      	str	r3, [r7, #20]
 8004a0e:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004a10:	23c0      	movs	r3, #192	; 0xc0
 8004a12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a14:	2302      	movs	r3, #2
 8004a16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a18:	2300      	movs	r3, #0
 8004a1a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a1c:	2303      	movs	r3, #3
 8004a1e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004a20:	2307      	movs	r3, #7
 8004a22:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a24:	f107 031c 	add.w	r3, r7, #28
 8004a28:	4619      	mov	r1, r3
 8004a2a:	4883      	ldr	r0, [pc, #524]	; (8004c38 <HAL_UART_MspInit+0x284>)
 8004a2c:	f001 fa40 	bl	8005eb0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8004a30:	4b82      	ldr	r3, [pc, #520]	; (8004c3c <HAL_UART_MspInit+0x288>)
 8004a32:	4a83      	ldr	r2, [pc, #524]	; (8004c40 <HAL_UART_MspInit+0x28c>)
 8004a34:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8004a36:	4b81      	ldr	r3, [pc, #516]	; (8004c3c <HAL_UART_MspInit+0x288>)
 8004a38:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004a3c:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004a3e:	4b7f      	ldr	r3, [pc, #508]	; (8004c3c <HAL_UART_MspInit+0x288>)
 8004a40:	2200      	movs	r2, #0
 8004a42:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004a44:	4b7d      	ldr	r3, [pc, #500]	; (8004c3c <HAL_UART_MspInit+0x288>)
 8004a46:	2200      	movs	r2, #0
 8004a48:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004a4a:	4b7c      	ldr	r3, [pc, #496]	; (8004c3c <HAL_UART_MspInit+0x288>)
 8004a4c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004a50:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004a52:	4b7a      	ldr	r3, [pc, #488]	; (8004c3c <HAL_UART_MspInit+0x288>)
 8004a54:	2200      	movs	r2, #0
 8004a56:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004a58:	4b78      	ldr	r3, [pc, #480]	; (8004c3c <HAL_UART_MspInit+0x288>)
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8004a5e:	4b77      	ldr	r3, [pc, #476]	; (8004c3c <HAL_UART_MspInit+0x288>)
 8004a60:	2200      	movs	r2, #0
 8004a62:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004a64:	4b75      	ldr	r3, [pc, #468]	; (8004c3c <HAL_UART_MspInit+0x288>)
 8004a66:	2200      	movs	r2, #0
 8004a68:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004a6a:	4b74      	ldr	r3, [pc, #464]	; (8004c3c <HAL_UART_MspInit+0x288>)
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004a70:	4872      	ldr	r0, [pc, #456]	; (8004c3c <HAL_UART_MspInit+0x288>)
 8004a72:	f000 fe1b 	bl	80056ac <HAL_DMA_Init>
 8004a76:	4603      	mov	r3, r0
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d001      	beq.n	8004a80 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8004a7c:	f7ff fc4c 	bl	8004318 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	4a6e      	ldr	r2, [pc, #440]	; (8004c3c <HAL_UART_MspInit+0x288>)
 8004a84:	639a      	str	r2, [r3, #56]	; 0x38
 8004a86:	4a6d      	ldr	r2, [pc, #436]	; (8004c3c <HAL_UART_MspInit+0x288>)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8004a8c:	4b6d      	ldr	r3, [pc, #436]	; (8004c44 <HAL_UART_MspInit+0x290>)
 8004a8e:	4a6e      	ldr	r2, [pc, #440]	; (8004c48 <HAL_UART_MspInit+0x294>)
 8004a90:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8004a92:	4b6c      	ldr	r3, [pc, #432]	; (8004c44 <HAL_UART_MspInit+0x290>)
 8004a94:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004a98:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004a9a:	4b6a      	ldr	r3, [pc, #424]	; (8004c44 <HAL_UART_MspInit+0x290>)
 8004a9c:	2240      	movs	r2, #64	; 0x40
 8004a9e:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004aa0:	4b68      	ldr	r3, [pc, #416]	; (8004c44 <HAL_UART_MspInit+0x290>)
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004aa6:	4b67      	ldr	r3, [pc, #412]	; (8004c44 <HAL_UART_MspInit+0x290>)
 8004aa8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004aac:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004aae:	4b65      	ldr	r3, [pc, #404]	; (8004c44 <HAL_UART_MspInit+0x290>)
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004ab4:	4b63      	ldr	r3, [pc, #396]	; (8004c44 <HAL_UART_MspInit+0x290>)
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8004aba:	4b62      	ldr	r3, [pc, #392]	; (8004c44 <HAL_UART_MspInit+0x290>)
 8004abc:	2200      	movs	r2, #0
 8004abe:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004ac0:	4b60      	ldr	r3, [pc, #384]	; (8004c44 <HAL_UART_MspInit+0x290>)
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004ac6:	4b5f      	ldr	r3, [pc, #380]	; (8004c44 <HAL_UART_MspInit+0x290>)
 8004ac8:	2200      	movs	r2, #0
 8004aca:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8004acc:	485d      	ldr	r0, [pc, #372]	; (8004c44 <HAL_UART_MspInit+0x290>)
 8004ace:	f000 fded 	bl	80056ac <HAL_DMA_Init>
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d001      	beq.n	8004adc <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 8004ad8:	f7ff fc1e 	bl	8004318 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	4a59      	ldr	r2, [pc, #356]	; (8004c44 <HAL_UART_MspInit+0x290>)
 8004ae0:	635a      	str	r2, [r3, #52]	; 0x34
 8004ae2:	4a58      	ldr	r2, [pc, #352]	; (8004c44 <HAL_UART_MspInit+0x290>)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004ae8:	2200      	movs	r2, #0
 8004aea:	2100      	movs	r1, #0
 8004aec:	2025      	movs	r0, #37	; 0x25
 8004aee:	f000 fda6 	bl	800563e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004af2:	2025      	movs	r0, #37	; 0x25
 8004af4:	f000 fdbf 	bl	8005676 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8004af8:	e096      	b.n	8004c28 <HAL_UART_MspInit+0x274>
  else if(uartHandle->Instance==USART3)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4a53      	ldr	r2, [pc, #332]	; (8004c4c <HAL_UART_MspInit+0x298>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	f040 8091 	bne.w	8004c28 <HAL_UART_MspInit+0x274>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004b06:	2300      	movs	r3, #0
 8004b08:	613b      	str	r3, [r7, #16]
 8004b0a:	4b4a      	ldr	r3, [pc, #296]	; (8004c34 <HAL_UART_MspInit+0x280>)
 8004b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b0e:	4a49      	ldr	r2, [pc, #292]	; (8004c34 <HAL_UART_MspInit+0x280>)
 8004b10:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004b14:	6413      	str	r3, [r2, #64]	; 0x40
 8004b16:	4b47      	ldr	r3, [pc, #284]	; (8004c34 <HAL_UART_MspInit+0x280>)
 8004b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b1a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004b1e:	613b      	str	r3, [r7, #16]
 8004b20:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004b22:	2300      	movs	r3, #0
 8004b24:	60fb      	str	r3, [r7, #12]
 8004b26:	4b43      	ldr	r3, [pc, #268]	; (8004c34 <HAL_UART_MspInit+0x280>)
 8004b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b2a:	4a42      	ldr	r2, [pc, #264]	; (8004c34 <HAL_UART_MspInit+0x280>)
 8004b2c:	f043 0308 	orr.w	r3, r3, #8
 8004b30:	6313      	str	r3, [r2, #48]	; 0x30
 8004b32:	4b40      	ldr	r3, [pc, #256]	; (8004c34 <HAL_UART_MspInit+0x280>)
 8004b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b36:	f003 0308 	and.w	r3, r3, #8
 8004b3a:	60fb      	str	r3, [r7, #12]
 8004b3c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = IMU_TX_Pin|IMU_RX_Pin;
 8004b3e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004b42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b44:	2302      	movs	r3, #2
 8004b46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b48:	2300      	movs	r3, #0
 8004b4a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b4c:	2303      	movs	r3, #3
 8004b4e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004b50:	2307      	movs	r3, #7
 8004b52:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004b54:	f107 031c 	add.w	r3, r7, #28
 8004b58:	4619      	mov	r1, r3
 8004b5a:	483d      	ldr	r0, [pc, #244]	; (8004c50 <HAL_UART_MspInit+0x29c>)
 8004b5c:	f001 f9a8 	bl	8005eb0 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8004b60:	4b3c      	ldr	r3, [pc, #240]	; (8004c54 <HAL_UART_MspInit+0x2a0>)
 8004b62:	4a3d      	ldr	r2, [pc, #244]	; (8004c58 <HAL_UART_MspInit+0x2a4>)
 8004b64:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8004b66:	4b3b      	ldr	r3, [pc, #236]	; (8004c54 <HAL_UART_MspInit+0x2a0>)
 8004b68:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004b6c:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004b6e:	4b39      	ldr	r3, [pc, #228]	; (8004c54 <HAL_UART_MspInit+0x2a0>)
 8004b70:	2200      	movs	r2, #0
 8004b72:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004b74:	4b37      	ldr	r3, [pc, #220]	; (8004c54 <HAL_UART_MspInit+0x2a0>)
 8004b76:	2200      	movs	r2, #0
 8004b78:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004b7a:	4b36      	ldr	r3, [pc, #216]	; (8004c54 <HAL_UART_MspInit+0x2a0>)
 8004b7c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004b80:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004b82:	4b34      	ldr	r3, [pc, #208]	; (8004c54 <HAL_UART_MspInit+0x2a0>)
 8004b84:	2200      	movs	r2, #0
 8004b86:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004b88:	4b32      	ldr	r3, [pc, #200]	; (8004c54 <HAL_UART_MspInit+0x2a0>)
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8004b8e:	4b31      	ldr	r3, [pc, #196]	; (8004c54 <HAL_UART_MspInit+0x2a0>)
 8004b90:	2200      	movs	r2, #0
 8004b92:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004b94:	4b2f      	ldr	r3, [pc, #188]	; (8004c54 <HAL_UART_MspInit+0x2a0>)
 8004b96:	2200      	movs	r2, #0
 8004b98:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004b9a:	4b2e      	ldr	r3, [pc, #184]	; (8004c54 <HAL_UART_MspInit+0x2a0>)
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8004ba0:	482c      	ldr	r0, [pc, #176]	; (8004c54 <HAL_UART_MspInit+0x2a0>)
 8004ba2:	f000 fd83 	bl	80056ac <HAL_DMA_Init>
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d001      	beq.n	8004bb0 <HAL_UART_MspInit+0x1fc>
      Error_Handler();
 8004bac:	f7ff fbb4 	bl	8004318 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	4a28      	ldr	r2, [pc, #160]	; (8004c54 <HAL_UART_MspInit+0x2a0>)
 8004bb4:	639a      	str	r2, [r3, #56]	; 0x38
 8004bb6:	4a27      	ldr	r2, [pc, #156]	; (8004c54 <HAL_UART_MspInit+0x2a0>)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8004bbc:	4b27      	ldr	r3, [pc, #156]	; (8004c5c <HAL_UART_MspInit+0x2a8>)
 8004bbe:	4a28      	ldr	r2, [pc, #160]	; (8004c60 <HAL_UART_MspInit+0x2ac>)
 8004bc0:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8004bc2:	4b26      	ldr	r3, [pc, #152]	; (8004c5c <HAL_UART_MspInit+0x2a8>)
 8004bc4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004bc8:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004bca:	4b24      	ldr	r3, [pc, #144]	; (8004c5c <HAL_UART_MspInit+0x2a8>)
 8004bcc:	2240      	movs	r2, #64	; 0x40
 8004bce:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004bd0:	4b22      	ldr	r3, [pc, #136]	; (8004c5c <HAL_UART_MspInit+0x2a8>)
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004bd6:	4b21      	ldr	r3, [pc, #132]	; (8004c5c <HAL_UART_MspInit+0x2a8>)
 8004bd8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004bdc:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004bde:	4b1f      	ldr	r3, [pc, #124]	; (8004c5c <HAL_UART_MspInit+0x2a8>)
 8004be0:	2200      	movs	r2, #0
 8004be2:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004be4:	4b1d      	ldr	r3, [pc, #116]	; (8004c5c <HAL_UART_MspInit+0x2a8>)
 8004be6:	2200      	movs	r2, #0
 8004be8:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8004bea:	4b1c      	ldr	r3, [pc, #112]	; (8004c5c <HAL_UART_MspInit+0x2a8>)
 8004bec:	2200      	movs	r2, #0
 8004bee:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004bf0:	4b1a      	ldr	r3, [pc, #104]	; (8004c5c <HAL_UART_MspInit+0x2a8>)
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004bf6:	4b19      	ldr	r3, [pc, #100]	; (8004c5c <HAL_UART_MspInit+0x2a8>)
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8004bfc:	4817      	ldr	r0, [pc, #92]	; (8004c5c <HAL_UART_MspInit+0x2a8>)
 8004bfe:	f000 fd55 	bl	80056ac <HAL_DMA_Init>
 8004c02:	4603      	mov	r3, r0
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d001      	beq.n	8004c0c <HAL_UART_MspInit+0x258>
      Error_Handler();
 8004c08:	f7ff fb86 	bl	8004318 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	4a13      	ldr	r2, [pc, #76]	; (8004c5c <HAL_UART_MspInit+0x2a8>)
 8004c10:	635a      	str	r2, [r3, #52]	; 0x34
 8004c12:	4a12      	ldr	r2, [pc, #72]	; (8004c5c <HAL_UART_MspInit+0x2a8>)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8004c18:	2200      	movs	r2, #0
 8004c1a:	2100      	movs	r1, #0
 8004c1c:	2027      	movs	r0, #39	; 0x27
 8004c1e:	f000 fd0e 	bl	800563e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004c22:	2027      	movs	r0, #39	; 0x27
 8004c24:	f000 fd27 	bl	8005676 <HAL_NVIC_EnableIRQ>
}
 8004c28:	bf00      	nop
 8004c2a:	3730      	adds	r7, #48	; 0x30
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	bd80      	pop	{r7, pc}
 8004c30:	40011000 	.word	0x40011000
 8004c34:	40023800 	.word	0x40023800
 8004c38:	40020400 	.word	0x40020400
 8004c3c:	20001a68 	.word	0x20001a68
 8004c40:	40026440 	.word	0x40026440
 8004c44:	20001ac8 	.word	0x20001ac8
 8004c48:	400264b8 	.word	0x400264b8
 8004c4c:	40004800 	.word	0x40004800
 8004c50:	40020c00 	.word	0x40020c00
 8004c54:	20001b28 	.word	0x20001b28
 8004c58:	40026028 	.word	0x40026028
 8004c5c:	20001b88 	.word	0x20001b88
 8004c60:	40026058 	.word	0x40026058

08004c64 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8004c64:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004c9c <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004c68:	480d      	ldr	r0, [pc, #52]	; (8004ca0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004c6a:	490e      	ldr	r1, [pc, #56]	; (8004ca4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004c6c:	4a0e      	ldr	r2, [pc, #56]	; (8004ca8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004c6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004c70:	e002      	b.n	8004c78 <LoopCopyDataInit>

08004c72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004c72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004c74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004c76:	3304      	adds	r3, #4

08004c78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004c78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004c7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004c7c:	d3f9      	bcc.n	8004c72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004c7e:	4a0b      	ldr	r2, [pc, #44]	; (8004cac <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004c80:	4c0b      	ldr	r4, [pc, #44]	; (8004cb0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004c82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004c84:	e001      	b.n	8004c8a <LoopFillZerobss>

08004c86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004c86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004c88:	3204      	adds	r2, #4

08004c8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004c8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004c8c:	d3fb      	bcc.n	8004c86 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004c8e:	f7ff fe2b 	bl	80048e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004c92:	f005 fcd5 	bl	800a640 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004c96:	f7ff f85f 	bl	8003d58 <main>
  bx  lr    
 8004c9a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8004c9c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8004ca0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004ca4:	200002e4 	.word	0x200002e4
  ldr r2, =_sidata
 8004ca8:	0800d0e4 	.word	0x0800d0e4
  ldr r2, =_sbss
 8004cac:	200002e4 	.word	0x200002e4
  ldr r4, =_ebss
 8004cb0:	20001d38 	.word	0x20001d38

08004cb4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004cb4:	e7fe      	b.n	8004cb4 <ADC_IRQHandler>
	...

08004cb8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004cbc:	4b0e      	ldr	r3, [pc, #56]	; (8004cf8 <HAL_Init+0x40>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4a0d      	ldr	r2, [pc, #52]	; (8004cf8 <HAL_Init+0x40>)
 8004cc2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004cc6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004cc8:	4b0b      	ldr	r3, [pc, #44]	; (8004cf8 <HAL_Init+0x40>)
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4a0a      	ldr	r2, [pc, #40]	; (8004cf8 <HAL_Init+0x40>)
 8004cce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004cd2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004cd4:	4b08      	ldr	r3, [pc, #32]	; (8004cf8 <HAL_Init+0x40>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a07      	ldr	r2, [pc, #28]	; (8004cf8 <HAL_Init+0x40>)
 8004cda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cde:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004ce0:	2003      	movs	r0, #3
 8004ce2:	f000 fca1 	bl	8005628 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004ce6:	200f      	movs	r0, #15
 8004ce8:	f000 f808 	bl	8004cfc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004cec:	f7ff fc8a 	bl	8004604 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004cf0:	2300      	movs	r3, #0
}
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	bd80      	pop	{r7, pc}
 8004cf6:	bf00      	nop
 8004cf8:	40023c00 	.word	0x40023c00

08004cfc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b082      	sub	sp, #8
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004d04:	4b12      	ldr	r3, [pc, #72]	; (8004d50 <HAL_InitTick+0x54>)
 8004d06:	681a      	ldr	r2, [r3, #0]
 8004d08:	4b12      	ldr	r3, [pc, #72]	; (8004d54 <HAL_InitTick+0x58>)
 8004d0a:	781b      	ldrb	r3, [r3, #0]
 8004d0c:	4619      	mov	r1, r3
 8004d0e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004d12:	fbb3 f3f1 	udiv	r3, r3, r1
 8004d16:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f000 fcb9 	bl	8005692 <HAL_SYSTICK_Config>
 8004d20:	4603      	mov	r3, r0
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d001      	beq.n	8004d2a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004d26:	2301      	movs	r3, #1
 8004d28:	e00e      	b.n	8004d48 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2b0f      	cmp	r3, #15
 8004d2e:	d80a      	bhi.n	8004d46 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004d30:	2200      	movs	r2, #0
 8004d32:	6879      	ldr	r1, [r7, #4]
 8004d34:	f04f 30ff 	mov.w	r0, #4294967295
 8004d38:	f000 fc81 	bl	800563e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004d3c:	4a06      	ldr	r2, [pc, #24]	; (8004d58 <HAL_InitTick+0x5c>)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004d42:	2300      	movs	r3, #0
 8004d44:	e000      	b.n	8004d48 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004d46:	2301      	movs	r3, #1
}
 8004d48:	4618      	mov	r0, r3
 8004d4a:	3708      	adds	r7, #8
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	bd80      	pop	{r7, pc}
 8004d50:	20000110 	.word	0x20000110
 8004d54:	20000118 	.word	0x20000118
 8004d58:	20000114 	.word	0x20000114

08004d5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004d60:	4b06      	ldr	r3, [pc, #24]	; (8004d7c <HAL_IncTick+0x20>)
 8004d62:	781b      	ldrb	r3, [r3, #0]
 8004d64:	461a      	mov	r2, r3
 8004d66:	4b06      	ldr	r3, [pc, #24]	; (8004d80 <HAL_IncTick+0x24>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4413      	add	r3, r2
 8004d6c:	4a04      	ldr	r2, [pc, #16]	; (8004d80 <HAL_IncTick+0x24>)
 8004d6e:	6013      	str	r3, [r2, #0]
}
 8004d70:	bf00      	nop
 8004d72:	46bd      	mov	sp, r7
 8004d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d78:	4770      	bx	lr
 8004d7a:	bf00      	nop
 8004d7c:	20000118 	.word	0x20000118
 8004d80:	20001be8 	.word	0x20001be8

08004d84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004d84:	b480      	push	{r7}
 8004d86:	af00      	add	r7, sp, #0
  return uwTick;
 8004d88:	4b03      	ldr	r3, [pc, #12]	; (8004d98 <HAL_GetTick+0x14>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
}
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d94:	4770      	bx	lr
 8004d96:	bf00      	nop
 8004d98:	20001be8 	.word	0x20001be8

08004d9c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b084      	sub	sp, #16
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004da4:	f7ff ffee 	bl	8004d84 <HAL_GetTick>
 8004da8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004db4:	d005      	beq.n	8004dc2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004db6:	4b0a      	ldr	r3, [pc, #40]	; (8004de0 <HAL_Delay+0x44>)
 8004db8:	781b      	ldrb	r3, [r3, #0]
 8004dba:	461a      	mov	r2, r3
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	4413      	add	r3, r2
 8004dc0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004dc2:	bf00      	nop
 8004dc4:	f7ff ffde 	bl	8004d84 <HAL_GetTick>
 8004dc8:	4602      	mov	r2, r0
 8004dca:	68bb      	ldr	r3, [r7, #8]
 8004dcc:	1ad3      	subs	r3, r2, r3
 8004dce:	68fa      	ldr	r2, [r7, #12]
 8004dd0:	429a      	cmp	r2, r3
 8004dd2:	d8f7      	bhi.n	8004dc4 <HAL_Delay+0x28>
  {
  }
}
 8004dd4:	bf00      	nop
 8004dd6:	bf00      	nop
 8004dd8:	3710      	adds	r7, #16
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	bd80      	pop	{r7, pc}
 8004dde:	bf00      	nop
 8004de0:	20000118 	.word	0x20000118

08004de4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b084      	sub	sp, #16
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004dec:	2300      	movs	r3, #0
 8004dee:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d101      	bne.n	8004dfa <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004df6:	2301      	movs	r3, #1
 8004df8:	e033      	b.n	8004e62 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d109      	bne.n	8004e16 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004e02:	6878      	ldr	r0, [r7, #4]
 8004e04:	f7fe fb34 	bl	8003470 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2200      	movs	r2, #0
 8004e12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e1a:	f003 0310 	and.w	r3, r3, #16
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d118      	bne.n	8004e54 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e26:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004e2a:	f023 0302 	bic.w	r3, r3, #2
 8004e2e:	f043 0202 	orr.w	r2, r3, #2
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004e36:	6878      	ldr	r0, [r7, #4]
 8004e38:	f000 fa2a 	bl	8005290 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2200      	movs	r2, #0
 8004e40:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e46:	f023 0303 	bic.w	r3, r3, #3
 8004e4a:	f043 0201 	orr.w	r2, r3, #1
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	641a      	str	r2, [r3, #64]	; 0x40
 8004e52:	e001      	b.n	8004e58 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004e54:	2301      	movs	r3, #1
 8004e56:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004e60:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e62:	4618      	mov	r0, r3
 8004e64:	3710      	adds	r7, #16
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bd80      	pop	{r7, pc}
	...

08004e6c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b085      	sub	sp, #20
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8004e74:	2300      	movs	r3, #0
 8004e76:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e7e:	2b01      	cmp	r3, #1
 8004e80:	d101      	bne.n	8004e86 <HAL_ADC_Start+0x1a>
 8004e82:	2302      	movs	r3, #2
 8004e84:	e0b2      	b.n	8004fec <HAL_ADC_Start+0x180>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2201      	movs	r2, #1
 8004e8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	689b      	ldr	r3, [r3, #8]
 8004e94:	f003 0301 	and.w	r3, r3, #1
 8004e98:	2b01      	cmp	r3, #1
 8004e9a:	d018      	beq.n	8004ece <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	689a      	ldr	r2, [r3, #8]
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f042 0201 	orr.w	r2, r2, #1
 8004eaa:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004eac:	4b52      	ldr	r3, [pc, #328]	; (8004ff8 <HAL_ADC_Start+0x18c>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	4a52      	ldr	r2, [pc, #328]	; (8004ffc <HAL_ADC_Start+0x190>)
 8004eb2:	fba2 2303 	umull	r2, r3, r2, r3
 8004eb6:	0c9a      	lsrs	r2, r3, #18
 8004eb8:	4613      	mov	r3, r2
 8004eba:	005b      	lsls	r3, r3, #1
 8004ebc:	4413      	add	r3, r2
 8004ebe:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004ec0:	e002      	b.n	8004ec8 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8004ec2:	68bb      	ldr	r3, [r7, #8]
 8004ec4:	3b01      	subs	r3, #1
 8004ec6:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004ec8:	68bb      	ldr	r3, [r7, #8]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d1f9      	bne.n	8004ec2 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	689b      	ldr	r3, [r3, #8]
 8004ed4:	f003 0301 	and.w	r3, r3, #1
 8004ed8:	2b01      	cmp	r3, #1
 8004eda:	d17a      	bne.n	8004fd2 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ee0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004ee4:	f023 0301 	bic.w	r3, r3, #1
 8004ee8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	685b      	ldr	r3, [r3, #4]
 8004ef6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d007      	beq.n	8004f0e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f02:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004f06:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f12:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004f16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f1a:	d106      	bne.n	8004f2a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f20:	f023 0206 	bic.w	r2, r3, #6
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	645a      	str	r2, [r3, #68]	; 0x44
 8004f28:	e002      	b.n	8004f30 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2200      	movs	r2, #0
 8004f34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004f38:	4b31      	ldr	r3, [pc, #196]	; (8005000 <HAL_ADC_Start+0x194>)
 8004f3a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004f44:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	685b      	ldr	r3, [r3, #4]
 8004f4a:	f003 031f 	and.w	r3, r3, #31
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d12a      	bne.n	8004fa8 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	4a2b      	ldr	r2, [pc, #172]	; (8005004 <HAL_ADC_Start+0x198>)
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	d015      	beq.n	8004f88 <HAL_ADC_Start+0x11c>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	4a29      	ldr	r2, [pc, #164]	; (8005008 <HAL_ADC_Start+0x19c>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d105      	bne.n	8004f72 <HAL_ADC_Start+0x106>
 8004f66:	4b26      	ldr	r3, [pc, #152]	; (8005000 <HAL_ADC_Start+0x194>)
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	f003 031f 	and.w	r3, r3, #31
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d00a      	beq.n	8004f88 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	4a25      	ldr	r2, [pc, #148]	; (800500c <HAL_ADC_Start+0x1a0>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d136      	bne.n	8004fea <HAL_ADC_Start+0x17e>
 8004f7c:	4b20      	ldr	r3, [pc, #128]	; (8005000 <HAL_ADC_Start+0x194>)
 8004f7e:	685b      	ldr	r3, [r3, #4]
 8004f80:	f003 0310 	and.w	r3, r3, #16
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d130      	bne.n	8004fea <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	689b      	ldr	r3, [r3, #8]
 8004f8e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d129      	bne.n	8004fea <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	689a      	ldr	r2, [r3, #8]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004fa4:	609a      	str	r2, [r3, #8]
 8004fa6:	e020      	b.n	8004fea <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4a15      	ldr	r2, [pc, #84]	; (8005004 <HAL_ADC_Start+0x198>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d11b      	bne.n	8004fea <HAL_ADC_Start+0x17e>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	689b      	ldr	r3, [r3, #8]
 8004fb8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d114      	bne.n	8004fea <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	689a      	ldr	r2, [r3, #8]
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004fce:	609a      	str	r2, [r3, #8]
 8004fd0:	e00b      	b.n	8004fea <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fd6:	f043 0210 	orr.w	r2, r3, #16
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fe2:	f043 0201 	orr.w	r2, r3, #1
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8004fea:	2300      	movs	r3, #0
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	3714      	adds	r7, #20
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff6:	4770      	bx	lr
 8004ff8:	20000110 	.word	0x20000110
 8004ffc:	431bde83 	.word	0x431bde83
 8005000:	40012300 	.word	0x40012300
 8005004:	40012000 	.word	0x40012000
 8005008:	40012100 	.word	0x40012100
 800500c:	40012200 	.word	0x40012200

08005010 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8005010:	b480      	push	{r7}
 8005012:	b083      	sub	sp, #12
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800501e:	4618      	mov	r0, r3
 8005020:	370c      	adds	r7, #12
 8005022:	46bd      	mov	sp, r7
 8005024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005028:	4770      	bx	lr
	...

0800502c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800502c:	b480      	push	{r7}
 800502e:	b085      	sub	sp, #20
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
 8005034:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8005036:	2300      	movs	r3, #0
 8005038:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005040:	2b01      	cmp	r3, #1
 8005042:	d101      	bne.n	8005048 <HAL_ADC_ConfigChannel+0x1c>
 8005044:	2302      	movs	r3, #2
 8005046:	e113      	b.n	8005270 <HAL_ADC_ConfigChannel+0x244>
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2201      	movs	r2, #1
 800504c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	2b09      	cmp	r3, #9
 8005056:	d925      	bls.n	80050a4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	68d9      	ldr	r1, [r3, #12]
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	b29b      	uxth	r3, r3
 8005064:	461a      	mov	r2, r3
 8005066:	4613      	mov	r3, r2
 8005068:	005b      	lsls	r3, r3, #1
 800506a:	4413      	add	r3, r2
 800506c:	3b1e      	subs	r3, #30
 800506e:	2207      	movs	r2, #7
 8005070:	fa02 f303 	lsl.w	r3, r2, r3
 8005074:	43da      	mvns	r2, r3
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	400a      	ands	r2, r1
 800507c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	68d9      	ldr	r1, [r3, #12]
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	689a      	ldr	r2, [r3, #8]
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	b29b      	uxth	r3, r3
 800508e:	4618      	mov	r0, r3
 8005090:	4603      	mov	r3, r0
 8005092:	005b      	lsls	r3, r3, #1
 8005094:	4403      	add	r3, r0
 8005096:	3b1e      	subs	r3, #30
 8005098:	409a      	lsls	r2, r3
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	430a      	orrs	r2, r1
 80050a0:	60da      	str	r2, [r3, #12]
 80050a2:	e022      	b.n	80050ea <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	6919      	ldr	r1, [r3, #16]
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	b29b      	uxth	r3, r3
 80050b0:	461a      	mov	r2, r3
 80050b2:	4613      	mov	r3, r2
 80050b4:	005b      	lsls	r3, r3, #1
 80050b6:	4413      	add	r3, r2
 80050b8:	2207      	movs	r2, #7
 80050ba:	fa02 f303 	lsl.w	r3, r2, r3
 80050be:	43da      	mvns	r2, r3
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	400a      	ands	r2, r1
 80050c6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	6919      	ldr	r1, [r3, #16]
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	689a      	ldr	r2, [r3, #8]
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	b29b      	uxth	r3, r3
 80050d8:	4618      	mov	r0, r3
 80050da:	4603      	mov	r3, r0
 80050dc:	005b      	lsls	r3, r3, #1
 80050de:	4403      	add	r3, r0
 80050e0:	409a      	lsls	r2, r3
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	430a      	orrs	r2, r1
 80050e8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	685b      	ldr	r3, [r3, #4]
 80050ee:	2b06      	cmp	r3, #6
 80050f0:	d824      	bhi.n	800513c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	685a      	ldr	r2, [r3, #4]
 80050fc:	4613      	mov	r3, r2
 80050fe:	009b      	lsls	r3, r3, #2
 8005100:	4413      	add	r3, r2
 8005102:	3b05      	subs	r3, #5
 8005104:	221f      	movs	r2, #31
 8005106:	fa02 f303 	lsl.w	r3, r2, r3
 800510a:	43da      	mvns	r2, r3
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	400a      	ands	r2, r1
 8005112:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	b29b      	uxth	r3, r3
 8005120:	4618      	mov	r0, r3
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	685a      	ldr	r2, [r3, #4]
 8005126:	4613      	mov	r3, r2
 8005128:	009b      	lsls	r3, r3, #2
 800512a:	4413      	add	r3, r2
 800512c:	3b05      	subs	r3, #5
 800512e:	fa00 f203 	lsl.w	r2, r0, r3
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	430a      	orrs	r2, r1
 8005138:	635a      	str	r2, [r3, #52]	; 0x34
 800513a:	e04c      	b.n	80051d6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	2b0c      	cmp	r3, #12
 8005142:	d824      	bhi.n	800518e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	685a      	ldr	r2, [r3, #4]
 800514e:	4613      	mov	r3, r2
 8005150:	009b      	lsls	r3, r3, #2
 8005152:	4413      	add	r3, r2
 8005154:	3b23      	subs	r3, #35	; 0x23
 8005156:	221f      	movs	r2, #31
 8005158:	fa02 f303 	lsl.w	r3, r2, r3
 800515c:	43da      	mvns	r2, r3
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	400a      	ands	r2, r1
 8005164:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	b29b      	uxth	r3, r3
 8005172:	4618      	mov	r0, r3
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	685a      	ldr	r2, [r3, #4]
 8005178:	4613      	mov	r3, r2
 800517a:	009b      	lsls	r3, r3, #2
 800517c:	4413      	add	r3, r2
 800517e:	3b23      	subs	r3, #35	; 0x23
 8005180:	fa00 f203 	lsl.w	r2, r0, r3
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	430a      	orrs	r2, r1
 800518a:	631a      	str	r2, [r3, #48]	; 0x30
 800518c:	e023      	b.n	80051d6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	685a      	ldr	r2, [r3, #4]
 8005198:	4613      	mov	r3, r2
 800519a:	009b      	lsls	r3, r3, #2
 800519c:	4413      	add	r3, r2
 800519e:	3b41      	subs	r3, #65	; 0x41
 80051a0:	221f      	movs	r2, #31
 80051a2:	fa02 f303 	lsl.w	r3, r2, r3
 80051a6:	43da      	mvns	r2, r3
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	400a      	ands	r2, r1
 80051ae:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	b29b      	uxth	r3, r3
 80051bc:	4618      	mov	r0, r3
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	685a      	ldr	r2, [r3, #4]
 80051c2:	4613      	mov	r3, r2
 80051c4:	009b      	lsls	r3, r3, #2
 80051c6:	4413      	add	r3, r2
 80051c8:	3b41      	subs	r3, #65	; 0x41
 80051ca:	fa00 f203 	lsl.w	r2, r0, r3
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	430a      	orrs	r2, r1
 80051d4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80051d6:	4b29      	ldr	r3, [pc, #164]	; (800527c <HAL_ADC_ConfigChannel+0x250>)
 80051d8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	4a28      	ldr	r2, [pc, #160]	; (8005280 <HAL_ADC_ConfigChannel+0x254>)
 80051e0:	4293      	cmp	r3, r2
 80051e2:	d10f      	bne.n	8005204 <HAL_ADC_ConfigChannel+0x1d8>
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	2b12      	cmp	r3, #18
 80051ea:	d10b      	bne.n	8005204 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	685b      	ldr	r3, [r3, #4]
 80051fc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	4a1d      	ldr	r2, [pc, #116]	; (8005280 <HAL_ADC_ConfigChannel+0x254>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d12b      	bne.n	8005266 <HAL_ADC_ConfigChannel+0x23a>
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	4a1c      	ldr	r2, [pc, #112]	; (8005284 <HAL_ADC_ConfigChannel+0x258>)
 8005214:	4293      	cmp	r3, r2
 8005216:	d003      	beq.n	8005220 <HAL_ADC_ConfigChannel+0x1f4>
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	2b11      	cmp	r3, #17
 800521e:	d122      	bne.n	8005266 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	685b      	ldr	r3, [r3, #4]
 8005230:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	4a11      	ldr	r2, [pc, #68]	; (8005284 <HAL_ADC_ConfigChannel+0x258>)
 800523e:	4293      	cmp	r3, r2
 8005240:	d111      	bne.n	8005266 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005242:	4b11      	ldr	r3, [pc, #68]	; (8005288 <HAL_ADC_ConfigChannel+0x25c>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4a11      	ldr	r2, [pc, #68]	; (800528c <HAL_ADC_ConfigChannel+0x260>)
 8005248:	fba2 2303 	umull	r2, r3, r2, r3
 800524c:	0c9a      	lsrs	r2, r3, #18
 800524e:	4613      	mov	r3, r2
 8005250:	009b      	lsls	r3, r3, #2
 8005252:	4413      	add	r3, r2
 8005254:	005b      	lsls	r3, r3, #1
 8005256:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005258:	e002      	b.n	8005260 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800525a:	68bb      	ldr	r3, [r7, #8]
 800525c:	3b01      	subs	r3, #1
 800525e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d1f9      	bne.n	800525a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2200      	movs	r2, #0
 800526a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800526e:	2300      	movs	r3, #0
}
 8005270:	4618      	mov	r0, r3
 8005272:	3714      	adds	r7, #20
 8005274:	46bd      	mov	sp, r7
 8005276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527a:	4770      	bx	lr
 800527c:	40012300 	.word	0x40012300
 8005280:	40012000 	.word	0x40012000
 8005284:	10000012 	.word	0x10000012
 8005288:	20000110 	.word	0x20000110
 800528c:	431bde83 	.word	0x431bde83

08005290 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005290:	b480      	push	{r7}
 8005292:	b085      	sub	sp, #20
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005298:	4b79      	ldr	r3, [pc, #484]	; (8005480 <ADC_Init+0x1f0>)
 800529a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	685b      	ldr	r3, [r3, #4]
 80052a0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	685a      	ldr	r2, [r3, #4]
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	431a      	orrs	r2, r3
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	685a      	ldr	r2, [r3, #4]
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80052c4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	6859      	ldr	r1, [r3, #4]
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	691b      	ldr	r3, [r3, #16]
 80052d0:	021a      	lsls	r2, r3, #8
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	430a      	orrs	r2, r1
 80052d8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	685a      	ldr	r2, [r3, #4]
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80052e8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	6859      	ldr	r1, [r3, #4]
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	689a      	ldr	r2, [r3, #8]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	430a      	orrs	r2, r1
 80052fa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	689a      	ldr	r2, [r3, #8]
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800530a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	6899      	ldr	r1, [r3, #8]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	68da      	ldr	r2, [r3, #12]
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	430a      	orrs	r2, r1
 800531c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005322:	4a58      	ldr	r2, [pc, #352]	; (8005484 <ADC_Init+0x1f4>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d022      	beq.n	800536e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	689a      	ldr	r2, [r3, #8]
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005336:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	6899      	ldr	r1, [r3, #8]
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	430a      	orrs	r2, r1
 8005348:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	689a      	ldr	r2, [r3, #8]
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005358:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	6899      	ldr	r1, [r3, #8]
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	430a      	orrs	r2, r1
 800536a:	609a      	str	r2, [r3, #8]
 800536c:	e00f      	b.n	800538e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	689a      	ldr	r2, [r3, #8]
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800537c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	689a      	ldr	r2, [r3, #8]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800538c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	689a      	ldr	r2, [r3, #8]
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f022 0202 	bic.w	r2, r2, #2
 800539c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	6899      	ldr	r1, [r3, #8]
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	7e1b      	ldrb	r3, [r3, #24]
 80053a8:	005a      	lsls	r2, r3, #1
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	430a      	orrs	r2, r1
 80053b0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d01b      	beq.n	80053f4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	685a      	ldr	r2, [r3, #4]
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80053ca:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	685a      	ldr	r2, [r3, #4]
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80053da:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	6859      	ldr	r1, [r3, #4]
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053e6:	3b01      	subs	r3, #1
 80053e8:	035a      	lsls	r2, r3, #13
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	430a      	orrs	r2, r1
 80053f0:	605a      	str	r2, [r3, #4]
 80053f2:	e007      	b.n	8005404 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	685a      	ldr	r2, [r3, #4]
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005402:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005412:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	69db      	ldr	r3, [r3, #28]
 800541e:	3b01      	subs	r3, #1
 8005420:	051a      	lsls	r2, r3, #20
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	430a      	orrs	r2, r1
 8005428:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	689a      	ldr	r2, [r3, #8]
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005438:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	6899      	ldr	r1, [r3, #8]
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005446:	025a      	lsls	r2, r3, #9
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	430a      	orrs	r2, r1
 800544e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	689a      	ldr	r2, [r3, #8]
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800545e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	6899      	ldr	r1, [r3, #8]
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	695b      	ldr	r3, [r3, #20]
 800546a:	029a      	lsls	r2, r3, #10
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	430a      	orrs	r2, r1
 8005472:	609a      	str	r2, [r3, #8]
}
 8005474:	bf00      	nop
 8005476:	3714      	adds	r7, #20
 8005478:	46bd      	mov	sp, r7
 800547a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547e:	4770      	bx	lr
 8005480:	40012300 	.word	0x40012300
 8005484:	0f000001 	.word	0x0f000001

08005488 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005488:	b480      	push	{r7}
 800548a:	b085      	sub	sp, #20
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	f003 0307 	and.w	r3, r3, #7
 8005496:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005498:	4b0c      	ldr	r3, [pc, #48]	; (80054cc <__NVIC_SetPriorityGrouping+0x44>)
 800549a:	68db      	ldr	r3, [r3, #12]
 800549c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800549e:	68ba      	ldr	r2, [r7, #8]
 80054a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80054a4:	4013      	ands	r3, r2
 80054a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80054ac:	68bb      	ldr	r3, [r7, #8]
 80054ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80054b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80054b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80054b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80054ba:	4a04      	ldr	r2, [pc, #16]	; (80054cc <__NVIC_SetPriorityGrouping+0x44>)
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	60d3      	str	r3, [r2, #12]
}
 80054c0:	bf00      	nop
 80054c2:	3714      	adds	r7, #20
 80054c4:	46bd      	mov	sp, r7
 80054c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ca:	4770      	bx	lr
 80054cc:	e000ed00 	.word	0xe000ed00

080054d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80054d0:	b480      	push	{r7}
 80054d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80054d4:	4b04      	ldr	r3, [pc, #16]	; (80054e8 <__NVIC_GetPriorityGrouping+0x18>)
 80054d6:	68db      	ldr	r3, [r3, #12]
 80054d8:	0a1b      	lsrs	r3, r3, #8
 80054da:	f003 0307 	and.w	r3, r3, #7
}
 80054de:	4618      	mov	r0, r3
 80054e0:	46bd      	mov	sp, r7
 80054e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e6:	4770      	bx	lr
 80054e8:	e000ed00 	.word	0xe000ed00

080054ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80054ec:	b480      	push	{r7}
 80054ee:	b083      	sub	sp, #12
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	4603      	mov	r3, r0
 80054f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80054f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	db0b      	blt.n	8005516 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80054fe:	79fb      	ldrb	r3, [r7, #7]
 8005500:	f003 021f 	and.w	r2, r3, #31
 8005504:	4907      	ldr	r1, [pc, #28]	; (8005524 <__NVIC_EnableIRQ+0x38>)
 8005506:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800550a:	095b      	lsrs	r3, r3, #5
 800550c:	2001      	movs	r0, #1
 800550e:	fa00 f202 	lsl.w	r2, r0, r2
 8005512:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005516:	bf00      	nop
 8005518:	370c      	adds	r7, #12
 800551a:	46bd      	mov	sp, r7
 800551c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005520:	4770      	bx	lr
 8005522:	bf00      	nop
 8005524:	e000e100 	.word	0xe000e100

08005528 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005528:	b480      	push	{r7}
 800552a:	b083      	sub	sp, #12
 800552c:	af00      	add	r7, sp, #0
 800552e:	4603      	mov	r3, r0
 8005530:	6039      	str	r1, [r7, #0]
 8005532:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005534:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005538:	2b00      	cmp	r3, #0
 800553a:	db0a      	blt.n	8005552 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	b2da      	uxtb	r2, r3
 8005540:	490c      	ldr	r1, [pc, #48]	; (8005574 <__NVIC_SetPriority+0x4c>)
 8005542:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005546:	0112      	lsls	r2, r2, #4
 8005548:	b2d2      	uxtb	r2, r2
 800554a:	440b      	add	r3, r1
 800554c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005550:	e00a      	b.n	8005568 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	b2da      	uxtb	r2, r3
 8005556:	4908      	ldr	r1, [pc, #32]	; (8005578 <__NVIC_SetPriority+0x50>)
 8005558:	79fb      	ldrb	r3, [r7, #7]
 800555a:	f003 030f 	and.w	r3, r3, #15
 800555e:	3b04      	subs	r3, #4
 8005560:	0112      	lsls	r2, r2, #4
 8005562:	b2d2      	uxtb	r2, r2
 8005564:	440b      	add	r3, r1
 8005566:	761a      	strb	r2, [r3, #24]
}
 8005568:	bf00      	nop
 800556a:	370c      	adds	r7, #12
 800556c:	46bd      	mov	sp, r7
 800556e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005572:	4770      	bx	lr
 8005574:	e000e100 	.word	0xe000e100
 8005578:	e000ed00 	.word	0xe000ed00

0800557c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800557c:	b480      	push	{r7}
 800557e:	b089      	sub	sp, #36	; 0x24
 8005580:	af00      	add	r7, sp, #0
 8005582:	60f8      	str	r0, [r7, #12]
 8005584:	60b9      	str	r1, [r7, #8]
 8005586:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	f003 0307 	and.w	r3, r3, #7
 800558e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005590:	69fb      	ldr	r3, [r7, #28]
 8005592:	f1c3 0307 	rsb	r3, r3, #7
 8005596:	2b04      	cmp	r3, #4
 8005598:	bf28      	it	cs
 800559a:	2304      	movcs	r3, #4
 800559c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800559e:	69fb      	ldr	r3, [r7, #28]
 80055a0:	3304      	adds	r3, #4
 80055a2:	2b06      	cmp	r3, #6
 80055a4:	d902      	bls.n	80055ac <NVIC_EncodePriority+0x30>
 80055a6:	69fb      	ldr	r3, [r7, #28]
 80055a8:	3b03      	subs	r3, #3
 80055aa:	e000      	b.n	80055ae <NVIC_EncodePriority+0x32>
 80055ac:	2300      	movs	r3, #0
 80055ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80055b0:	f04f 32ff 	mov.w	r2, #4294967295
 80055b4:	69bb      	ldr	r3, [r7, #24]
 80055b6:	fa02 f303 	lsl.w	r3, r2, r3
 80055ba:	43da      	mvns	r2, r3
 80055bc:	68bb      	ldr	r3, [r7, #8]
 80055be:	401a      	ands	r2, r3
 80055c0:	697b      	ldr	r3, [r7, #20]
 80055c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80055c4:	f04f 31ff 	mov.w	r1, #4294967295
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	fa01 f303 	lsl.w	r3, r1, r3
 80055ce:	43d9      	mvns	r1, r3
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80055d4:	4313      	orrs	r3, r2
         );
}
 80055d6:	4618      	mov	r0, r3
 80055d8:	3724      	adds	r7, #36	; 0x24
 80055da:	46bd      	mov	sp, r7
 80055dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e0:	4770      	bx	lr
	...

080055e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b082      	sub	sp, #8
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	3b01      	subs	r3, #1
 80055f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80055f4:	d301      	bcc.n	80055fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80055f6:	2301      	movs	r3, #1
 80055f8:	e00f      	b.n	800561a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80055fa:	4a0a      	ldr	r2, [pc, #40]	; (8005624 <SysTick_Config+0x40>)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	3b01      	subs	r3, #1
 8005600:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005602:	210f      	movs	r1, #15
 8005604:	f04f 30ff 	mov.w	r0, #4294967295
 8005608:	f7ff ff8e 	bl	8005528 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800560c:	4b05      	ldr	r3, [pc, #20]	; (8005624 <SysTick_Config+0x40>)
 800560e:	2200      	movs	r2, #0
 8005610:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005612:	4b04      	ldr	r3, [pc, #16]	; (8005624 <SysTick_Config+0x40>)
 8005614:	2207      	movs	r2, #7
 8005616:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005618:	2300      	movs	r3, #0
}
 800561a:	4618      	mov	r0, r3
 800561c:	3708      	adds	r7, #8
 800561e:	46bd      	mov	sp, r7
 8005620:	bd80      	pop	{r7, pc}
 8005622:	bf00      	nop
 8005624:	e000e010 	.word	0xe000e010

08005628 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b082      	sub	sp, #8
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005630:	6878      	ldr	r0, [r7, #4]
 8005632:	f7ff ff29 	bl	8005488 <__NVIC_SetPriorityGrouping>
}
 8005636:	bf00      	nop
 8005638:	3708      	adds	r7, #8
 800563a:	46bd      	mov	sp, r7
 800563c:	bd80      	pop	{r7, pc}

0800563e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800563e:	b580      	push	{r7, lr}
 8005640:	b086      	sub	sp, #24
 8005642:	af00      	add	r7, sp, #0
 8005644:	4603      	mov	r3, r0
 8005646:	60b9      	str	r1, [r7, #8]
 8005648:	607a      	str	r2, [r7, #4]
 800564a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800564c:	2300      	movs	r3, #0
 800564e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005650:	f7ff ff3e 	bl	80054d0 <__NVIC_GetPriorityGrouping>
 8005654:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005656:	687a      	ldr	r2, [r7, #4]
 8005658:	68b9      	ldr	r1, [r7, #8]
 800565a:	6978      	ldr	r0, [r7, #20]
 800565c:	f7ff ff8e 	bl	800557c <NVIC_EncodePriority>
 8005660:	4602      	mov	r2, r0
 8005662:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005666:	4611      	mov	r1, r2
 8005668:	4618      	mov	r0, r3
 800566a:	f7ff ff5d 	bl	8005528 <__NVIC_SetPriority>
}
 800566e:	bf00      	nop
 8005670:	3718      	adds	r7, #24
 8005672:	46bd      	mov	sp, r7
 8005674:	bd80      	pop	{r7, pc}

08005676 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005676:	b580      	push	{r7, lr}
 8005678:	b082      	sub	sp, #8
 800567a:	af00      	add	r7, sp, #0
 800567c:	4603      	mov	r3, r0
 800567e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005680:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005684:	4618      	mov	r0, r3
 8005686:	f7ff ff31 	bl	80054ec <__NVIC_EnableIRQ>
}
 800568a:	bf00      	nop
 800568c:	3708      	adds	r7, #8
 800568e:	46bd      	mov	sp, r7
 8005690:	bd80      	pop	{r7, pc}

08005692 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005692:	b580      	push	{r7, lr}
 8005694:	b082      	sub	sp, #8
 8005696:	af00      	add	r7, sp, #0
 8005698:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800569a:	6878      	ldr	r0, [r7, #4]
 800569c:	f7ff ffa2 	bl	80055e4 <SysTick_Config>
 80056a0:	4603      	mov	r3, r0
}
 80056a2:	4618      	mov	r0, r3
 80056a4:	3708      	adds	r7, #8
 80056a6:	46bd      	mov	sp, r7
 80056a8:	bd80      	pop	{r7, pc}
	...

080056ac <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b086      	sub	sp, #24
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80056b4:	2300      	movs	r3, #0
 80056b6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80056b8:	f7ff fb64 	bl	8004d84 <HAL_GetTick>
 80056bc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d101      	bne.n	80056c8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80056c4:	2301      	movs	r3, #1
 80056c6:	e099      	b.n	80057fc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2202      	movs	r2, #2
 80056cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2200      	movs	r2, #0
 80056d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	681a      	ldr	r2, [r3, #0]
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f022 0201 	bic.w	r2, r2, #1
 80056e6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80056e8:	e00f      	b.n	800570a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80056ea:	f7ff fb4b 	bl	8004d84 <HAL_GetTick>
 80056ee:	4602      	mov	r2, r0
 80056f0:	693b      	ldr	r3, [r7, #16]
 80056f2:	1ad3      	subs	r3, r2, r3
 80056f4:	2b05      	cmp	r3, #5
 80056f6:	d908      	bls.n	800570a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2220      	movs	r2, #32
 80056fc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2203      	movs	r2, #3
 8005702:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005706:	2303      	movs	r3, #3
 8005708:	e078      	b.n	80057fc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f003 0301 	and.w	r3, r3, #1
 8005714:	2b00      	cmp	r3, #0
 8005716:	d1e8      	bne.n	80056ea <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005720:	697a      	ldr	r2, [r7, #20]
 8005722:	4b38      	ldr	r3, [pc, #224]	; (8005804 <HAL_DMA_Init+0x158>)
 8005724:	4013      	ands	r3, r2
 8005726:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	685a      	ldr	r2, [r3, #4]
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	689b      	ldr	r3, [r3, #8]
 8005730:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005736:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	691b      	ldr	r3, [r3, #16]
 800573c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005742:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	699b      	ldr	r3, [r3, #24]
 8005748:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800574e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6a1b      	ldr	r3, [r3, #32]
 8005754:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005756:	697a      	ldr	r2, [r7, #20]
 8005758:	4313      	orrs	r3, r2
 800575a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005760:	2b04      	cmp	r3, #4
 8005762:	d107      	bne.n	8005774 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800576c:	4313      	orrs	r3, r2
 800576e:	697a      	ldr	r2, [r7, #20]
 8005770:	4313      	orrs	r3, r2
 8005772:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	697a      	ldr	r2, [r7, #20]
 800577a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	695b      	ldr	r3, [r3, #20]
 8005782:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005784:	697b      	ldr	r3, [r7, #20]
 8005786:	f023 0307 	bic.w	r3, r3, #7
 800578a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005790:	697a      	ldr	r2, [r7, #20]
 8005792:	4313      	orrs	r3, r2
 8005794:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800579a:	2b04      	cmp	r3, #4
 800579c:	d117      	bne.n	80057ce <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057a2:	697a      	ldr	r2, [r7, #20]
 80057a4:	4313      	orrs	r3, r2
 80057a6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d00e      	beq.n	80057ce <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80057b0:	6878      	ldr	r0, [r7, #4]
 80057b2:	f000 fb01 	bl	8005db8 <DMA_CheckFifoParam>
 80057b6:	4603      	mov	r3, r0
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d008      	beq.n	80057ce <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2240      	movs	r2, #64	; 0x40
 80057c0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2201      	movs	r2, #1
 80057c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80057ca:	2301      	movs	r3, #1
 80057cc:	e016      	b.n	80057fc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	697a      	ldr	r2, [r7, #20]
 80057d4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80057d6:	6878      	ldr	r0, [r7, #4]
 80057d8:	f000 fab8 	bl	8005d4c <DMA_CalcBaseAndBitshift>
 80057dc:	4603      	mov	r3, r0
 80057de:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057e4:	223f      	movs	r2, #63	; 0x3f
 80057e6:	409a      	lsls	r2, r3
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2200      	movs	r2, #0
 80057f0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2201      	movs	r2, #1
 80057f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80057fa:	2300      	movs	r3, #0
}
 80057fc:	4618      	mov	r0, r3
 80057fe:	3718      	adds	r7, #24
 8005800:	46bd      	mov	sp, r7
 8005802:	bd80      	pop	{r7, pc}
 8005804:	f010803f 	.word	0xf010803f

08005808 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005808:	b580      	push	{r7, lr}
 800580a:	b086      	sub	sp, #24
 800580c:	af00      	add	r7, sp, #0
 800580e:	60f8      	str	r0, [r7, #12]
 8005810:	60b9      	str	r1, [r7, #8]
 8005812:	607a      	str	r2, [r7, #4]
 8005814:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005816:	2300      	movs	r3, #0
 8005818:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800581e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005826:	2b01      	cmp	r3, #1
 8005828:	d101      	bne.n	800582e <HAL_DMA_Start_IT+0x26>
 800582a:	2302      	movs	r3, #2
 800582c:	e040      	b.n	80058b0 <HAL_DMA_Start_IT+0xa8>
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	2201      	movs	r2, #1
 8005832:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800583c:	b2db      	uxtb	r3, r3
 800583e:	2b01      	cmp	r3, #1
 8005840:	d12f      	bne.n	80058a2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	2202      	movs	r2, #2
 8005846:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	2200      	movs	r2, #0
 800584e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	687a      	ldr	r2, [r7, #4]
 8005854:	68b9      	ldr	r1, [r7, #8]
 8005856:	68f8      	ldr	r0, [r7, #12]
 8005858:	f000 fa4a 	bl	8005cf0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005860:	223f      	movs	r2, #63	; 0x3f
 8005862:	409a      	lsls	r2, r3
 8005864:	693b      	ldr	r3, [r7, #16]
 8005866:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	681a      	ldr	r2, [r3, #0]
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f042 0216 	orr.w	r2, r2, #22
 8005876:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800587c:	2b00      	cmp	r3, #0
 800587e:	d007      	beq.n	8005890 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	681a      	ldr	r2, [r3, #0]
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f042 0208 	orr.w	r2, r2, #8
 800588e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	681a      	ldr	r2, [r3, #0]
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f042 0201 	orr.w	r2, r2, #1
 800589e:	601a      	str	r2, [r3, #0]
 80058a0:	e005      	b.n	80058ae <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	2200      	movs	r2, #0
 80058a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80058aa:	2302      	movs	r3, #2
 80058ac:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80058ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80058b0:	4618      	mov	r0, r3
 80058b2:	3718      	adds	r7, #24
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}

080058b8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b084      	sub	sp, #16
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058c4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80058c6:	f7ff fa5d 	bl	8004d84 <HAL_GetTick>
 80058ca:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80058d2:	b2db      	uxtb	r3, r3
 80058d4:	2b02      	cmp	r3, #2
 80058d6:	d008      	beq.n	80058ea <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2280      	movs	r2, #128	; 0x80
 80058dc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	2200      	movs	r2, #0
 80058e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80058e6:	2301      	movs	r3, #1
 80058e8:	e052      	b.n	8005990 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	681a      	ldr	r2, [r3, #0]
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f022 0216 	bic.w	r2, r2, #22
 80058f8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	695a      	ldr	r2, [r3, #20]
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005908:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800590e:	2b00      	cmp	r3, #0
 8005910:	d103      	bne.n	800591a <HAL_DMA_Abort+0x62>
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005916:	2b00      	cmp	r3, #0
 8005918:	d007      	beq.n	800592a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	681a      	ldr	r2, [r3, #0]
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f022 0208 	bic.w	r2, r2, #8
 8005928:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	681a      	ldr	r2, [r3, #0]
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f022 0201 	bic.w	r2, r2, #1
 8005938:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800593a:	e013      	b.n	8005964 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800593c:	f7ff fa22 	bl	8004d84 <HAL_GetTick>
 8005940:	4602      	mov	r2, r0
 8005942:	68bb      	ldr	r3, [r7, #8]
 8005944:	1ad3      	subs	r3, r2, r3
 8005946:	2b05      	cmp	r3, #5
 8005948:	d90c      	bls.n	8005964 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2220      	movs	r2, #32
 800594e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2203      	movs	r2, #3
 8005954:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2200      	movs	r2, #0
 800595c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005960:	2303      	movs	r3, #3
 8005962:	e015      	b.n	8005990 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f003 0301 	and.w	r3, r3, #1
 800596e:	2b00      	cmp	r3, #0
 8005970:	d1e4      	bne.n	800593c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005976:	223f      	movs	r2, #63	; 0x3f
 8005978:	409a      	lsls	r2, r3
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2201      	movs	r2, #1
 8005982:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	2200      	movs	r2, #0
 800598a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800598e:	2300      	movs	r3, #0
}
 8005990:	4618      	mov	r0, r3
 8005992:	3710      	adds	r7, #16
 8005994:	46bd      	mov	sp, r7
 8005996:	bd80      	pop	{r7, pc}

08005998 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005998:	b480      	push	{r7}
 800599a:	b083      	sub	sp, #12
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80059a6:	b2db      	uxtb	r3, r3
 80059a8:	2b02      	cmp	r3, #2
 80059aa:	d004      	beq.n	80059b6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2280      	movs	r2, #128	; 0x80
 80059b0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80059b2:	2301      	movs	r3, #1
 80059b4:	e00c      	b.n	80059d0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2205      	movs	r2, #5
 80059ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	681a      	ldr	r2, [r3, #0]
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f022 0201 	bic.w	r2, r2, #1
 80059cc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80059ce:	2300      	movs	r3, #0
}
 80059d0:	4618      	mov	r0, r3
 80059d2:	370c      	adds	r7, #12
 80059d4:	46bd      	mov	sp, r7
 80059d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059da:	4770      	bx	lr

080059dc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	b086      	sub	sp, #24
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80059e4:	2300      	movs	r3, #0
 80059e6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80059e8:	4b8e      	ldr	r3, [pc, #568]	; (8005c24 <HAL_DMA_IRQHandler+0x248>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4a8e      	ldr	r2, [pc, #568]	; (8005c28 <HAL_DMA_IRQHandler+0x24c>)
 80059ee:	fba2 2303 	umull	r2, r3, r2, r3
 80059f2:	0a9b      	lsrs	r3, r3, #10
 80059f4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059fa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80059fc:	693b      	ldr	r3, [r7, #16]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a06:	2208      	movs	r2, #8
 8005a08:	409a      	lsls	r2, r3
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	4013      	ands	r3, r2
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d01a      	beq.n	8005a48 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f003 0304 	and.w	r3, r3, #4
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d013      	beq.n	8005a48 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	681a      	ldr	r2, [r3, #0]
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f022 0204 	bic.w	r2, r2, #4
 8005a2e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a34:	2208      	movs	r2, #8
 8005a36:	409a      	lsls	r2, r3
 8005a38:	693b      	ldr	r3, [r7, #16]
 8005a3a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a40:	f043 0201 	orr.w	r2, r3, #1
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a4c:	2201      	movs	r2, #1
 8005a4e:	409a      	lsls	r2, r3
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	4013      	ands	r3, r2
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d012      	beq.n	8005a7e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	695b      	ldr	r3, [r3, #20]
 8005a5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d00b      	beq.n	8005a7e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	409a      	lsls	r2, r3
 8005a6e:	693b      	ldr	r3, [r7, #16]
 8005a70:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a76:	f043 0202 	orr.w	r2, r3, #2
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a82:	2204      	movs	r2, #4
 8005a84:	409a      	lsls	r2, r3
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	4013      	ands	r3, r2
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d012      	beq.n	8005ab4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f003 0302 	and.w	r3, r3, #2
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d00b      	beq.n	8005ab4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005aa0:	2204      	movs	r2, #4
 8005aa2:	409a      	lsls	r2, r3
 8005aa4:	693b      	ldr	r3, [r7, #16]
 8005aa6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005aac:	f043 0204 	orr.w	r2, r3, #4
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ab8:	2210      	movs	r2, #16
 8005aba:	409a      	lsls	r2, r3
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	4013      	ands	r3, r2
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d043      	beq.n	8005b4c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f003 0308 	and.w	r3, r3, #8
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d03c      	beq.n	8005b4c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ad6:	2210      	movs	r2, #16
 8005ad8:	409a      	lsls	r2, r3
 8005ada:	693b      	ldr	r3, [r7, #16]
 8005adc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d018      	beq.n	8005b1e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d108      	bne.n	8005b0c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d024      	beq.n	8005b4c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b06:	6878      	ldr	r0, [r7, #4]
 8005b08:	4798      	blx	r3
 8005b0a:	e01f      	b.n	8005b4c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d01b      	beq.n	8005b4c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b18:	6878      	ldr	r0, [r7, #4]
 8005b1a:	4798      	blx	r3
 8005b1c:	e016      	b.n	8005b4c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d107      	bne.n	8005b3c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	681a      	ldr	r2, [r3, #0]
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f022 0208 	bic.w	r2, r2, #8
 8005b3a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d003      	beq.n	8005b4c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b48:	6878      	ldr	r0, [r7, #4]
 8005b4a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b50:	2220      	movs	r2, #32
 8005b52:	409a      	lsls	r2, r3
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	4013      	ands	r3, r2
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	f000 808f 	beq.w	8005c7c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f003 0310 	and.w	r3, r3, #16
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	f000 8087 	beq.w	8005c7c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b72:	2220      	movs	r2, #32
 8005b74:	409a      	lsls	r2, r3
 8005b76:	693b      	ldr	r3, [r7, #16]
 8005b78:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005b80:	b2db      	uxtb	r3, r3
 8005b82:	2b05      	cmp	r3, #5
 8005b84:	d136      	bne.n	8005bf4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	681a      	ldr	r2, [r3, #0]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f022 0216 	bic.w	r2, r2, #22
 8005b94:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	695a      	ldr	r2, [r3, #20]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005ba4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d103      	bne.n	8005bb6 <HAL_DMA_IRQHandler+0x1da>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d007      	beq.n	8005bc6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	681a      	ldr	r2, [r3, #0]
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f022 0208 	bic.w	r2, r2, #8
 8005bc4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005bca:	223f      	movs	r2, #63	; 0x3f
 8005bcc:	409a      	lsls	r2, r3
 8005bce:	693b      	ldr	r3, [r7, #16]
 8005bd0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2201      	movs	r2, #1
 8005bd6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d07e      	beq.n	8005ce8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005bee:	6878      	ldr	r0, [r7, #4]
 8005bf0:	4798      	blx	r3
        }
        return;
 8005bf2:	e079      	b.n	8005ce8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d01d      	beq.n	8005c3e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d10d      	bne.n	8005c2c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d031      	beq.n	8005c7c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c1c:	6878      	ldr	r0, [r7, #4]
 8005c1e:	4798      	blx	r3
 8005c20:	e02c      	b.n	8005c7c <HAL_DMA_IRQHandler+0x2a0>
 8005c22:	bf00      	nop
 8005c24:	20000110 	.word	0x20000110
 8005c28:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d023      	beq.n	8005c7c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c38:	6878      	ldr	r0, [r7, #4]
 8005c3a:	4798      	blx	r3
 8005c3c:	e01e      	b.n	8005c7c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d10f      	bne.n	8005c6c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	681a      	ldr	r2, [r3, #0]
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f022 0210 	bic.w	r2, r2, #16
 8005c5a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2201      	movs	r2, #1
 8005c60:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2200      	movs	r2, #0
 8005c68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d003      	beq.n	8005c7c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c78:	6878      	ldr	r0, [r7, #4]
 8005c7a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d032      	beq.n	8005cea <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c88:	f003 0301 	and.w	r3, r3, #1
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d022      	beq.n	8005cd6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2205      	movs	r2, #5
 8005c94:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	681a      	ldr	r2, [r3, #0]
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f022 0201 	bic.w	r2, r2, #1
 8005ca6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	3301      	adds	r3, #1
 8005cac:	60bb      	str	r3, [r7, #8]
 8005cae:	697a      	ldr	r2, [r7, #20]
 8005cb0:	429a      	cmp	r2, r3
 8005cb2:	d307      	bcc.n	8005cc4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f003 0301 	and.w	r3, r3, #1
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d1f2      	bne.n	8005ca8 <HAL_DMA_IRQHandler+0x2cc>
 8005cc2:	e000      	b.n	8005cc6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005cc4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2201      	movs	r2, #1
 8005cca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d005      	beq.n	8005cea <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ce2:	6878      	ldr	r0, [r7, #4]
 8005ce4:	4798      	blx	r3
 8005ce6:	e000      	b.n	8005cea <HAL_DMA_IRQHandler+0x30e>
        return;
 8005ce8:	bf00      	nop
    }
  }
}
 8005cea:	3718      	adds	r7, #24
 8005cec:	46bd      	mov	sp, r7
 8005cee:	bd80      	pop	{r7, pc}

08005cf0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	b085      	sub	sp, #20
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	60f8      	str	r0, [r7, #12]
 8005cf8:	60b9      	str	r1, [r7, #8]
 8005cfa:	607a      	str	r2, [r7, #4]
 8005cfc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	681a      	ldr	r2, [r3, #0]
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005d0c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	683a      	ldr	r2, [r7, #0]
 8005d14:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	689b      	ldr	r3, [r3, #8]
 8005d1a:	2b40      	cmp	r3, #64	; 0x40
 8005d1c:	d108      	bne.n	8005d30 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	687a      	ldr	r2, [r7, #4]
 8005d24:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	68ba      	ldr	r2, [r7, #8]
 8005d2c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005d2e:	e007      	b.n	8005d40 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	68ba      	ldr	r2, [r7, #8]
 8005d36:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	687a      	ldr	r2, [r7, #4]
 8005d3e:	60da      	str	r2, [r3, #12]
}
 8005d40:	bf00      	nop
 8005d42:	3714      	adds	r7, #20
 8005d44:	46bd      	mov	sp, r7
 8005d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4a:	4770      	bx	lr

08005d4c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	b085      	sub	sp, #20
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	b2db      	uxtb	r3, r3
 8005d5a:	3b10      	subs	r3, #16
 8005d5c:	4a14      	ldr	r2, [pc, #80]	; (8005db0 <DMA_CalcBaseAndBitshift+0x64>)
 8005d5e:	fba2 2303 	umull	r2, r3, r2, r3
 8005d62:	091b      	lsrs	r3, r3, #4
 8005d64:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005d66:	4a13      	ldr	r2, [pc, #76]	; (8005db4 <DMA_CalcBaseAndBitshift+0x68>)
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	4413      	add	r3, r2
 8005d6c:	781b      	ldrb	r3, [r3, #0]
 8005d6e:	461a      	mov	r2, r3
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	2b03      	cmp	r3, #3
 8005d78:	d909      	bls.n	8005d8e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005d82:	f023 0303 	bic.w	r3, r3, #3
 8005d86:	1d1a      	adds	r2, r3, #4
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	659a      	str	r2, [r3, #88]	; 0x58
 8005d8c:	e007      	b.n	8005d9e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005d96:	f023 0303 	bic.w	r3, r3, #3
 8005d9a:	687a      	ldr	r2, [r7, #4]
 8005d9c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005da2:	4618      	mov	r0, r3
 8005da4:	3714      	adds	r7, #20
 8005da6:	46bd      	mov	sp, r7
 8005da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dac:	4770      	bx	lr
 8005dae:	bf00      	nop
 8005db0:	aaaaaaab 	.word	0xaaaaaaab
 8005db4:	0800cd5c 	.word	0x0800cd5c

08005db8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005db8:	b480      	push	{r7}
 8005dba:	b085      	sub	sp, #20
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dc8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	699b      	ldr	r3, [r3, #24]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d11f      	bne.n	8005e12 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005dd2:	68bb      	ldr	r3, [r7, #8]
 8005dd4:	2b03      	cmp	r3, #3
 8005dd6:	d856      	bhi.n	8005e86 <DMA_CheckFifoParam+0xce>
 8005dd8:	a201      	add	r2, pc, #4	; (adr r2, 8005de0 <DMA_CheckFifoParam+0x28>)
 8005dda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dde:	bf00      	nop
 8005de0:	08005df1 	.word	0x08005df1
 8005de4:	08005e03 	.word	0x08005e03
 8005de8:	08005df1 	.word	0x08005df1
 8005dec:	08005e87 	.word	0x08005e87
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005df4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d046      	beq.n	8005e8a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e00:	e043      	b.n	8005e8a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e06:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005e0a:	d140      	bne.n	8005e8e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005e0c:	2301      	movs	r3, #1
 8005e0e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e10:	e03d      	b.n	8005e8e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	699b      	ldr	r3, [r3, #24]
 8005e16:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e1a:	d121      	bne.n	8005e60 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005e1c:	68bb      	ldr	r3, [r7, #8]
 8005e1e:	2b03      	cmp	r3, #3
 8005e20:	d837      	bhi.n	8005e92 <DMA_CheckFifoParam+0xda>
 8005e22:	a201      	add	r2, pc, #4	; (adr r2, 8005e28 <DMA_CheckFifoParam+0x70>)
 8005e24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e28:	08005e39 	.word	0x08005e39
 8005e2c:	08005e3f 	.word	0x08005e3f
 8005e30:	08005e39 	.word	0x08005e39
 8005e34:	08005e51 	.word	0x08005e51
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005e38:	2301      	movs	r3, #1
 8005e3a:	73fb      	strb	r3, [r7, #15]
      break;
 8005e3c:	e030      	b.n	8005ea0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e42:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d025      	beq.n	8005e96 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005e4a:	2301      	movs	r3, #1
 8005e4c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e4e:	e022      	b.n	8005e96 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e54:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005e58:	d11f      	bne.n	8005e9a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005e5e:	e01c      	b.n	8005e9a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	2b02      	cmp	r3, #2
 8005e64:	d903      	bls.n	8005e6e <DMA_CheckFifoParam+0xb6>
 8005e66:	68bb      	ldr	r3, [r7, #8]
 8005e68:	2b03      	cmp	r3, #3
 8005e6a:	d003      	beq.n	8005e74 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005e6c:	e018      	b.n	8005ea0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005e6e:	2301      	movs	r3, #1
 8005e70:	73fb      	strb	r3, [r7, #15]
      break;
 8005e72:	e015      	b.n	8005ea0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e78:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d00e      	beq.n	8005e9e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005e80:	2301      	movs	r3, #1
 8005e82:	73fb      	strb	r3, [r7, #15]
      break;
 8005e84:	e00b      	b.n	8005e9e <DMA_CheckFifoParam+0xe6>
      break;
 8005e86:	bf00      	nop
 8005e88:	e00a      	b.n	8005ea0 <DMA_CheckFifoParam+0xe8>
      break;
 8005e8a:	bf00      	nop
 8005e8c:	e008      	b.n	8005ea0 <DMA_CheckFifoParam+0xe8>
      break;
 8005e8e:	bf00      	nop
 8005e90:	e006      	b.n	8005ea0 <DMA_CheckFifoParam+0xe8>
      break;
 8005e92:	bf00      	nop
 8005e94:	e004      	b.n	8005ea0 <DMA_CheckFifoParam+0xe8>
      break;
 8005e96:	bf00      	nop
 8005e98:	e002      	b.n	8005ea0 <DMA_CheckFifoParam+0xe8>
      break;   
 8005e9a:	bf00      	nop
 8005e9c:	e000      	b.n	8005ea0 <DMA_CheckFifoParam+0xe8>
      break;
 8005e9e:	bf00      	nop
    }
  } 
  
  return status; 
 8005ea0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	3714      	adds	r7, #20
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eac:	4770      	bx	lr
 8005eae:	bf00      	nop

08005eb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005eb0:	b480      	push	{r7}
 8005eb2:	b089      	sub	sp, #36	; 0x24
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
 8005eb8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005eba:	2300      	movs	r3, #0
 8005ebc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	61fb      	str	r3, [r7, #28]
 8005eca:	e177      	b.n	80061bc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005ecc:	2201      	movs	r2, #1
 8005ece:	69fb      	ldr	r3, [r7, #28]
 8005ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ed4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005ed6:	683b      	ldr	r3, [r7, #0]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	697a      	ldr	r2, [r7, #20]
 8005edc:	4013      	ands	r3, r2
 8005ede:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005ee0:	693a      	ldr	r2, [r7, #16]
 8005ee2:	697b      	ldr	r3, [r7, #20]
 8005ee4:	429a      	cmp	r2, r3
 8005ee6:	f040 8166 	bne.w	80061b6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005eea:	683b      	ldr	r3, [r7, #0]
 8005eec:	685b      	ldr	r3, [r3, #4]
 8005eee:	f003 0303 	and.w	r3, r3, #3
 8005ef2:	2b01      	cmp	r3, #1
 8005ef4:	d005      	beq.n	8005f02 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	685b      	ldr	r3, [r3, #4]
 8005efa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005efe:	2b02      	cmp	r3, #2
 8005f00:	d130      	bne.n	8005f64 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	689b      	ldr	r3, [r3, #8]
 8005f06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005f08:	69fb      	ldr	r3, [r7, #28]
 8005f0a:	005b      	lsls	r3, r3, #1
 8005f0c:	2203      	movs	r2, #3
 8005f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f12:	43db      	mvns	r3, r3
 8005f14:	69ba      	ldr	r2, [r7, #24]
 8005f16:	4013      	ands	r3, r2
 8005f18:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	68da      	ldr	r2, [r3, #12]
 8005f1e:	69fb      	ldr	r3, [r7, #28]
 8005f20:	005b      	lsls	r3, r3, #1
 8005f22:	fa02 f303 	lsl.w	r3, r2, r3
 8005f26:	69ba      	ldr	r2, [r7, #24]
 8005f28:	4313      	orrs	r3, r2
 8005f2a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	69ba      	ldr	r2, [r7, #24]
 8005f30:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	685b      	ldr	r3, [r3, #4]
 8005f36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005f38:	2201      	movs	r2, #1
 8005f3a:	69fb      	ldr	r3, [r7, #28]
 8005f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f40:	43db      	mvns	r3, r3
 8005f42:	69ba      	ldr	r2, [r7, #24]
 8005f44:	4013      	ands	r3, r2
 8005f46:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	685b      	ldr	r3, [r3, #4]
 8005f4c:	091b      	lsrs	r3, r3, #4
 8005f4e:	f003 0201 	and.w	r2, r3, #1
 8005f52:	69fb      	ldr	r3, [r7, #28]
 8005f54:	fa02 f303 	lsl.w	r3, r2, r3
 8005f58:	69ba      	ldr	r2, [r7, #24]
 8005f5a:	4313      	orrs	r3, r2
 8005f5c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	69ba      	ldr	r2, [r7, #24]
 8005f62:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	685b      	ldr	r3, [r3, #4]
 8005f68:	f003 0303 	and.w	r3, r3, #3
 8005f6c:	2b03      	cmp	r3, #3
 8005f6e:	d017      	beq.n	8005fa0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	68db      	ldr	r3, [r3, #12]
 8005f74:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005f76:	69fb      	ldr	r3, [r7, #28]
 8005f78:	005b      	lsls	r3, r3, #1
 8005f7a:	2203      	movs	r2, #3
 8005f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f80:	43db      	mvns	r3, r3
 8005f82:	69ba      	ldr	r2, [r7, #24]
 8005f84:	4013      	ands	r3, r2
 8005f86:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	689a      	ldr	r2, [r3, #8]
 8005f8c:	69fb      	ldr	r3, [r7, #28]
 8005f8e:	005b      	lsls	r3, r3, #1
 8005f90:	fa02 f303 	lsl.w	r3, r2, r3
 8005f94:	69ba      	ldr	r2, [r7, #24]
 8005f96:	4313      	orrs	r3, r2
 8005f98:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	69ba      	ldr	r2, [r7, #24]
 8005f9e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005fa0:	683b      	ldr	r3, [r7, #0]
 8005fa2:	685b      	ldr	r3, [r3, #4]
 8005fa4:	f003 0303 	and.w	r3, r3, #3
 8005fa8:	2b02      	cmp	r3, #2
 8005faa:	d123      	bne.n	8005ff4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005fac:	69fb      	ldr	r3, [r7, #28]
 8005fae:	08da      	lsrs	r2, r3, #3
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	3208      	adds	r2, #8
 8005fb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005fb8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005fba:	69fb      	ldr	r3, [r7, #28]
 8005fbc:	f003 0307 	and.w	r3, r3, #7
 8005fc0:	009b      	lsls	r3, r3, #2
 8005fc2:	220f      	movs	r2, #15
 8005fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8005fc8:	43db      	mvns	r3, r3
 8005fca:	69ba      	ldr	r2, [r7, #24]
 8005fcc:	4013      	ands	r3, r2
 8005fce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	691a      	ldr	r2, [r3, #16]
 8005fd4:	69fb      	ldr	r3, [r7, #28]
 8005fd6:	f003 0307 	and.w	r3, r3, #7
 8005fda:	009b      	lsls	r3, r3, #2
 8005fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8005fe0:	69ba      	ldr	r2, [r7, #24]
 8005fe2:	4313      	orrs	r3, r2
 8005fe4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005fe6:	69fb      	ldr	r3, [r7, #28]
 8005fe8:	08da      	lsrs	r2, r3, #3
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	3208      	adds	r2, #8
 8005fee:	69b9      	ldr	r1, [r7, #24]
 8005ff0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005ffa:	69fb      	ldr	r3, [r7, #28]
 8005ffc:	005b      	lsls	r3, r3, #1
 8005ffe:	2203      	movs	r2, #3
 8006000:	fa02 f303 	lsl.w	r3, r2, r3
 8006004:	43db      	mvns	r3, r3
 8006006:	69ba      	ldr	r2, [r7, #24]
 8006008:	4013      	ands	r3, r2
 800600a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	685b      	ldr	r3, [r3, #4]
 8006010:	f003 0203 	and.w	r2, r3, #3
 8006014:	69fb      	ldr	r3, [r7, #28]
 8006016:	005b      	lsls	r3, r3, #1
 8006018:	fa02 f303 	lsl.w	r3, r2, r3
 800601c:	69ba      	ldr	r2, [r7, #24]
 800601e:	4313      	orrs	r3, r2
 8006020:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	69ba      	ldr	r2, [r7, #24]
 8006026:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	685b      	ldr	r3, [r3, #4]
 800602c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006030:	2b00      	cmp	r3, #0
 8006032:	f000 80c0 	beq.w	80061b6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006036:	2300      	movs	r3, #0
 8006038:	60fb      	str	r3, [r7, #12]
 800603a:	4b66      	ldr	r3, [pc, #408]	; (80061d4 <HAL_GPIO_Init+0x324>)
 800603c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800603e:	4a65      	ldr	r2, [pc, #404]	; (80061d4 <HAL_GPIO_Init+0x324>)
 8006040:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006044:	6453      	str	r3, [r2, #68]	; 0x44
 8006046:	4b63      	ldr	r3, [pc, #396]	; (80061d4 <HAL_GPIO_Init+0x324>)
 8006048:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800604a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800604e:	60fb      	str	r3, [r7, #12]
 8006050:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006052:	4a61      	ldr	r2, [pc, #388]	; (80061d8 <HAL_GPIO_Init+0x328>)
 8006054:	69fb      	ldr	r3, [r7, #28]
 8006056:	089b      	lsrs	r3, r3, #2
 8006058:	3302      	adds	r3, #2
 800605a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800605e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006060:	69fb      	ldr	r3, [r7, #28]
 8006062:	f003 0303 	and.w	r3, r3, #3
 8006066:	009b      	lsls	r3, r3, #2
 8006068:	220f      	movs	r2, #15
 800606a:	fa02 f303 	lsl.w	r3, r2, r3
 800606e:	43db      	mvns	r3, r3
 8006070:	69ba      	ldr	r2, [r7, #24]
 8006072:	4013      	ands	r3, r2
 8006074:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	4a58      	ldr	r2, [pc, #352]	; (80061dc <HAL_GPIO_Init+0x32c>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d037      	beq.n	80060ee <HAL_GPIO_Init+0x23e>
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	4a57      	ldr	r2, [pc, #348]	; (80061e0 <HAL_GPIO_Init+0x330>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d031      	beq.n	80060ea <HAL_GPIO_Init+0x23a>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	4a56      	ldr	r2, [pc, #344]	; (80061e4 <HAL_GPIO_Init+0x334>)
 800608a:	4293      	cmp	r3, r2
 800608c:	d02b      	beq.n	80060e6 <HAL_GPIO_Init+0x236>
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	4a55      	ldr	r2, [pc, #340]	; (80061e8 <HAL_GPIO_Init+0x338>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d025      	beq.n	80060e2 <HAL_GPIO_Init+0x232>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	4a54      	ldr	r2, [pc, #336]	; (80061ec <HAL_GPIO_Init+0x33c>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d01f      	beq.n	80060de <HAL_GPIO_Init+0x22e>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	4a53      	ldr	r2, [pc, #332]	; (80061f0 <HAL_GPIO_Init+0x340>)
 80060a2:	4293      	cmp	r3, r2
 80060a4:	d019      	beq.n	80060da <HAL_GPIO_Init+0x22a>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	4a52      	ldr	r2, [pc, #328]	; (80061f4 <HAL_GPIO_Init+0x344>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d013      	beq.n	80060d6 <HAL_GPIO_Init+0x226>
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	4a51      	ldr	r2, [pc, #324]	; (80061f8 <HAL_GPIO_Init+0x348>)
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d00d      	beq.n	80060d2 <HAL_GPIO_Init+0x222>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	4a50      	ldr	r2, [pc, #320]	; (80061fc <HAL_GPIO_Init+0x34c>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d007      	beq.n	80060ce <HAL_GPIO_Init+0x21e>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	4a4f      	ldr	r2, [pc, #316]	; (8006200 <HAL_GPIO_Init+0x350>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d101      	bne.n	80060ca <HAL_GPIO_Init+0x21a>
 80060c6:	2309      	movs	r3, #9
 80060c8:	e012      	b.n	80060f0 <HAL_GPIO_Init+0x240>
 80060ca:	230a      	movs	r3, #10
 80060cc:	e010      	b.n	80060f0 <HAL_GPIO_Init+0x240>
 80060ce:	2308      	movs	r3, #8
 80060d0:	e00e      	b.n	80060f0 <HAL_GPIO_Init+0x240>
 80060d2:	2307      	movs	r3, #7
 80060d4:	e00c      	b.n	80060f0 <HAL_GPIO_Init+0x240>
 80060d6:	2306      	movs	r3, #6
 80060d8:	e00a      	b.n	80060f0 <HAL_GPIO_Init+0x240>
 80060da:	2305      	movs	r3, #5
 80060dc:	e008      	b.n	80060f0 <HAL_GPIO_Init+0x240>
 80060de:	2304      	movs	r3, #4
 80060e0:	e006      	b.n	80060f0 <HAL_GPIO_Init+0x240>
 80060e2:	2303      	movs	r3, #3
 80060e4:	e004      	b.n	80060f0 <HAL_GPIO_Init+0x240>
 80060e6:	2302      	movs	r3, #2
 80060e8:	e002      	b.n	80060f0 <HAL_GPIO_Init+0x240>
 80060ea:	2301      	movs	r3, #1
 80060ec:	e000      	b.n	80060f0 <HAL_GPIO_Init+0x240>
 80060ee:	2300      	movs	r3, #0
 80060f0:	69fa      	ldr	r2, [r7, #28]
 80060f2:	f002 0203 	and.w	r2, r2, #3
 80060f6:	0092      	lsls	r2, r2, #2
 80060f8:	4093      	lsls	r3, r2
 80060fa:	69ba      	ldr	r2, [r7, #24]
 80060fc:	4313      	orrs	r3, r2
 80060fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006100:	4935      	ldr	r1, [pc, #212]	; (80061d8 <HAL_GPIO_Init+0x328>)
 8006102:	69fb      	ldr	r3, [r7, #28]
 8006104:	089b      	lsrs	r3, r3, #2
 8006106:	3302      	adds	r3, #2
 8006108:	69ba      	ldr	r2, [r7, #24]
 800610a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800610e:	4b3d      	ldr	r3, [pc, #244]	; (8006204 <HAL_GPIO_Init+0x354>)
 8006110:	689b      	ldr	r3, [r3, #8]
 8006112:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006114:	693b      	ldr	r3, [r7, #16]
 8006116:	43db      	mvns	r3, r3
 8006118:	69ba      	ldr	r2, [r7, #24]
 800611a:	4013      	ands	r3, r2
 800611c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	685b      	ldr	r3, [r3, #4]
 8006122:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006126:	2b00      	cmp	r3, #0
 8006128:	d003      	beq.n	8006132 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800612a:	69ba      	ldr	r2, [r7, #24]
 800612c:	693b      	ldr	r3, [r7, #16]
 800612e:	4313      	orrs	r3, r2
 8006130:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006132:	4a34      	ldr	r2, [pc, #208]	; (8006204 <HAL_GPIO_Init+0x354>)
 8006134:	69bb      	ldr	r3, [r7, #24]
 8006136:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006138:	4b32      	ldr	r3, [pc, #200]	; (8006204 <HAL_GPIO_Init+0x354>)
 800613a:	68db      	ldr	r3, [r3, #12]
 800613c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800613e:	693b      	ldr	r3, [r7, #16]
 8006140:	43db      	mvns	r3, r3
 8006142:	69ba      	ldr	r2, [r7, #24]
 8006144:	4013      	ands	r3, r2
 8006146:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	685b      	ldr	r3, [r3, #4]
 800614c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006150:	2b00      	cmp	r3, #0
 8006152:	d003      	beq.n	800615c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8006154:	69ba      	ldr	r2, [r7, #24]
 8006156:	693b      	ldr	r3, [r7, #16]
 8006158:	4313      	orrs	r3, r2
 800615a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800615c:	4a29      	ldr	r2, [pc, #164]	; (8006204 <HAL_GPIO_Init+0x354>)
 800615e:	69bb      	ldr	r3, [r7, #24]
 8006160:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006162:	4b28      	ldr	r3, [pc, #160]	; (8006204 <HAL_GPIO_Init+0x354>)
 8006164:	685b      	ldr	r3, [r3, #4]
 8006166:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006168:	693b      	ldr	r3, [r7, #16]
 800616a:	43db      	mvns	r3, r3
 800616c:	69ba      	ldr	r2, [r7, #24]
 800616e:	4013      	ands	r3, r2
 8006170:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	685b      	ldr	r3, [r3, #4]
 8006176:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800617a:	2b00      	cmp	r3, #0
 800617c:	d003      	beq.n	8006186 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800617e:	69ba      	ldr	r2, [r7, #24]
 8006180:	693b      	ldr	r3, [r7, #16]
 8006182:	4313      	orrs	r3, r2
 8006184:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006186:	4a1f      	ldr	r2, [pc, #124]	; (8006204 <HAL_GPIO_Init+0x354>)
 8006188:	69bb      	ldr	r3, [r7, #24]
 800618a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800618c:	4b1d      	ldr	r3, [pc, #116]	; (8006204 <HAL_GPIO_Init+0x354>)
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006192:	693b      	ldr	r3, [r7, #16]
 8006194:	43db      	mvns	r3, r3
 8006196:	69ba      	ldr	r2, [r7, #24]
 8006198:	4013      	ands	r3, r2
 800619a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	685b      	ldr	r3, [r3, #4]
 80061a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d003      	beq.n	80061b0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80061a8:	69ba      	ldr	r2, [r7, #24]
 80061aa:	693b      	ldr	r3, [r7, #16]
 80061ac:	4313      	orrs	r3, r2
 80061ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80061b0:	4a14      	ldr	r2, [pc, #80]	; (8006204 <HAL_GPIO_Init+0x354>)
 80061b2:	69bb      	ldr	r3, [r7, #24]
 80061b4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80061b6:	69fb      	ldr	r3, [r7, #28]
 80061b8:	3301      	adds	r3, #1
 80061ba:	61fb      	str	r3, [r7, #28]
 80061bc:	69fb      	ldr	r3, [r7, #28]
 80061be:	2b0f      	cmp	r3, #15
 80061c0:	f67f ae84 	bls.w	8005ecc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80061c4:	bf00      	nop
 80061c6:	bf00      	nop
 80061c8:	3724      	adds	r7, #36	; 0x24
 80061ca:	46bd      	mov	sp, r7
 80061cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d0:	4770      	bx	lr
 80061d2:	bf00      	nop
 80061d4:	40023800 	.word	0x40023800
 80061d8:	40013800 	.word	0x40013800
 80061dc:	40020000 	.word	0x40020000
 80061e0:	40020400 	.word	0x40020400
 80061e4:	40020800 	.word	0x40020800
 80061e8:	40020c00 	.word	0x40020c00
 80061ec:	40021000 	.word	0x40021000
 80061f0:	40021400 	.word	0x40021400
 80061f4:	40021800 	.word	0x40021800
 80061f8:	40021c00 	.word	0x40021c00
 80061fc:	40022000 	.word	0x40022000
 8006200:	40022400 	.word	0x40022400
 8006204:	40013c00 	.word	0x40013c00

08006208 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006208:	b480      	push	{r7}
 800620a:	b085      	sub	sp, #20
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
 8006210:	460b      	mov	r3, r1
 8006212:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	691a      	ldr	r2, [r3, #16]
 8006218:	887b      	ldrh	r3, [r7, #2]
 800621a:	4013      	ands	r3, r2
 800621c:	2b00      	cmp	r3, #0
 800621e:	d002      	beq.n	8006226 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006220:	2301      	movs	r3, #1
 8006222:	73fb      	strb	r3, [r7, #15]
 8006224:	e001      	b.n	800622a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006226:	2300      	movs	r3, #0
 8006228:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800622a:	7bfb      	ldrb	r3, [r7, #15]
}
 800622c:	4618      	mov	r0, r3
 800622e:	3714      	adds	r7, #20
 8006230:	46bd      	mov	sp, r7
 8006232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006236:	4770      	bx	lr

08006238 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006238:	b480      	push	{r7}
 800623a:	b083      	sub	sp, #12
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
 8006240:	460b      	mov	r3, r1
 8006242:	807b      	strh	r3, [r7, #2]
 8006244:	4613      	mov	r3, r2
 8006246:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006248:	787b      	ldrb	r3, [r7, #1]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d003      	beq.n	8006256 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800624e:	887a      	ldrh	r2, [r7, #2]
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006254:	e003      	b.n	800625e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006256:	887b      	ldrh	r3, [r7, #2]
 8006258:	041a      	lsls	r2, r3, #16
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	619a      	str	r2, [r3, #24]
}
 800625e:	bf00      	nop
 8006260:	370c      	adds	r7, #12
 8006262:	46bd      	mov	sp, r7
 8006264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006268:	4770      	bx	lr
	...

0800626c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800626c:	b580      	push	{r7, lr}
 800626e:	b086      	sub	sp, #24
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2b00      	cmp	r3, #0
 8006278:	d101      	bne.n	800627e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800627a:	2301      	movs	r3, #1
 800627c:	e267      	b.n	800674e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f003 0301 	and.w	r3, r3, #1
 8006286:	2b00      	cmp	r3, #0
 8006288:	d075      	beq.n	8006376 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800628a:	4b88      	ldr	r3, [pc, #544]	; (80064ac <HAL_RCC_OscConfig+0x240>)
 800628c:	689b      	ldr	r3, [r3, #8]
 800628e:	f003 030c 	and.w	r3, r3, #12
 8006292:	2b04      	cmp	r3, #4
 8006294:	d00c      	beq.n	80062b0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006296:	4b85      	ldr	r3, [pc, #532]	; (80064ac <HAL_RCC_OscConfig+0x240>)
 8006298:	689b      	ldr	r3, [r3, #8]
 800629a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800629e:	2b08      	cmp	r3, #8
 80062a0:	d112      	bne.n	80062c8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80062a2:	4b82      	ldr	r3, [pc, #520]	; (80064ac <HAL_RCC_OscConfig+0x240>)
 80062a4:	685b      	ldr	r3, [r3, #4]
 80062a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80062aa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80062ae:	d10b      	bne.n	80062c8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80062b0:	4b7e      	ldr	r3, [pc, #504]	; (80064ac <HAL_RCC_OscConfig+0x240>)
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d05b      	beq.n	8006374 <HAL_RCC_OscConfig+0x108>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	685b      	ldr	r3, [r3, #4]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d157      	bne.n	8006374 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80062c4:	2301      	movs	r3, #1
 80062c6:	e242      	b.n	800674e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	685b      	ldr	r3, [r3, #4]
 80062cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80062d0:	d106      	bne.n	80062e0 <HAL_RCC_OscConfig+0x74>
 80062d2:	4b76      	ldr	r3, [pc, #472]	; (80064ac <HAL_RCC_OscConfig+0x240>)
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	4a75      	ldr	r2, [pc, #468]	; (80064ac <HAL_RCC_OscConfig+0x240>)
 80062d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80062dc:	6013      	str	r3, [r2, #0]
 80062de:	e01d      	b.n	800631c <HAL_RCC_OscConfig+0xb0>
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	685b      	ldr	r3, [r3, #4]
 80062e4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80062e8:	d10c      	bne.n	8006304 <HAL_RCC_OscConfig+0x98>
 80062ea:	4b70      	ldr	r3, [pc, #448]	; (80064ac <HAL_RCC_OscConfig+0x240>)
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	4a6f      	ldr	r2, [pc, #444]	; (80064ac <HAL_RCC_OscConfig+0x240>)
 80062f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80062f4:	6013      	str	r3, [r2, #0]
 80062f6:	4b6d      	ldr	r3, [pc, #436]	; (80064ac <HAL_RCC_OscConfig+0x240>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	4a6c      	ldr	r2, [pc, #432]	; (80064ac <HAL_RCC_OscConfig+0x240>)
 80062fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006300:	6013      	str	r3, [r2, #0]
 8006302:	e00b      	b.n	800631c <HAL_RCC_OscConfig+0xb0>
 8006304:	4b69      	ldr	r3, [pc, #420]	; (80064ac <HAL_RCC_OscConfig+0x240>)
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	4a68      	ldr	r2, [pc, #416]	; (80064ac <HAL_RCC_OscConfig+0x240>)
 800630a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800630e:	6013      	str	r3, [r2, #0]
 8006310:	4b66      	ldr	r3, [pc, #408]	; (80064ac <HAL_RCC_OscConfig+0x240>)
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	4a65      	ldr	r2, [pc, #404]	; (80064ac <HAL_RCC_OscConfig+0x240>)
 8006316:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800631a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	685b      	ldr	r3, [r3, #4]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d013      	beq.n	800634c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006324:	f7fe fd2e 	bl	8004d84 <HAL_GetTick>
 8006328:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800632a:	e008      	b.n	800633e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800632c:	f7fe fd2a 	bl	8004d84 <HAL_GetTick>
 8006330:	4602      	mov	r2, r0
 8006332:	693b      	ldr	r3, [r7, #16]
 8006334:	1ad3      	subs	r3, r2, r3
 8006336:	2b64      	cmp	r3, #100	; 0x64
 8006338:	d901      	bls.n	800633e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800633a:	2303      	movs	r3, #3
 800633c:	e207      	b.n	800674e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800633e:	4b5b      	ldr	r3, [pc, #364]	; (80064ac <HAL_RCC_OscConfig+0x240>)
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006346:	2b00      	cmp	r3, #0
 8006348:	d0f0      	beq.n	800632c <HAL_RCC_OscConfig+0xc0>
 800634a:	e014      	b.n	8006376 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800634c:	f7fe fd1a 	bl	8004d84 <HAL_GetTick>
 8006350:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006352:	e008      	b.n	8006366 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006354:	f7fe fd16 	bl	8004d84 <HAL_GetTick>
 8006358:	4602      	mov	r2, r0
 800635a:	693b      	ldr	r3, [r7, #16]
 800635c:	1ad3      	subs	r3, r2, r3
 800635e:	2b64      	cmp	r3, #100	; 0x64
 8006360:	d901      	bls.n	8006366 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006362:	2303      	movs	r3, #3
 8006364:	e1f3      	b.n	800674e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006366:	4b51      	ldr	r3, [pc, #324]	; (80064ac <HAL_RCC_OscConfig+0x240>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800636e:	2b00      	cmp	r3, #0
 8006370:	d1f0      	bne.n	8006354 <HAL_RCC_OscConfig+0xe8>
 8006372:	e000      	b.n	8006376 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006374:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f003 0302 	and.w	r3, r3, #2
 800637e:	2b00      	cmp	r3, #0
 8006380:	d063      	beq.n	800644a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006382:	4b4a      	ldr	r3, [pc, #296]	; (80064ac <HAL_RCC_OscConfig+0x240>)
 8006384:	689b      	ldr	r3, [r3, #8]
 8006386:	f003 030c 	and.w	r3, r3, #12
 800638a:	2b00      	cmp	r3, #0
 800638c:	d00b      	beq.n	80063a6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800638e:	4b47      	ldr	r3, [pc, #284]	; (80064ac <HAL_RCC_OscConfig+0x240>)
 8006390:	689b      	ldr	r3, [r3, #8]
 8006392:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006396:	2b08      	cmp	r3, #8
 8006398:	d11c      	bne.n	80063d4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800639a:	4b44      	ldr	r3, [pc, #272]	; (80064ac <HAL_RCC_OscConfig+0x240>)
 800639c:	685b      	ldr	r3, [r3, #4]
 800639e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d116      	bne.n	80063d4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80063a6:	4b41      	ldr	r3, [pc, #260]	; (80064ac <HAL_RCC_OscConfig+0x240>)
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f003 0302 	and.w	r3, r3, #2
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d005      	beq.n	80063be <HAL_RCC_OscConfig+0x152>
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	68db      	ldr	r3, [r3, #12]
 80063b6:	2b01      	cmp	r3, #1
 80063b8:	d001      	beq.n	80063be <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80063ba:	2301      	movs	r3, #1
 80063bc:	e1c7      	b.n	800674e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063be:	4b3b      	ldr	r3, [pc, #236]	; (80064ac <HAL_RCC_OscConfig+0x240>)
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	691b      	ldr	r3, [r3, #16]
 80063ca:	00db      	lsls	r3, r3, #3
 80063cc:	4937      	ldr	r1, [pc, #220]	; (80064ac <HAL_RCC_OscConfig+0x240>)
 80063ce:	4313      	orrs	r3, r2
 80063d0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80063d2:	e03a      	b.n	800644a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	68db      	ldr	r3, [r3, #12]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d020      	beq.n	800641e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80063dc:	4b34      	ldr	r3, [pc, #208]	; (80064b0 <HAL_RCC_OscConfig+0x244>)
 80063de:	2201      	movs	r2, #1
 80063e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063e2:	f7fe fccf 	bl	8004d84 <HAL_GetTick>
 80063e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80063e8:	e008      	b.n	80063fc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80063ea:	f7fe fccb 	bl	8004d84 <HAL_GetTick>
 80063ee:	4602      	mov	r2, r0
 80063f0:	693b      	ldr	r3, [r7, #16]
 80063f2:	1ad3      	subs	r3, r2, r3
 80063f4:	2b02      	cmp	r3, #2
 80063f6:	d901      	bls.n	80063fc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80063f8:	2303      	movs	r3, #3
 80063fa:	e1a8      	b.n	800674e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80063fc:	4b2b      	ldr	r3, [pc, #172]	; (80064ac <HAL_RCC_OscConfig+0x240>)
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f003 0302 	and.w	r3, r3, #2
 8006404:	2b00      	cmp	r3, #0
 8006406:	d0f0      	beq.n	80063ea <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006408:	4b28      	ldr	r3, [pc, #160]	; (80064ac <HAL_RCC_OscConfig+0x240>)
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	691b      	ldr	r3, [r3, #16]
 8006414:	00db      	lsls	r3, r3, #3
 8006416:	4925      	ldr	r1, [pc, #148]	; (80064ac <HAL_RCC_OscConfig+0x240>)
 8006418:	4313      	orrs	r3, r2
 800641a:	600b      	str	r3, [r1, #0]
 800641c:	e015      	b.n	800644a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800641e:	4b24      	ldr	r3, [pc, #144]	; (80064b0 <HAL_RCC_OscConfig+0x244>)
 8006420:	2200      	movs	r2, #0
 8006422:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006424:	f7fe fcae 	bl	8004d84 <HAL_GetTick>
 8006428:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800642a:	e008      	b.n	800643e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800642c:	f7fe fcaa 	bl	8004d84 <HAL_GetTick>
 8006430:	4602      	mov	r2, r0
 8006432:	693b      	ldr	r3, [r7, #16]
 8006434:	1ad3      	subs	r3, r2, r3
 8006436:	2b02      	cmp	r3, #2
 8006438:	d901      	bls.n	800643e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800643a:	2303      	movs	r3, #3
 800643c:	e187      	b.n	800674e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800643e:	4b1b      	ldr	r3, [pc, #108]	; (80064ac <HAL_RCC_OscConfig+0x240>)
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f003 0302 	and.w	r3, r3, #2
 8006446:	2b00      	cmp	r3, #0
 8006448:	d1f0      	bne.n	800642c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f003 0308 	and.w	r3, r3, #8
 8006452:	2b00      	cmp	r3, #0
 8006454:	d036      	beq.n	80064c4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	695b      	ldr	r3, [r3, #20]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d016      	beq.n	800648c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800645e:	4b15      	ldr	r3, [pc, #84]	; (80064b4 <HAL_RCC_OscConfig+0x248>)
 8006460:	2201      	movs	r2, #1
 8006462:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006464:	f7fe fc8e 	bl	8004d84 <HAL_GetTick>
 8006468:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800646a:	e008      	b.n	800647e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800646c:	f7fe fc8a 	bl	8004d84 <HAL_GetTick>
 8006470:	4602      	mov	r2, r0
 8006472:	693b      	ldr	r3, [r7, #16]
 8006474:	1ad3      	subs	r3, r2, r3
 8006476:	2b02      	cmp	r3, #2
 8006478:	d901      	bls.n	800647e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800647a:	2303      	movs	r3, #3
 800647c:	e167      	b.n	800674e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800647e:	4b0b      	ldr	r3, [pc, #44]	; (80064ac <HAL_RCC_OscConfig+0x240>)
 8006480:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006482:	f003 0302 	and.w	r3, r3, #2
 8006486:	2b00      	cmp	r3, #0
 8006488:	d0f0      	beq.n	800646c <HAL_RCC_OscConfig+0x200>
 800648a:	e01b      	b.n	80064c4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800648c:	4b09      	ldr	r3, [pc, #36]	; (80064b4 <HAL_RCC_OscConfig+0x248>)
 800648e:	2200      	movs	r2, #0
 8006490:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006492:	f7fe fc77 	bl	8004d84 <HAL_GetTick>
 8006496:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006498:	e00e      	b.n	80064b8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800649a:	f7fe fc73 	bl	8004d84 <HAL_GetTick>
 800649e:	4602      	mov	r2, r0
 80064a0:	693b      	ldr	r3, [r7, #16]
 80064a2:	1ad3      	subs	r3, r2, r3
 80064a4:	2b02      	cmp	r3, #2
 80064a6:	d907      	bls.n	80064b8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80064a8:	2303      	movs	r3, #3
 80064aa:	e150      	b.n	800674e <HAL_RCC_OscConfig+0x4e2>
 80064ac:	40023800 	.word	0x40023800
 80064b0:	42470000 	.word	0x42470000
 80064b4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80064b8:	4b88      	ldr	r3, [pc, #544]	; (80066dc <HAL_RCC_OscConfig+0x470>)
 80064ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80064bc:	f003 0302 	and.w	r3, r3, #2
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d1ea      	bne.n	800649a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f003 0304 	and.w	r3, r3, #4
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	f000 8097 	beq.w	8006600 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80064d2:	2300      	movs	r3, #0
 80064d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80064d6:	4b81      	ldr	r3, [pc, #516]	; (80066dc <HAL_RCC_OscConfig+0x470>)
 80064d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d10f      	bne.n	8006502 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80064e2:	2300      	movs	r3, #0
 80064e4:	60bb      	str	r3, [r7, #8]
 80064e6:	4b7d      	ldr	r3, [pc, #500]	; (80066dc <HAL_RCC_OscConfig+0x470>)
 80064e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064ea:	4a7c      	ldr	r2, [pc, #496]	; (80066dc <HAL_RCC_OscConfig+0x470>)
 80064ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80064f0:	6413      	str	r3, [r2, #64]	; 0x40
 80064f2:	4b7a      	ldr	r3, [pc, #488]	; (80066dc <HAL_RCC_OscConfig+0x470>)
 80064f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80064fa:	60bb      	str	r3, [r7, #8]
 80064fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80064fe:	2301      	movs	r3, #1
 8006500:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006502:	4b77      	ldr	r3, [pc, #476]	; (80066e0 <HAL_RCC_OscConfig+0x474>)
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800650a:	2b00      	cmp	r3, #0
 800650c:	d118      	bne.n	8006540 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800650e:	4b74      	ldr	r3, [pc, #464]	; (80066e0 <HAL_RCC_OscConfig+0x474>)
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	4a73      	ldr	r2, [pc, #460]	; (80066e0 <HAL_RCC_OscConfig+0x474>)
 8006514:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006518:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800651a:	f7fe fc33 	bl	8004d84 <HAL_GetTick>
 800651e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006520:	e008      	b.n	8006534 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006522:	f7fe fc2f 	bl	8004d84 <HAL_GetTick>
 8006526:	4602      	mov	r2, r0
 8006528:	693b      	ldr	r3, [r7, #16]
 800652a:	1ad3      	subs	r3, r2, r3
 800652c:	2b02      	cmp	r3, #2
 800652e:	d901      	bls.n	8006534 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006530:	2303      	movs	r3, #3
 8006532:	e10c      	b.n	800674e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006534:	4b6a      	ldr	r3, [pc, #424]	; (80066e0 <HAL_RCC_OscConfig+0x474>)
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800653c:	2b00      	cmp	r3, #0
 800653e:	d0f0      	beq.n	8006522 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	689b      	ldr	r3, [r3, #8]
 8006544:	2b01      	cmp	r3, #1
 8006546:	d106      	bne.n	8006556 <HAL_RCC_OscConfig+0x2ea>
 8006548:	4b64      	ldr	r3, [pc, #400]	; (80066dc <HAL_RCC_OscConfig+0x470>)
 800654a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800654c:	4a63      	ldr	r2, [pc, #396]	; (80066dc <HAL_RCC_OscConfig+0x470>)
 800654e:	f043 0301 	orr.w	r3, r3, #1
 8006552:	6713      	str	r3, [r2, #112]	; 0x70
 8006554:	e01c      	b.n	8006590 <HAL_RCC_OscConfig+0x324>
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	689b      	ldr	r3, [r3, #8]
 800655a:	2b05      	cmp	r3, #5
 800655c:	d10c      	bne.n	8006578 <HAL_RCC_OscConfig+0x30c>
 800655e:	4b5f      	ldr	r3, [pc, #380]	; (80066dc <HAL_RCC_OscConfig+0x470>)
 8006560:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006562:	4a5e      	ldr	r2, [pc, #376]	; (80066dc <HAL_RCC_OscConfig+0x470>)
 8006564:	f043 0304 	orr.w	r3, r3, #4
 8006568:	6713      	str	r3, [r2, #112]	; 0x70
 800656a:	4b5c      	ldr	r3, [pc, #368]	; (80066dc <HAL_RCC_OscConfig+0x470>)
 800656c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800656e:	4a5b      	ldr	r2, [pc, #364]	; (80066dc <HAL_RCC_OscConfig+0x470>)
 8006570:	f043 0301 	orr.w	r3, r3, #1
 8006574:	6713      	str	r3, [r2, #112]	; 0x70
 8006576:	e00b      	b.n	8006590 <HAL_RCC_OscConfig+0x324>
 8006578:	4b58      	ldr	r3, [pc, #352]	; (80066dc <HAL_RCC_OscConfig+0x470>)
 800657a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800657c:	4a57      	ldr	r2, [pc, #348]	; (80066dc <HAL_RCC_OscConfig+0x470>)
 800657e:	f023 0301 	bic.w	r3, r3, #1
 8006582:	6713      	str	r3, [r2, #112]	; 0x70
 8006584:	4b55      	ldr	r3, [pc, #340]	; (80066dc <HAL_RCC_OscConfig+0x470>)
 8006586:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006588:	4a54      	ldr	r2, [pc, #336]	; (80066dc <HAL_RCC_OscConfig+0x470>)
 800658a:	f023 0304 	bic.w	r3, r3, #4
 800658e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	689b      	ldr	r3, [r3, #8]
 8006594:	2b00      	cmp	r3, #0
 8006596:	d015      	beq.n	80065c4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006598:	f7fe fbf4 	bl	8004d84 <HAL_GetTick>
 800659c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800659e:	e00a      	b.n	80065b6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80065a0:	f7fe fbf0 	bl	8004d84 <HAL_GetTick>
 80065a4:	4602      	mov	r2, r0
 80065a6:	693b      	ldr	r3, [r7, #16]
 80065a8:	1ad3      	subs	r3, r2, r3
 80065aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80065ae:	4293      	cmp	r3, r2
 80065b0:	d901      	bls.n	80065b6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80065b2:	2303      	movs	r3, #3
 80065b4:	e0cb      	b.n	800674e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80065b6:	4b49      	ldr	r3, [pc, #292]	; (80066dc <HAL_RCC_OscConfig+0x470>)
 80065b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065ba:	f003 0302 	and.w	r3, r3, #2
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d0ee      	beq.n	80065a0 <HAL_RCC_OscConfig+0x334>
 80065c2:	e014      	b.n	80065ee <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80065c4:	f7fe fbde 	bl	8004d84 <HAL_GetTick>
 80065c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80065ca:	e00a      	b.n	80065e2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80065cc:	f7fe fbda 	bl	8004d84 <HAL_GetTick>
 80065d0:	4602      	mov	r2, r0
 80065d2:	693b      	ldr	r3, [r7, #16]
 80065d4:	1ad3      	subs	r3, r2, r3
 80065d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80065da:	4293      	cmp	r3, r2
 80065dc:	d901      	bls.n	80065e2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80065de:	2303      	movs	r3, #3
 80065e0:	e0b5      	b.n	800674e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80065e2:	4b3e      	ldr	r3, [pc, #248]	; (80066dc <HAL_RCC_OscConfig+0x470>)
 80065e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065e6:	f003 0302 	and.w	r3, r3, #2
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d1ee      	bne.n	80065cc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80065ee:	7dfb      	ldrb	r3, [r7, #23]
 80065f0:	2b01      	cmp	r3, #1
 80065f2:	d105      	bne.n	8006600 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80065f4:	4b39      	ldr	r3, [pc, #228]	; (80066dc <HAL_RCC_OscConfig+0x470>)
 80065f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065f8:	4a38      	ldr	r2, [pc, #224]	; (80066dc <HAL_RCC_OscConfig+0x470>)
 80065fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80065fe:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	699b      	ldr	r3, [r3, #24]
 8006604:	2b00      	cmp	r3, #0
 8006606:	f000 80a1 	beq.w	800674c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800660a:	4b34      	ldr	r3, [pc, #208]	; (80066dc <HAL_RCC_OscConfig+0x470>)
 800660c:	689b      	ldr	r3, [r3, #8]
 800660e:	f003 030c 	and.w	r3, r3, #12
 8006612:	2b08      	cmp	r3, #8
 8006614:	d05c      	beq.n	80066d0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	699b      	ldr	r3, [r3, #24]
 800661a:	2b02      	cmp	r3, #2
 800661c:	d141      	bne.n	80066a2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800661e:	4b31      	ldr	r3, [pc, #196]	; (80066e4 <HAL_RCC_OscConfig+0x478>)
 8006620:	2200      	movs	r2, #0
 8006622:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006624:	f7fe fbae 	bl	8004d84 <HAL_GetTick>
 8006628:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800662a:	e008      	b.n	800663e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800662c:	f7fe fbaa 	bl	8004d84 <HAL_GetTick>
 8006630:	4602      	mov	r2, r0
 8006632:	693b      	ldr	r3, [r7, #16]
 8006634:	1ad3      	subs	r3, r2, r3
 8006636:	2b02      	cmp	r3, #2
 8006638:	d901      	bls.n	800663e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800663a:	2303      	movs	r3, #3
 800663c:	e087      	b.n	800674e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800663e:	4b27      	ldr	r3, [pc, #156]	; (80066dc <HAL_RCC_OscConfig+0x470>)
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006646:	2b00      	cmp	r3, #0
 8006648:	d1f0      	bne.n	800662c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	69da      	ldr	r2, [r3, #28]
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6a1b      	ldr	r3, [r3, #32]
 8006652:	431a      	orrs	r2, r3
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006658:	019b      	lsls	r3, r3, #6
 800665a:	431a      	orrs	r2, r3
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006660:	085b      	lsrs	r3, r3, #1
 8006662:	3b01      	subs	r3, #1
 8006664:	041b      	lsls	r3, r3, #16
 8006666:	431a      	orrs	r2, r3
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800666c:	061b      	lsls	r3, r3, #24
 800666e:	491b      	ldr	r1, [pc, #108]	; (80066dc <HAL_RCC_OscConfig+0x470>)
 8006670:	4313      	orrs	r3, r2
 8006672:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006674:	4b1b      	ldr	r3, [pc, #108]	; (80066e4 <HAL_RCC_OscConfig+0x478>)
 8006676:	2201      	movs	r2, #1
 8006678:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800667a:	f7fe fb83 	bl	8004d84 <HAL_GetTick>
 800667e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006680:	e008      	b.n	8006694 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006682:	f7fe fb7f 	bl	8004d84 <HAL_GetTick>
 8006686:	4602      	mov	r2, r0
 8006688:	693b      	ldr	r3, [r7, #16]
 800668a:	1ad3      	subs	r3, r2, r3
 800668c:	2b02      	cmp	r3, #2
 800668e:	d901      	bls.n	8006694 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006690:	2303      	movs	r3, #3
 8006692:	e05c      	b.n	800674e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006694:	4b11      	ldr	r3, [pc, #68]	; (80066dc <HAL_RCC_OscConfig+0x470>)
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800669c:	2b00      	cmp	r3, #0
 800669e:	d0f0      	beq.n	8006682 <HAL_RCC_OscConfig+0x416>
 80066a0:	e054      	b.n	800674c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80066a2:	4b10      	ldr	r3, [pc, #64]	; (80066e4 <HAL_RCC_OscConfig+0x478>)
 80066a4:	2200      	movs	r2, #0
 80066a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066a8:	f7fe fb6c 	bl	8004d84 <HAL_GetTick>
 80066ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80066ae:	e008      	b.n	80066c2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80066b0:	f7fe fb68 	bl	8004d84 <HAL_GetTick>
 80066b4:	4602      	mov	r2, r0
 80066b6:	693b      	ldr	r3, [r7, #16]
 80066b8:	1ad3      	subs	r3, r2, r3
 80066ba:	2b02      	cmp	r3, #2
 80066bc:	d901      	bls.n	80066c2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80066be:	2303      	movs	r3, #3
 80066c0:	e045      	b.n	800674e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80066c2:	4b06      	ldr	r3, [pc, #24]	; (80066dc <HAL_RCC_OscConfig+0x470>)
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d1f0      	bne.n	80066b0 <HAL_RCC_OscConfig+0x444>
 80066ce:	e03d      	b.n	800674c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	699b      	ldr	r3, [r3, #24]
 80066d4:	2b01      	cmp	r3, #1
 80066d6:	d107      	bne.n	80066e8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80066d8:	2301      	movs	r3, #1
 80066da:	e038      	b.n	800674e <HAL_RCC_OscConfig+0x4e2>
 80066dc:	40023800 	.word	0x40023800
 80066e0:	40007000 	.word	0x40007000
 80066e4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80066e8:	4b1b      	ldr	r3, [pc, #108]	; (8006758 <HAL_RCC_OscConfig+0x4ec>)
 80066ea:	685b      	ldr	r3, [r3, #4]
 80066ec:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	699b      	ldr	r3, [r3, #24]
 80066f2:	2b01      	cmp	r3, #1
 80066f4:	d028      	beq.n	8006748 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006700:	429a      	cmp	r2, r3
 8006702:	d121      	bne.n	8006748 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800670e:	429a      	cmp	r2, r3
 8006710:	d11a      	bne.n	8006748 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006712:	68fa      	ldr	r2, [r7, #12]
 8006714:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006718:	4013      	ands	r3, r2
 800671a:	687a      	ldr	r2, [r7, #4]
 800671c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800671e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006720:	4293      	cmp	r3, r2
 8006722:	d111      	bne.n	8006748 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800672e:	085b      	lsrs	r3, r3, #1
 8006730:	3b01      	subs	r3, #1
 8006732:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006734:	429a      	cmp	r2, r3
 8006736:	d107      	bne.n	8006748 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006742:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006744:	429a      	cmp	r2, r3
 8006746:	d001      	beq.n	800674c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006748:	2301      	movs	r3, #1
 800674a:	e000      	b.n	800674e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800674c:	2300      	movs	r3, #0
}
 800674e:	4618      	mov	r0, r3
 8006750:	3718      	adds	r7, #24
 8006752:	46bd      	mov	sp, r7
 8006754:	bd80      	pop	{r7, pc}
 8006756:	bf00      	nop
 8006758:	40023800 	.word	0x40023800

0800675c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800675c:	b580      	push	{r7, lr}
 800675e:	b084      	sub	sp, #16
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
 8006764:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d101      	bne.n	8006770 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800676c:	2301      	movs	r3, #1
 800676e:	e0cc      	b.n	800690a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006770:	4b68      	ldr	r3, [pc, #416]	; (8006914 <HAL_RCC_ClockConfig+0x1b8>)
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f003 030f 	and.w	r3, r3, #15
 8006778:	683a      	ldr	r2, [r7, #0]
 800677a:	429a      	cmp	r2, r3
 800677c:	d90c      	bls.n	8006798 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800677e:	4b65      	ldr	r3, [pc, #404]	; (8006914 <HAL_RCC_ClockConfig+0x1b8>)
 8006780:	683a      	ldr	r2, [r7, #0]
 8006782:	b2d2      	uxtb	r2, r2
 8006784:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006786:	4b63      	ldr	r3, [pc, #396]	; (8006914 <HAL_RCC_ClockConfig+0x1b8>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f003 030f 	and.w	r3, r3, #15
 800678e:	683a      	ldr	r2, [r7, #0]
 8006790:	429a      	cmp	r2, r3
 8006792:	d001      	beq.n	8006798 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006794:	2301      	movs	r3, #1
 8006796:	e0b8      	b.n	800690a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f003 0302 	and.w	r3, r3, #2
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d020      	beq.n	80067e6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f003 0304 	and.w	r3, r3, #4
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d005      	beq.n	80067bc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80067b0:	4b59      	ldr	r3, [pc, #356]	; (8006918 <HAL_RCC_ClockConfig+0x1bc>)
 80067b2:	689b      	ldr	r3, [r3, #8]
 80067b4:	4a58      	ldr	r2, [pc, #352]	; (8006918 <HAL_RCC_ClockConfig+0x1bc>)
 80067b6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80067ba:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f003 0308 	and.w	r3, r3, #8
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d005      	beq.n	80067d4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80067c8:	4b53      	ldr	r3, [pc, #332]	; (8006918 <HAL_RCC_ClockConfig+0x1bc>)
 80067ca:	689b      	ldr	r3, [r3, #8]
 80067cc:	4a52      	ldr	r2, [pc, #328]	; (8006918 <HAL_RCC_ClockConfig+0x1bc>)
 80067ce:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80067d2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80067d4:	4b50      	ldr	r3, [pc, #320]	; (8006918 <HAL_RCC_ClockConfig+0x1bc>)
 80067d6:	689b      	ldr	r3, [r3, #8]
 80067d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	689b      	ldr	r3, [r3, #8]
 80067e0:	494d      	ldr	r1, [pc, #308]	; (8006918 <HAL_RCC_ClockConfig+0x1bc>)
 80067e2:	4313      	orrs	r3, r2
 80067e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f003 0301 	and.w	r3, r3, #1
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d044      	beq.n	800687c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	685b      	ldr	r3, [r3, #4]
 80067f6:	2b01      	cmp	r3, #1
 80067f8:	d107      	bne.n	800680a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80067fa:	4b47      	ldr	r3, [pc, #284]	; (8006918 <HAL_RCC_ClockConfig+0x1bc>)
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006802:	2b00      	cmp	r3, #0
 8006804:	d119      	bne.n	800683a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006806:	2301      	movs	r3, #1
 8006808:	e07f      	b.n	800690a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	685b      	ldr	r3, [r3, #4]
 800680e:	2b02      	cmp	r3, #2
 8006810:	d003      	beq.n	800681a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006816:	2b03      	cmp	r3, #3
 8006818:	d107      	bne.n	800682a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800681a:	4b3f      	ldr	r3, [pc, #252]	; (8006918 <HAL_RCC_ClockConfig+0x1bc>)
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006822:	2b00      	cmp	r3, #0
 8006824:	d109      	bne.n	800683a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006826:	2301      	movs	r3, #1
 8006828:	e06f      	b.n	800690a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800682a:	4b3b      	ldr	r3, [pc, #236]	; (8006918 <HAL_RCC_ClockConfig+0x1bc>)
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f003 0302 	and.w	r3, r3, #2
 8006832:	2b00      	cmp	r3, #0
 8006834:	d101      	bne.n	800683a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006836:	2301      	movs	r3, #1
 8006838:	e067      	b.n	800690a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800683a:	4b37      	ldr	r3, [pc, #220]	; (8006918 <HAL_RCC_ClockConfig+0x1bc>)
 800683c:	689b      	ldr	r3, [r3, #8]
 800683e:	f023 0203 	bic.w	r2, r3, #3
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	685b      	ldr	r3, [r3, #4]
 8006846:	4934      	ldr	r1, [pc, #208]	; (8006918 <HAL_RCC_ClockConfig+0x1bc>)
 8006848:	4313      	orrs	r3, r2
 800684a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800684c:	f7fe fa9a 	bl	8004d84 <HAL_GetTick>
 8006850:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006852:	e00a      	b.n	800686a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006854:	f7fe fa96 	bl	8004d84 <HAL_GetTick>
 8006858:	4602      	mov	r2, r0
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	1ad3      	subs	r3, r2, r3
 800685e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006862:	4293      	cmp	r3, r2
 8006864:	d901      	bls.n	800686a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006866:	2303      	movs	r3, #3
 8006868:	e04f      	b.n	800690a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800686a:	4b2b      	ldr	r3, [pc, #172]	; (8006918 <HAL_RCC_ClockConfig+0x1bc>)
 800686c:	689b      	ldr	r3, [r3, #8]
 800686e:	f003 020c 	and.w	r2, r3, #12
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	685b      	ldr	r3, [r3, #4]
 8006876:	009b      	lsls	r3, r3, #2
 8006878:	429a      	cmp	r2, r3
 800687a:	d1eb      	bne.n	8006854 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800687c:	4b25      	ldr	r3, [pc, #148]	; (8006914 <HAL_RCC_ClockConfig+0x1b8>)
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f003 030f 	and.w	r3, r3, #15
 8006884:	683a      	ldr	r2, [r7, #0]
 8006886:	429a      	cmp	r2, r3
 8006888:	d20c      	bcs.n	80068a4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800688a:	4b22      	ldr	r3, [pc, #136]	; (8006914 <HAL_RCC_ClockConfig+0x1b8>)
 800688c:	683a      	ldr	r2, [r7, #0]
 800688e:	b2d2      	uxtb	r2, r2
 8006890:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006892:	4b20      	ldr	r3, [pc, #128]	; (8006914 <HAL_RCC_ClockConfig+0x1b8>)
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f003 030f 	and.w	r3, r3, #15
 800689a:	683a      	ldr	r2, [r7, #0]
 800689c:	429a      	cmp	r2, r3
 800689e:	d001      	beq.n	80068a4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80068a0:	2301      	movs	r3, #1
 80068a2:	e032      	b.n	800690a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f003 0304 	and.w	r3, r3, #4
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d008      	beq.n	80068c2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80068b0:	4b19      	ldr	r3, [pc, #100]	; (8006918 <HAL_RCC_ClockConfig+0x1bc>)
 80068b2:	689b      	ldr	r3, [r3, #8]
 80068b4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	68db      	ldr	r3, [r3, #12]
 80068bc:	4916      	ldr	r1, [pc, #88]	; (8006918 <HAL_RCC_ClockConfig+0x1bc>)
 80068be:	4313      	orrs	r3, r2
 80068c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f003 0308 	and.w	r3, r3, #8
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d009      	beq.n	80068e2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80068ce:	4b12      	ldr	r3, [pc, #72]	; (8006918 <HAL_RCC_ClockConfig+0x1bc>)
 80068d0:	689b      	ldr	r3, [r3, #8]
 80068d2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	691b      	ldr	r3, [r3, #16]
 80068da:	00db      	lsls	r3, r3, #3
 80068dc:	490e      	ldr	r1, [pc, #56]	; (8006918 <HAL_RCC_ClockConfig+0x1bc>)
 80068de:	4313      	orrs	r3, r2
 80068e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80068e2:	f000 f821 	bl	8006928 <HAL_RCC_GetSysClockFreq>
 80068e6:	4602      	mov	r2, r0
 80068e8:	4b0b      	ldr	r3, [pc, #44]	; (8006918 <HAL_RCC_ClockConfig+0x1bc>)
 80068ea:	689b      	ldr	r3, [r3, #8]
 80068ec:	091b      	lsrs	r3, r3, #4
 80068ee:	f003 030f 	and.w	r3, r3, #15
 80068f2:	490a      	ldr	r1, [pc, #40]	; (800691c <HAL_RCC_ClockConfig+0x1c0>)
 80068f4:	5ccb      	ldrb	r3, [r1, r3]
 80068f6:	fa22 f303 	lsr.w	r3, r2, r3
 80068fa:	4a09      	ldr	r2, [pc, #36]	; (8006920 <HAL_RCC_ClockConfig+0x1c4>)
 80068fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80068fe:	4b09      	ldr	r3, [pc, #36]	; (8006924 <HAL_RCC_ClockConfig+0x1c8>)
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	4618      	mov	r0, r3
 8006904:	f7fe f9fa 	bl	8004cfc <HAL_InitTick>

  return HAL_OK;
 8006908:	2300      	movs	r3, #0
}
 800690a:	4618      	mov	r0, r3
 800690c:	3710      	adds	r7, #16
 800690e:	46bd      	mov	sp, r7
 8006910:	bd80      	pop	{r7, pc}
 8006912:	bf00      	nop
 8006914:	40023c00 	.word	0x40023c00
 8006918:	40023800 	.word	0x40023800
 800691c:	0800cd44 	.word	0x0800cd44
 8006920:	20000110 	.word	0x20000110
 8006924:	20000114 	.word	0x20000114

08006928 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006928:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800692c:	b094      	sub	sp, #80	; 0x50
 800692e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006930:	2300      	movs	r3, #0
 8006932:	647b      	str	r3, [r7, #68]	; 0x44
 8006934:	2300      	movs	r3, #0
 8006936:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006938:	2300      	movs	r3, #0
 800693a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800693c:	2300      	movs	r3, #0
 800693e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006940:	4b79      	ldr	r3, [pc, #484]	; (8006b28 <HAL_RCC_GetSysClockFreq+0x200>)
 8006942:	689b      	ldr	r3, [r3, #8]
 8006944:	f003 030c 	and.w	r3, r3, #12
 8006948:	2b08      	cmp	r3, #8
 800694a:	d00d      	beq.n	8006968 <HAL_RCC_GetSysClockFreq+0x40>
 800694c:	2b08      	cmp	r3, #8
 800694e:	f200 80e1 	bhi.w	8006b14 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006952:	2b00      	cmp	r3, #0
 8006954:	d002      	beq.n	800695c <HAL_RCC_GetSysClockFreq+0x34>
 8006956:	2b04      	cmp	r3, #4
 8006958:	d003      	beq.n	8006962 <HAL_RCC_GetSysClockFreq+0x3a>
 800695a:	e0db      	b.n	8006b14 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800695c:	4b73      	ldr	r3, [pc, #460]	; (8006b2c <HAL_RCC_GetSysClockFreq+0x204>)
 800695e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8006960:	e0db      	b.n	8006b1a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006962:	4b72      	ldr	r3, [pc, #456]	; (8006b2c <HAL_RCC_GetSysClockFreq+0x204>)
 8006964:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006966:	e0d8      	b.n	8006b1a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006968:	4b6f      	ldr	r3, [pc, #444]	; (8006b28 <HAL_RCC_GetSysClockFreq+0x200>)
 800696a:	685b      	ldr	r3, [r3, #4]
 800696c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006970:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006972:	4b6d      	ldr	r3, [pc, #436]	; (8006b28 <HAL_RCC_GetSysClockFreq+0x200>)
 8006974:	685b      	ldr	r3, [r3, #4]
 8006976:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800697a:	2b00      	cmp	r3, #0
 800697c:	d063      	beq.n	8006a46 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800697e:	4b6a      	ldr	r3, [pc, #424]	; (8006b28 <HAL_RCC_GetSysClockFreq+0x200>)
 8006980:	685b      	ldr	r3, [r3, #4]
 8006982:	099b      	lsrs	r3, r3, #6
 8006984:	2200      	movs	r2, #0
 8006986:	63bb      	str	r3, [r7, #56]	; 0x38
 8006988:	63fa      	str	r2, [r7, #60]	; 0x3c
 800698a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800698c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006990:	633b      	str	r3, [r7, #48]	; 0x30
 8006992:	2300      	movs	r3, #0
 8006994:	637b      	str	r3, [r7, #52]	; 0x34
 8006996:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800699a:	4622      	mov	r2, r4
 800699c:	462b      	mov	r3, r5
 800699e:	f04f 0000 	mov.w	r0, #0
 80069a2:	f04f 0100 	mov.w	r1, #0
 80069a6:	0159      	lsls	r1, r3, #5
 80069a8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80069ac:	0150      	lsls	r0, r2, #5
 80069ae:	4602      	mov	r2, r0
 80069b0:	460b      	mov	r3, r1
 80069b2:	4621      	mov	r1, r4
 80069b4:	1a51      	subs	r1, r2, r1
 80069b6:	6139      	str	r1, [r7, #16]
 80069b8:	4629      	mov	r1, r5
 80069ba:	eb63 0301 	sbc.w	r3, r3, r1
 80069be:	617b      	str	r3, [r7, #20]
 80069c0:	f04f 0200 	mov.w	r2, #0
 80069c4:	f04f 0300 	mov.w	r3, #0
 80069c8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80069cc:	4659      	mov	r1, fp
 80069ce:	018b      	lsls	r3, r1, #6
 80069d0:	4651      	mov	r1, sl
 80069d2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80069d6:	4651      	mov	r1, sl
 80069d8:	018a      	lsls	r2, r1, #6
 80069da:	4651      	mov	r1, sl
 80069dc:	ebb2 0801 	subs.w	r8, r2, r1
 80069e0:	4659      	mov	r1, fp
 80069e2:	eb63 0901 	sbc.w	r9, r3, r1
 80069e6:	f04f 0200 	mov.w	r2, #0
 80069ea:	f04f 0300 	mov.w	r3, #0
 80069ee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80069f2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80069f6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80069fa:	4690      	mov	r8, r2
 80069fc:	4699      	mov	r9, r3
 80069fe:	4623      	mov	r3, r4
 8006a00:	eb18 0303 	adds.w	r3, r8, r3
 8006a04:	60bb      	str	r3, [r7, #8]
 8006a06:	462b      	mov	r3, r5
 8006a08:	eb49 0303 	adc.w	r3, r9, r3
 8006a0c:	60fb      	str	r3, [r7, #12]
 8006a0e:	f04f 0200 	mov.w	r2, #0
 8006a12:	f04f 0300 	mov.w	r3, #0
 8006a16:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006a1a:	4629      	mov	r1, r5
 8006a1c:	028b      	lsls	r3, r1, #10
 8006a1e:	4621      	mov	r1, r4
 8006a20:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006a24:	4621      	mov	r1, r4
 8006a26:	028a      	lsls	r2, r1, #10
 8006a28:	4610      	mov	r0, r2
 8006a2a:	4619      	mov	r1, r3
 8006a2c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006a2e:	2200      	movs	r2, #0
 8006a30:	62bb      	str	r3, [r7, #40]	; 0x28
 8006a32:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006a34:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006a38:	f7fa f936 	bl	8000ca8 <__aeabi_uldivmod>
 8006a3c:	4602      	mov	r2, r0
 8006a3e:	460b      	mov	r3, r1
 8006a40:	4613      	mov	r3, r2
 8006a42:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006a44:	e058      	b.n	8006af8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006a46:	4b38      	ldr	r3, [pc, #224]	; (8006b28 <HAL_RCC_GetSysClockFreq+0x200>)
 8006a48:	685b      	ldr	r3, [r3, #4]
 8006a4a:	099b      	lsrs	r3, r3, #6
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	4618      	mov	r0, r3
 8006a50:	4611      	mov	r1, r2
 8006a52:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006a56:	623b      	str	r3, [r7, #32]
 8006a58:	2300      	movs	r3, #0
 8006a5a:	627b      	str	r3, [r7, #36]	; 0x24
 8006a5c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006a60:	4642      	mov	r2, r8
 8006a62:	464b      	mov	r3, r9
 8006a64:	f04f 0000 	mov.w	r0, #0
 8006a68:	f04f 0100 	mov.w	r1, #0
 8006a6c:	0159      	lsls	r1, r3, #5
 8006a6e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006a72:	0150      	lsls	r0, r2, #5
 8006a74:	4602      	mov	r2, r0
 8006a76:	460b      	mov	r3, r1
 8006a78:	4641      	mov	r1, r8
 8006a7a:	ebb2 0a01 	subs.w	sl, r2, r1
 8006a7e:	4649      	mov	r1, r9
 8006a80:	eb63 0b01 	sbc.w	fp, r3, r1
 8006a84:	f04f 0200 	mov.w	r2, #0
 8006a88:	f04f 0300 	mov.w	r3, #0
 8006a8c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006a90:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006a94:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006a98:	ebb2 040a 	subs.w	r4, r2, sl
 8006a9c:	eb63 050b 	sbc.w	r5, r3, fp
 8006aa0:	f04f 0200 	mov.w	r2, #0
 8006aa4:	f04f 0300 	mov.w	r3, #0
 8006aa8:	00eb      	lsls	r3, r5, #3
 8006aaa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006aae:	00e2      	lsls	r2, r4, #3
 8006ab0:	4614      	mov	r4, r2
 8006ab2:	461d      	mov	r5, r3
 8006ab4:	4643      	mov	r3, r8
 8006ab6:	18e3      	adds	r3, r4, r3
 8006ab8:	603b      	str	r3, [r7, #0]
 8006aba:	464b      	mov	r3, r9
 8006abc:	eb45 0303 	adc.w	r3, r5, r3
 8006ac0:	607b      	str	r3, [r7, #4]
 8006ac2:	f04f 0200 	mov.w	r2, #0
 8006ac6:	f04f 0300 	mov.w	r3, #0
 8006aca:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006ace:	4629      	mov	r1, r5
 8006ad0:	028b      	lsls	r3, r1, #10
 8006ad2:	4621      	mov	r1, r4
 8006ad4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006ad8:	4621      	mov	r1, r4
 8006ada:	028a      	lsls	r2, r1, #10
 8006adc:	4610      	mov	r0, r2
 8006ade:	4619      	mov	r1, r3
 8006ae0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	61bb      	str	r3, [r7, #24]
 8006ae6:	61fa      	str	r2, [r7, #28]
 8006ae8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006aec:	f7fa f8dc 	bl	8000ca8 <__aeabi_uldivmod>
 8006af0:	4602      	mov	r2, r0
 8006af2:	460b      	mov	r3, r1
 8006af4:	4613      	mov	r3, r2
 8006af6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006af8:	4b0b      	ldr	r3, [pc, #44]	; (8006b28 <HAL_RCC_GetSysClockFreq+0x200>)
 8006afa:	685b      	ldr	r3, [r3, #4]
 8006afc:	0c1b      	lsrs	r3, r3, #16
 8006afe:	f003 0303 	and.w	r3, r3, #3
 8006b02:	3301      	adds	r3, #1
 8006b04:	005b      	lsls	r3, r3, #1
 8006b06:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8006b08:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006b0a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006b0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b10:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006b12:	e002      	b.n	8006b1a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006b14:	4b05      	ldr	r3, [pc, #20]	; (8006b2c <HAL_RCC_GetSysClockFreq+0x204>)
 8006b16:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006b18:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006b1a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	3750      	adds	r7, #80	; 0x50
 8006b20:	46bd      	mov	sp, r7
 8006b22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006b26:	bf00      	nop
 8006b28:	40023800 	.word	0x40023800
 8006b2c:	00f42400 	.word	0x00f42400

08006b30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006b30:	b480      	push	{r7}
 8006b32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006b34:	4b03      	ldr	r3, [pc, #12]	; (8006b44 <HAL_RCC_GetHCLKFreq+0x14>)
 8006b36:	681b      	ldr	r3, [r3, #0]
}
 8006b38:	4618      	mov	r0, r3
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b40:	4770      	bx	lr
 8006b42:	bf00      	nop
 8006b44:	20000110 	.word	0x20000110

08006b48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006b4c:	f7ff fff0 	bl	8006b30 <HAL_RCC_GetHCLKFreq>
 8006b50:	4602      	mov	r2, r0
 8006b52:	4b05      	ldr	r3, [pc, #20]	; (8006b68 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006b54:	689b      	ldr	r3, [r3, #8]
 8006b56:	0a9b      	lsrs	r3, r3, #10
 8006b58:	f003 0307 	and.w	r3, r3, #7
 8006b5c:	4903      	ldr	r1, [pc, #12]	; (8006b6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006b5e:	5ccb      	ldrb	r3, [r1, r3]
 8006b60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006b64:	4618      	mov	r0, r3
 8006b66:	bd80      	pop	{r7, pc}
 8006b68:	40023800 	.word	0x40023800
 8006b6c:	0800cd54 	.word	0x0800cd54

08006b70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006b70:	b580      	push	{r7, lr}
 8006b72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006b74:	f7ff ffdc 	bl	8006b30 <HAL_RCC_GetHCLKFreq>
 8006b78:	4602      	mov	r2, r0
 8006b7a:	4b05      	ldr	r3, [pc, #20]	; (8006b90 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006b7c:	689b      	ldr	r3, [r3, #8]
 8006b7e:	0b5b      	lsrs	r3, r3, #13
 8006b80:	f003 0307 	and.w	r3, r3, #7
 8006b84:	4903      	ldr	r1, [pc, #12]	; (8006b94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006b86:	5ccb      	ldrb	r3, [r1, r3]
 8006b88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	bd80      	pop	{r7, pc}
 8006b90:	40023800 	.word	0x40023800
 8006b94:	0800cd54 	.word	0x0800cd54

08006b98 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b086      	sub	sp, #24
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006ba0:	2300      	movs	r3, #0
 8006ba2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f003 0301 	and.w	r3, r3, #1
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d10b      	bne.n	8006bcc <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d105      	bne.n	8006bcc <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d075      	beq.n	8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006bcc:	4b91      	ldr	r3, [pc, #580]	; (8006e14 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006bce:	2200      	movs	r2, #0
 8006bd0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006bd2:	f7fe f8d7 	bl	8004d84 <HAL_GetTick>
 8006bd6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006bd8:	e008      	b.n	8006bec <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006bda:	f7fe f8d3 	bl	8004d84 <HAL_GetTick>
 8006bde:	4602      	mov	r2, r0
 8006be0:	697b      	ldr	r3, [r7, #20]
 8006be2:	1ad3      	subs	r3, r2, r3
 8006be4:	2b02      	cmp	r3, #2
 8006be6:	d901      	bls.n	8006bec <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006be8:	2303      	movs	r3, #3
 8006bea:	e189      	b.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006bec:	4b8a      	ldr	r3, [pc, #552]	; (8006e18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d1f0      	bne.n	8006bda <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f003 0301 	and.w	r3, r3, #1
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d009      	beq.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	685b      	ldr	r3, [r3, #4]
 8006c08:	019a      	lsls	r2, r3, #6
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	689b      	ldr	r3, [r3, #8]
 8006c0e:	071b      	lsls	r3, r3, #28
 8006c10:	4981      	ldr	r1, [pc, #516]	; (8006e18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006c12:	4313      	orrs	r3, r2
 8006c14:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	f003 0302 	and.w	r3, r3, #2
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d01f      	beq.n	8006c64 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006c24:	4b7c      	ldr	r3, [pc, #496]	; (8006e18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006c26:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006c2a:	0f1b      	lsrs	r3, r3, #28
 8006c2c:	f003 0307 	and.w	r3, r3, #7
 8006c30:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	685b      	ldr	r3, [r3, #4]
 8006c36:	019a      	lsls	r2, r3, #6
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	68db      	ldr	r3, [r3, #12]
 8006c3c:	061b      	lsls	r3, r3, #24
 8006c3e:	431a      	orrs	r2, r3
 8006c40:	693b      	ldr	r3, [r7, #16]
 8006c42:	071b      	lsls	r3, r3, #28
 8006c44:	4974      	ldr	r1, [pc, #464]	; (8006e18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006c46:	4313      	orrs	r3, r2
 8006c48:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006c4c:	4b72      	ldr	r3, [pc, #456]	; (8006e18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006c4e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006c52:	f023 021f 	bic.w	r2, r3, #31
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	69db      	ldr	r3, [r3, #28]
 8006c5a:	3b01      	subs	r3, #1
 8006c5c:	496e      	ldr	r1, [pc, #440]	; (8006e18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006c5e:	4313      	orrs	r3, r2
 8006c60:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d00d      	beq.n	8006c8c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	685b      	ldr	r3, [r3, #4]
 8006c74:	019a      	lsls	r2, r3, #6
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	68db      	ldr	r3, [r3, #12]
 8006c7a:	061b      	lsls	r3, r3, #24
 8006c7c:	431a      	orrs	r2, r3
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	689b      	ldr	r3, [r3, #8]
 8006c82:	071b      	lsls	r3, r3, #28
 8006c84:	4964      	ldr	r1, [pc, #400]	; (8006e18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006c86:	4313      	orrs	r3, r2
 8006c88:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006c8c:	4b61      	ldr	r3, [pc, #388]	; (8006e14 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006c8e:	2201      	movs	r2, #1
 8006c90:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006c92:	f7fe f877 	bl	8004d84 <HAL_GetTick>
 8006c96:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006c98:	e008      	b.n	8006cac <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006c9a:	f7fe f873 	bl	8004d84 <HAL_GetTick>
 8006c9e:	4602      	mov	r2, r0
 8006ca0:	697b      	ldr	r3, [r7, #20]
 8006ca2:	1ad3      	subs	r3, r2, r3
 8006ca4:	2b02      	cmp	r3, #2
 8006ca6:	d901      	bls.n	8006cac <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006ca8:	2303      	movs	r3, #3
 8006caa:	e129      	b.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006cac:	4b5a      	ldr	r3, [pc, #360]	; (8006e18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d0f0      	beq.n	8006c9a <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f003 0304 	and.w	r3, r3, #4
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d105      	bne.n	8006cd0 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d079      	beq.n	8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006cd0:	4b52      	ldr	r3, [pc, #328]	; (8006e1c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006cd6:	f7fe f855 	bl	8004d84 <HAL_GetTick>
 8006cda:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006cdc:	e008      	b.n	8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006cde:	f7fe f851 	bl	8004d84 <HAL_GetTick>
 8006ce2:	4602      	mov	r2, r0
 8006ce4:	697b      	ldr	r3, [r7, #20]
 8006ce6:	1ad3      	subs	r3, r2, r3
 8006ce8:	2b02      	cmp	r3, #2
 8006cea:	d901      	bls.n	8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006cec:	2303      	movs	r3, #3
 8006cee:	e107      	b.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006cf0:	4b49      	ldr	r3, [pc, #292]	; (8006e18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006cf8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006cfc:	d0ef      	beq.n	8006cde <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f003 0304 	and.w	r3, r3, #4
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d020      	beq.n	8006d4c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006d0a:	4b43      	ldr	r3, [pc, #268]	; (8006e18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006d0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d10:	0f1b      	lsrs	r3, r3, #28
 8006d12:	f003 0307 	and.w	r3, r3, #7
 8006d16:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	691b      	ldr	r3, [r3, #16]
 8006d1c:	019a      	lsls	r2, r3, #6
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	695b      	ldr	r3, [r3, #20]
 8006d22:	061b      	lsls	r3, r3, #24
 8006d24:	431a      	orrs	r2, r3
 8006d26:	693b      	ldr	r3, [r7, #16]
 8006d28:	071b      	lsls	r3, r3, #28
 8006d2a:	493b      	ldr	r1, [pc, #236]	; (8006e18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006d2c:	4313      	orrs	r3, r2
 8006d2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006d32:	4b39      	ldr	r3, [pc, #228]	; (8006e18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006d34:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006d38:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	6a1b      	ldr	r3, [r3, #32]
 8006d40:	3b01      	subs	r3, #1
 8006d42:	021b      	lsls	r3, r3, #8
 8006d44:	4934      	ldr	r1, [pc, #208]	; (8006e18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006d46:	4313      	orrs	r3, r2
 8006d48:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	f003 0308 	and.w	r3, r3, #8
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d01e      	beq.n	8006d96 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006d58:	4b2f      	ldr	r3, [pc, #188]	; (8006e18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006d5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d5e:	0e1b      	lsrs	r3, r3, #24
 8006d60:	f003 030f 	and.w	r3, r3, #15
 8006d64:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	691b      	ldr	r3, [r3, #16]
 8006d6a:	019a      	lsls	r2, r3, #6
 8006d6c:	693b      	ldr	r3, [r7, #16]
 8006d6e:	061b      	lsls	r3, r3, #24
 8006d70:	431a      	orrs	r2, r3
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	699b      	ldr	r3, [r3, #24]
 8006d76:	071b      	lsls	r3, r3, #28
 8006d78:	4927      	ldr	r1, [pc, #156]	; (8006e18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006d7a:	4313      	orrs	r3, r2
 8006d7c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006d80:	4b25      	ldr	r3, [pc, #148]	; (8006e18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006d82:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006d86:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d8e:	4922      	ldr	r1, [pc, #136]	; (8006e18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006d90:	4313      	orrs	r3, r2
 8006d92:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006d96:	4b21      	ldr	r3, [pc, #132]	; (8006e1c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006d98:	2201      	movs	r2, #1
 8006d9a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006d9c:	f7fd fff2 	bl	8004d84 <HAL_GetTick>
 8006da0:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006da2:	e008      	b.n	8006db6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006da4:	f7fd ffee 	bl	8004d84 <HAL_GetTick>
 8006da8:	4602      	mov	r2, r0
 8006daa:	697b      	ldr	r3, [r7, #20]
 8006dac:	1ad3      	subs	r3, r2, r3
 8006dae:	2b02      	cmp	r3, #2
 8006db0:	d901      	bls.n	8006db6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006db2:	2303      	movs	r3, #3
 8006db4:	e0a4      	b.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006db6:	4b18      	ldr	r3, [pc, #96]	; (8006e18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006dbe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006dc2:	d1ef      	bne.n	8006da4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f003 0320 	and.w	r3, r3, #32
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	f000 808b 	beq.w	8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	60fb      	str	r3, [r7, #12]
 8006dd6:	4b10      	ldr	r3, [pc, #64]	; (8006e18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dda:	4a0f      	ldr	r2, [pc, #60]	; (8006e18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006ddc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006de0:	6413      	str	r3, [r2, #64]	; 0x40
 8006de2:	4b0d      	ldr	r3, [pc, #52]	; (8006e18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006de6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006dea:	60fb      	str	r3, [r7, #12]
 8006dec:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006dee:	4b0c      	ldr	r3, [pc, #48]	; (8006e20 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	4a0b      	ldr	r2, [pc, #44]	; (8006e20 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006df4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006df8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006dfa:	f7fd ffc3 	bl	8004d84 <HAL_GetTick>
 8006dfe:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006e00:	e010      	b.n	8006e24 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006e02:	f7fd ffbf 	bl	8004d84 <HAL_GetTick>
 8006e06:	4602      	mov	r2, r0
 8006e08:	697b      	ldr	r3, [r7, #20]
 8006e0a:	1ad3      	subs	r3, r2, r3
 8006e0c:	2b02      	cmp	r3, #2
 8006e0e:	d909      	bls.n	8006e24 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8006e10:	2303      	movs	r3, #3
 8006e12:	e075      	b.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8006e14:	42470068 	.word	0x42470068
 8006e18:	40023800 	.word	0x40023800
 8006e1c:	42470070 	.word	0x42470070
 8006e20:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006e24:	4b38      	ldr	r3, [pc, #224]	; (8006f08 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d0e8      	beq.n	8006e02 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006e30:	4b36      	ldr	r3, [pc, #216]	; (8006f0c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006e32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e34:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e38:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006e3a:	693b      	ldr	r3, [r7, #16]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d02f      	beq.n	8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e44:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e48:	693a      	ldr	r2, [r7, #16]
 8006e4a:	429a      	cmp	r2, r3
 8006e4c:	d028      	beq.n	8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006e4e:	4b2f      	ldr	r3, [pc, #188]	; (8006f0c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006e50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006e56:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006e58:	4b2d      	ldr	r3, [pc, #180]	; (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006e5a:	2201      	movs	r2, #1
 8006e5c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006e5e:	4b2c      	ldr	r3, [pc, #176]	; (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006e60:	2200      	movs	r2, #0
 8006e62:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006e64:	4a29      	ldr	r2, [pc, #164]	; (8006f0c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006e66:	693b      	ldr	r3, [r7, #16]
 8006e68:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006e6a:	4b28      	ldr	r3, [pc, #160]	; (8006f0c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006e6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e6e:	f003 0301 	and.w	r3, r3, #1
 8006e72:	2b01      	cmp	r3, #1
 8006e74:	d114      	bne.n	8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006e76:	f7fd ff85 	bl	8004d84 <HAL_GetTick>
 8006e7a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006e7c:	e00a      	b.n	8006e94 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006e7e:	f7fd ff81 	bl	8004d84 <HAL_GetTick>
 8006e82:	4602      	mov	r2, r0
 8006e84:	697b      	ldr	r3, [r7, #20]
 8006e86:	1ad3      	subs	r3, r2, r3
 8006e88:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e8c:	4293      	cmp	r3, r2
 8006e8e:	d901      	bls.n	8006e94 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8006e90:	2303      	movs	r3, #3
 8006e92:	e035      	b.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006e94:	4b1d      	ldr	r3, [pc, #116]	; (8006f0c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006e96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e98:	f003 0302 	and.w	r3, r3, #2
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d0ee      	beq.n	8006e7e <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ea4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ea8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006eac:	d10d      	bne.n	8006eca <HAL_RCCEx_PeriphCLKConfig+0x332>
 8006eae:	4b17      	ldr	r3, [pc, #92]	; (8006f0c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006eb0:	689b      	ldr	r3, [r3, #8]
 8006eb2:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006eba:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006ebe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ec2:	4912      	ldr	r1, [pc, #72]	; (8006f0c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006ec4:	4313      	orrs	r3, r2
 8006ec6:	608b      	str	r3, [r1, #8]
 8006ec8:	e005      	b.n	8006ed6 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8006eca:	4b10      	ldr	r3, [pc, #64]	; (8006f0c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006ecc:	689b      	ldr	r3, [r3, #8]
 8006ece:	4a0f      	ldr	r2, [pc, #60]	; (8006f0c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006ed0:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006ed4:	6093      	str	r3, [r2, #8]
 8006ed6:	4b0d      	ldr	r3, [pc, #52]	; (8006f0c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006ed8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ede:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006ee2:	490a      	ldr	r1, [pc, #40]	; (8006f0c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006ee4:	4313      	orrs	r3, r2
 8006ee6:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f003 0310 	and.w	r3, r3, #16
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d004      	beq.n	8006efe <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8006efa:	4b06      	ldr	r3, [pc, #24]	; (8006f14 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8006efc:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8006efe:	2300      	movs	r3, #0
}
 8006f00:	4618      	mov	r0, r3
 8006f02:	3718      	adds	r7, #24
 8006f04:	46bd      	mov	sp, r7
 8006f06:	bd80      	pop	{r7, pc}
 8006f08:	40007000 	.word	0x40007000
 8006f0c:	40023800 	.word	0x40023800
 8006f10:	42470e40 	.word	0x42470e40
 8006f14:	424711e0 	.word	0x424711e0

08006f18 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b084      	sub	sp, #16
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006f20:	2301      	movs	r3, #1
 8006f22:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d101      	bne.n	8006f2e <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	e066      	b.n	8006ffc <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	7f5b      	ldrb	r3, [r3, #29]
 8006f32:	b2db      	uxtb	r3, r3
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d105      	bne.n	8006f44 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8006f3e:	6878      	ldr	r0, [r7, #4]
 8006f40:	f7fd fa4a 	bl	80043d8 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2202      	movs	r2, #2
 8006f48:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	22ca      	movs	r2, #202	; 0xca
 8006f50:	625a      	str	r2, [r3, #36]	; 0x24
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	2253      	movs	r2, #83	; 0x53
 8006f58:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006f5a:	6878      	ldr	r0, [r7, #4]
 8006f5c:	f000 fa45 	bl	80073ea <RTC_EnterInitMode>
 8006f60:	4603      	mov	r3, r0
 8006f62:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8006f64:	7bfb      	ldrb	r3, [r7, #15]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d12c      	bne.n	8006fc4 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	689b      	ldr	r3, [r3, #8]
 8006f70:	687a      	ldr	r2, [r7, #4]
 8006f72:	6812      	ldr	r2, [r2, #0]
 8006f74:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006f78:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006f7c:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	6899      	ldr	r1, [r3, #8]
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	685a      	ldr	r2, [r3, #4]
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	691b      	ldr	r3, [r3, #16]
 8006f8c:	431a      	orrs	r2, r3
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	695b      	ldr	r3, [r3, #20]
 8006f92:	431a      	orrs	r2, r3
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	430a      	orrs	r2, r1
 8006f9a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	687a      	ldr	r2, [r7, #4]
 8006fa2:	68d2      	ldr	r2, [r2, #12]
 8006fa4:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	6919      	ldr	r1, [r3, #16]
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	689b      	ldr	r3, [r3, #8]
 8006fb0:	041a      	lsls	r2, r3, #16
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	430a      	orrs	r2, r1
 8006fb8:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006fba:	6878      	ldr	r0, [r7, #4]
 8006fbc:	f000 fa4c 	bl	8007458 <RTC_ExitInitMode>
 8006fc0:	4603      	mov	r3, r0
 8006fc2:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8006fc4:	7bfb      	ldrb	r3, [r7, #15]
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d113      	bne.n	8006ff2 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006fd8:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	699a      	ldr	r2, [r3, #24]
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	430a      	orrs	r2, r1
 8006fea:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2201      	movs	r2, #1
 8006ff0:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	22ff      	movs	r2, #255	; 0xff
 8006ff8:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8006ffa:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ffc:	4618      	mov	r0, r3
 8006ffe:	3710      	adds	r7, #16
 8007000:	46bd      	mov	sp, r7
 8007002:	bd80      	pop	{r7, pc}

08007004 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007004:	b590      	push	{r4, r7, lr}
 8007006:	b087      	sub	sp, #28
 8007008:	af00      	add	r7, sp, #0
 800700a:	60f8      	str	r0, [r7, #12]
 800700c:	60b9      	str	r1, [r7, #8]
 800700e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8007010:	2300      	movs	r3, #0
 8007012:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	7f1b      	ldrb	r3, [r3, #28]
 8007018:	2b01      	cmp	r3, #1
 800701a:	d101      	bne.n	8007020 <HAL_RTC_SetTime+0x1c>
 800701c:	2302      	movs	r3, #2
 800701e:	e087      	b.n	8007130 <HAL_RTC_SetTime+0x12c>
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	2201      	movs	r2, #1
 8007024:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	2202      	movs	r2, #2
 800702a:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2b00      	cmp	r3, #0
 8007030:	d126      	bne.n	8007080 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	689b      	ldr	r3, [r3, #8]
 8007038:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800703c:	2b00      	cmp	r3, #0
 800703e:	d102      	bne.n	8007046 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8007040:	68bb      	ldr	r3, [r7, #8]
 8007042:	2200      	movs	r2, #0
 8007044:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8007046:	68bb      	ldr	r3, [r7, #8]
 8007048:	781b      	ldrb	r3, [r3, #0]
 800704a:	4618      	mov	r0, r3
 800704c:	f000 fa29 	bl	80074a2 <RTC_ByteToBcd2>
 8007050:	4603      	mov	r3, r0
 8007052:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007054:	68bb      	ldr	r3, [r7, #8]
 8007056:	785b      	ldrb	r3, [r3, #1]
 8007058:	4618      	mov	r0, r3
 800705a:	f000 fa22 	bl	80074a2 <RTC_ByteToBcd2>
 800705e:	4603      	mov	r3, r0
 8007060:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8007062:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8007064:	68bb      	ldr	r3, [r7, #8]
 8007066:	789b      	ldrb	r3, [r3, #2]
 8007068:	4618      	mov	r0, r3
 800706a:	f000 fa1a 	bl	80074a2 <RTC_ByteToBcd2>
 800706e:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007070:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8007074:	68bb      	ldr	r3, [r7, #8]
 8007076:	78db      	ldrb	r3, [r3, #3]
 8007078:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800707a:	4313      	orrs	r3, r2
 800707c:	617b      	str	r3, [r7, #20]
 800707e:	e018      	b.n	80070b2 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	689b      	ldr	r3, [r3, #8]
 8007086:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800708a:	2b00      	cmp	r3, #0
 800708c:	d102      	bne.n	8007094 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800708e:	68bb      	ldr	r3, [r7, #8]
 8007090:	2200      	movs	r2, #0
 8007092:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8007094:	68bb      	ldr	r3, [r7, #8]
 8007096:	781b      	ldrb	r3, [r3, #0]
 8007098:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800709a:	68bb      	ldr	r3, [r7, #8]
 800709c:	785b      	ldrb	r3, [r3, #1]
 800709e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80070a0:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80070a2:	68ba      	ldr	r2, [r7, #8]
 80070a4:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80070a6:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80070a8:	68bb      	ldr	r3, [r7, #8]
 80070aa:	78db      	ldrb	r3, [r3, #3]
 80070ac:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80070ae:	4313      	orrs	r3, r2
 80070b0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	22ca      	movs	r2, #202	; 0xca
 80070b8:	625a      	str	r2, [r3, #36]	; 0x24
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	2253      	movs	r2, #83	; 0x53
 80070c0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80070c2:	68f8      	ldr	r0, [r7, #12]
 80070c4:	f000 f991 	bl	80073ea <RTC_EnterInitMode>
 80070c8:	4603      	mov	r3, r0
 80070ca:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80070cc:	7cfb      	ldrb	r3, [r7, #19]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d120      	bne.n	8007114 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	681a      	ldr	r2, [r3, #0]
 80070d6:	697b      	ldr	r3, [r7, #20]
 80070d8:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80070dc:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80070e0:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	689a      	ldr	r2, [r3, #8]
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80070f0:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	6899      	ldr	r1, [r3, #8]
 80070f8:	68bb      	ldr	r3, [r7, #8]
 80070fa:	68da      	ldr	r2, [r3, #12]
 80070fc:	68bb      	ldr	r3, [r7, #8]
 80070fe:	691b      	ldr	r3, [r3, #16]
 8007100:	431a      	orrs	r2, r3
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	430a      	orrs	r2, r1
 8007108:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800710a:	68f8      	ldr	r0, [r7, #12]
 800710c:	f000 f9a4 	bl	8007458 <RTC_ExitInitMode>
 8007110:	4603      	mov	r3, r0
 8007112:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8007114:	7cfb      	ldrb	r3, [r7, #19]
 8007116:	2b00      	cmp	r3, #0
 8007118:	d102      	bne.n	8007120 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	2201      	movs	r2, #1
 800711e:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	22ff      	movs	r2, #255	; 0xff
 8007126:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	2200      	movs	r2, #0
 800712c:	771a      	strb	r2, [r3, #28]

  return status;
 800712e:	7cfb      	ldrb	r3, [r7, #19]
}
 8007130:	4618      	mov	r0, r3
 8007132:	371c      	adds	r7, #28
 8007134:	46bd      	mov	sp, r7
 8007136:	bd90      	pop	{r4, r7, pc}

08007138 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007138:	b580      	push	{r7, lr}
 800713a:	b086      	sub	sp, #24
 800713c:	af00      	add	r7, sp, #0
 800713e:	60f8      	str	r0, [r7, #12]
 8007140:	60b9      	str	r1, [r7, #8]
 8007142:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8007144:	2300      	movs	r3, #0
 8007146:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800714e:	68bb      	ldr	r3, [r7, #8]
 8007150:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	691b      	ldr	r3, [r3, #16]
 8007158:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800715c:	68bb      	ldr	r3, [r7, #8]
 800715e:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800716a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800716e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8007170:	697b      	ldr	r3, [r7, #20]
 8007172:	0c1b      	lsrs	r3, r3, #16
 8007174:	b2db      	uxtb	r3, r3
 8007176:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800717a:	b2da      	uxtb	r2, r3
 800717c:	68bb      	ldr	r3, [r7, #8]
 800717e:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8007180:	697b      	ldr	r3, [r7, #20]
 8007182:	0a1b      	lsrs	r3, r3, #8
 8007184:	b2db      	uxtb	r3, r3
 8007186:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800718a:	b2da      	uxtb	r2, r3
 800718c:	68bb      	ldr	r3, [r7, #8]
 800718e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8007190:	697b      	ldr	r3, [r7, #20]
 8007192:	b2db      	uxtb	r3, r3
 8007194:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007198:	b2da      	uxtb	r2, r3
 800719a:	68bb      	ldr	r3, [r7, #8]
 800719c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800719e:	697b      	ldr	r3, [r7, #20]
 80071a0:	0d9b      	lsrs	r3, r3, #22
 80071a2:	b2db      	uxtb	r3, r3
 80071a4:	f003 0301 	and.w	r3, r3, #1
 80071a8:	b2da      	uxtb	r2, r3
 80071aa:	68bb      	ldr	r3, [r7, #8]
 80071ac:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d11a      	bne.n	80071ea <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80071b4:	68bb      	ldr	r3, [r7, #8]
 80071b6:	781b      	ldrb	r3, [r3, #0]
 80071b8:	4618      	mov	r0, r3
 80071ba:	f000 f98f 	bl	80074dc <RTC_Bcd2ToByte>
 80071be:	4603      	mov	r3, r0
 80071c0:	461a      	mov	r2, r3
 80071c2:	68bb      	ldr	r3, [r7, #8]
 80071c4:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80071c6:	68bb      	ldr	r3, [r7, #8]
 80071c8:	785b      	ldrb	r3, [r3, #1]
 80071ca:	4618      	mov	r0, r3
 80071cc:	f000 f986 	bl	80074dc <RTC_Bcd2ToByte>
 80071d0:	4603      	mov	r3, r0
 80071d2:	461a      	mov	r2, r3
 80071d4:	68bb      	ldr	r3, [r7, #8]
 80071d6:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80071d8:	68bb      	ldr	r3, [r7, #8]
 80071da:	789b      	ldrb	r3, [r3, #2]
 80071dc:	4618      	mov	r0, r3
 80071de:	f000 f97d 	bl	80074dc <RTC_Bcd2ToByte>
 80071e2:	4603      	mov	r3, r0
 80071e4:	461a      	mov	r2, r3
 80071e6:	68bb      	ldr	r3, [r7, #8]
 80071e8:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80071ea:	2300      	movs	r3, #0
}
 80071ec:	4618      	mov	r0, r3
 80071ee:	3718      	adds	r7, #24
 80071f0:	46bd      	mov	sp, r7
 80071f2:	bd80      	pop	{r7, pc}

080071f4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80071f4:	b590      	push	{r4, r7, lr}
 80071f6:	b087      	sub	sp, #28
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	60f8      	str	r0, [r7, #12]
 80071fc:	60b9      	str	r1, [r7, #8]
 80071fe:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8007200:	2300      	movs	r3, #0
 8007202:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	7f1b      	ldrb	r3, [r3, #28]
 8007208:	2b01      	cmp	r3, #1
 800720a:	d101      	bne.n	8007210 <HAL_RTC_SetDate+0x1c>
 800720c:	2302      	movs	r3, #2
 800720e:	e071      	b.n	80072f4 <HAL_RTC_SetDate+0x100>
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	2201      	movs	r2, #1
 8007214:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	2202      	movs	r2, #2
 800721a:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	2b00      	cmp	r3, #0
 8007220:	d10e      	bne.n	8007240 <HAL_RTC_SetDate+0x4c>
 8007222:	68bb      	ldr	r3, [r7, #8]
 8007224:	785b      	ldrb	r3, [r3, #1]
 8007226:	f003 0310 	and.w	r3, r3, #16
 800722a:	2b00      	cmp	r3, #0
 800722c:	d008      	beq.n	8007240 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800722e:	68bb      	ldr	r3, [r7, #8]
 8007230:	785b      	ldrb	r3, [r3, #1]
 8007232:	f023 0310 	bic.w	r3, r3, #16
 8007236:	b2db      	uxtb	r3, r3
 8007238:	330a      	adds	r3, #10
 800723a:	b2da      	uxtb	r2, r3
 800723c:	68bb      	ldr	r3, [r7, #8]
 800723e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	2b00      	cmp	r3, #0
 8007244:	d11c      	bne.n	8007280 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007246:	68bb      	ldr	r3, [r7, #8]
 8007248:	78db      	ldrb	r3, [r3, #3]
 800724a:	4618      	mov	r0, r3
 800724c:	f000 f929 	bl	80074a2 <RTC_ByteToBcd2>
 8007250:	4603      	mov	r3, r0
 8007252:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007254:	68bb      	ldr	r3, [r7, #8]
 8007256:	785b      	ldrb	r3, [r3, #1]
 8007258:	4618      	mov	r0, r3
 800725a:	f000 f922 	bl	80074a2 <RTC_ByteToBcd2>
 800725e:	4603      	mov	r3, r0
 8007260:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007262:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8007264:	68bb      	ldr	r3, [r7, #8]
 8007266:	789b      	ldrb	r3, [r3, #2]
 8007268:	4618      	mov	r0, r3
 800726a:	f000 f91a 	bl	80074a2 <RTC_ByteToBcd2>
 800726e:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007270:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8007274:	68bb      	ldr	r3, [r7, #8]
 8007276:	781b      	ldrb	r3, [r3, #0]
 8007278:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800727a:	4313      	orrs	r3, r2
 800727c:	617b      	str	r3, [r7, #20]
 800727e:	e00e      	b.n	800729e <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007280:	68bb      	ldr	r3, [r7, #8]
 8007282:	78db      	ldrb	r3, [r3, #3]
 8007284:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8007286:	68bb      	ldr	r3, [r7, #8]
 8007288:	785b      	ldrb	r3, [r3, #1]
 800728a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800728c:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800728e:	68ba      	ldr	r2, [r7, #8]
 8007290:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8007292:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8007294:	68bb      	ldr	r3, [r7, #8]
 8007296:	781b      	ldrb	r3, [r3, #0]
 8007298:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800729a:	4313      	orrs	r3, r2
 800729c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	22ca      	movs	r2, #202	; 0xca
 80072a4:	625a      	str	r2, [r3, #36]	; 0x24
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	2253      	movs	r2, #83	; 0x53
 80072ac:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80072ae:	68f8      	ldr	r0, [r7, #12]
 80072b0:	f000 f89b 	bl	80073ea <RTC_EnterInitMode>
 80072b4:	4603      	mov	r3, r0
 80072b6:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80072b8:	7cfb      	ldrb	r3, [r7, #19]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d10c      	bne.n	80072d8 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	681a      	ldr	r2, [r3, #0]
 80072c2:	697b      	ldr	r3, [r7, #20]
 80072c4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80072c8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80072cc:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80072ce:	68f8      	ldr	r0, [r7, #12]
 80072d0:	f000 f8c2 	bl	8007458 <RTC_ExitInitMode>
 80072d4:	4603      	mov	r3, r0
 80072d6:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80072d8:	7cfb      	ldrb	r3, [r7, #19]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d102      	bne.n	80072e4 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	2201      	movs	r2, #1
 80072e2:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	22ff      	movs	r2, #255	; 0xff
 80072ea:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	2200      	movs	r2, #0
 80072f0:	771a      	strb	r2, [r3, #28]

  return status;
 80072f2:	7cfb      	ldrb	r3, [r7, #19]
}
 80072f4:	4618      	mov	r0, r3
 80072f6:	371c      	adds	r7, #28
 80072f8:	46bd      	mov	sp, r7
 80072fa:	bd90      	pop	{r4, r7, pc}

080072fc <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80072fc:	b580      	push	{r7, lr}
 80072fe:	b086      	sub	sp, #24
 8007300:	af00      	add	r7, sp, #0
 8007302:	60f8      	str	r0, [r7, #12]
 8007304:	60b9      	str	r1, [r7, #8]
 8007306:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8007308:	2300      	movs	r3, #0
 800730a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	685b      	ldr	r3, [r3, #4]
 8007312:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007316:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800731a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800731c:	697b      	ldr	r3, [r7, #20]
 800731e:	0c1b      	lsrs	r3, r3, #16
 8007320:	b2da      	uxtb	r2, r3
 8007322:	68bb      	ldr	r3, [r7, #8]
 8007324:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8007326:	697b      	ldr	r3, [r7, #20]
 8007328:	0a1b      	lsrs	r3, r3, #8
 800732a:	b2db      	uxtb	r3, r3
 800732c:	f003 031f 	and.w	r3, r3, #31
 8007330:	b2da      	uxtb	r2, r3
 8007332:	68bb      	ldr	r3, [r7, #8]
 8007334:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8007336:	697b      	ldr	r3, [r7, #20]
 8007338:	b2db      	uxtb	r3, r3
 800733a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800733e:	b2da      	uxtb	r2, r3
 8007340:	68bb      	ldr	r3, [r7, #8]
 8007342:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8007344:	697b      	ldr	r3, [r7, #20]
 8007346:	0b5b      	lsrs	r3, r3, #13
 8007348:	b2db      	uxtb	r3, r3
 800734a:	f003 0307 	and.w	r3, r3, #7
 800734e:	b2da      	uxtb	r2, r3
 8007350:	68bb      	ldr	r3, [r7, #8]
 8007352:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d11a      	bne.n	8007390 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800735a:	68bb      	ldr	r3, [r7, #8]
 800735c:	78db      	ldrb	r3, [r3, #3]
 800735e:	4618      	mov	r0, r3
 8007360:	f000 f8bc 	bl	80074dc <RTC_Bcd2ToByte>
 8007364:	4603      	mov	r3, r0
 8007366:	461a      	mov	r2, r3
 8007368:	68bb      	ldr	r3, [r7, #8]
 800736a:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800736c:	68bb      	ldr	r3, [r7, #8]
 800736e:	785b      	ldrb	r3, [r3, #1]
 8007370:	4618      	mov	r0, r3
 8007372:	f000 f8b3 	bl	80074dc <RTC_Bcd2ToByte>
 8007376:	4603      	mov	r3, r0
 8007378:	461a      	mov	r2, r3
 800737a:	68bb      	ldr	r3, [r7, #8]
 800737c:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800737e:	68bb      	ldr	r3, [r7, #8]
 8007380:	789b      	ldrb	r3, [r3, #2]
 8007382:	4618      	mov	r0, r3
 8007384:	f000 f8aa 	bl	80074dc <RTC_Bcd2ToByte>
 8007388:	4603      	mov	r3, r0
 800738a:	461a      	mov	r2, r3
 800738c:	68bb      	ldr	r3, [r7, #8]
 800738e:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8007390:	2300      	movs	r3, #0
}
 8007392:	4618      	mov	r0, r3
 8007394:	3718      	adds	r7, #24
 8007396:	46bd      	mov	sp, r7
 8007398:	bd80      	pop	{r7, pc}

0800739a <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800739a:	b580      	push	{r7, lr}
 800739c:	b084      	sub	sp, #16
 800739e:	af00      	add	r7, sp, #0
 80073a0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80073a2:	2300      	movs	r3, #0
 80073a4:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	68da      	ldr	r2, [r3, #12]
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80073b4:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80073b6:	f7fd fce5 	bl	8004d84 <HAL_GetTick>
 80073ba:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80073bc:	e009      	b.n	80073d2 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80073be:	f7fd fce1 	bl	8004d84 <HAL_GetTick>
 80073c2:	4602      	mov	r2, r0
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	1ad3      	subs	r3, r2, r3
 80073c8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80073cc:	d901      	bls.n	80073d2 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80073ce:	2303      	movs	r3, #3
 80073d0:	e007      	b.n	80073e2 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	68db      	ldr	r3, [r3, #12]
 80073d8:	f003 0320 	and.w	r3, r3, #32
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d0ee      	beq.n	80073be <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 80073e0:	2300      	movs	r3, #0
}
 80073e2:	4618      	mov	r0, r3
 80073e4:	3710      	adds	r7, #16
 80073e6:	46bd      	mov	sp, r7
 80073e8:	bd80      	pop	{r7, pc}

080073ea <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80073ea:	b580      	push	{r7, lr}
 80073ec:	b084      	sub	sp, #16
 80073ee:	af00      	add	r7, sp, #0
 80073f0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80073f2:	2300      	movs	r3, #0
 80073f4:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80073f6:	2300      	movs	r3, #0
 80073f8:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	68db      	ldr	r3, [r3, #12]
 8007400:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007404:	2b00      	cmp	r3, #0
 8007406:	d122      	bne.n	800744e <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	68da      	ldr	r2, [r3, #12]
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007416:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007418:	f7fd fcb4 	bl	8004d84 <HAL_GetTick>
 800741c:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800741e:	e00c      	b.n	800743a <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007420:	f7fd fcb0 	bl	8004d84 <HAL_GetTick>
 8007424:	4602      	mov	r2, r0
 8007426:	68bb      	ldr	r3, [r7, #8]
 8007428:	1ad3      	subs	r3, r2, r3
 800742a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800742e:	d904      	bls.n	800743a <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	2204      	movs	r2, #4
 8007434:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8007436:	2301      	movs	r3, #1
 8007438:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	68db      	ldr	r3, [r3, #12]
 8007440:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007444:	2b00      	cmp	r3, #0
 8007446:	d102      	bne.n	800744e <RTC_EnterInitMode+0x64>
 8007448:	7bfb      	ldrb	r3, [r7, #15]
 800744a:	2b01      	cmp	r3, #1
 800744c:	d1e8      	bne.n	8007420 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800744e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007450:	4618      	mov	r0, r3
 8007452:	3710      	adds	r7, #16
 8007454:	46bd      	mov	sp, r7
 8007456:	bd80      	pop	{r7, pc}

08007458 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007458:	b580      	push	{r7, lr}
 800745a:	b084      	sub	sp, #16
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007460:	2300      	movs	r3, #0
 8007462:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	68da      	ldr	r2, [r3, #12]
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007472:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	689b      	ldr	r3, [r3, #8]
 800747a:	f003 0320 	and.w	r3, r3, #32
 800747e:	2b00      	cmp	r3, #0
 8007480:	d10a      	bne.n	8007498 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007482:	6878      	ldr	r0, [r7, #4]
 8007484:	f7ff ff89 	bl	800739a <HAL_RTC_WaitForSynchro>
 8007488:	4603      	mov	r3, r0
 800748a:	2b00      	cmp	r3, #0
 800748c:	d004      	beq.n	8007498 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	2204      	movs	r2, #4
 8007492:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8007494:	2301      	movs	r3, #1
 8007496:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8007498:	7bfb      	ldrb	r3, [r7, #15]
}
 800749a:	4618      	mov	r0, r3
 800749c:	3710      	adds	r7, #16
 800749e:	46bd      	mov	sp, r7
 80074a0:	bd80      	pop	{r7, pc}

080074a2 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80074a2:	b480      	push	{r7}
 80074a4:	b085      	sub	sp, #20
 80074a6:	af00      	add	r7, sp, #0
 80074a8:	4603      	mov	r3, r0
 80074aa:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 80074ac:	2300      	movs	r3, #0
 80074ae:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 80074b0:	e005      	b.n	80074be <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80074b2:	7bfb      	ldrb	r3, [r7, #15]
 80074b4:	3301      	adds	r3, #1
 80074b6:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 80074b8:	79fb      	ldrb	r3, [r7, #7]
 80074ba:	3b0a      	subs	r3, #10
 80074bc:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 80074be:	79fb      	ldrb	r3, [r7, #7]
 80074c0:	2b09      	cmp	r3, #9
 80074c2:	d8f6      	bhi.n	80074b2 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80074c4:	7bfb      	ldrb	r3, [r7, #15]
 80074c6:	011b      	lsls	r3, r3, #4
 80074c8:	b2da      	uxtb	r2, r3
 80074ca:	79fb      	ldrb	r3, [r7, #7]
 80074cc:	4313      	orrs	r3, r2
 80074ce:	b2db      	uxtb	r3, r3
}
 80074d0:	4618      	mov	r0, r3
 80074d2:	3714      	adds	r7, #20
 80074d4:	46bd      	mov	sp, r7
 80074d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074da:	4770      	bx	lr

080074dc <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 80074dc:	b480      	push	{r7}
 80074de:	b085      	sub	sp, #20
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	4603      	mov	r3, r0
 80074e4:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 80074e6:	2300      	movs	r3, #0
 80074e8:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 80074ea:	79fb      	ldrb	r3, [r7, #7]
 80074ec:	091b      	lsrs	r3, r3, #4
 80074ee:	b2db      	uxtb	r3, r3
 80074f0:	461a      	mov	r2, r3
 80074f2:	0092      	lsls	r2, r2, #2
 80074f4:	4413      	add	r3, r2
 80074f6:	005b      	lsls	r3, r3, #1
 80074f8:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 80074fa:	79fb      	ldrb	r3, [r7, #7]
 80074fc:	f003 030f 	and.w	r3, r3, #15
 8007500:	b2da      	uxtb	r2, r3
 8007502:	7bfb      	ldrb	r3, [r7, #15]
 8007504:	4413      	add	r3, r2
 8007506:	b2db      	uxtb	r3, r3
}
 8007508:	4618      	mov	r0, r3
 800750a:	3714      	adds	r7, #20
 800750c:	46bd      	mov	sp, r7
 800750e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007512:	4770      	bx	lr

08007514 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007514:	b580      	push	{r7, lr}
 8007516:	b082      	sub	sp, #8
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d101      	bne.n	8007526 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007522:	2301      	movs	r3, #1
 8007524:	e07b      	b.n	800761e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800752a:	2b00      	cmp	r3, #0
 800752c:	d108      	bne.n	8007540 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	685b      	ldr	r3, [r3, #4]
 8007532:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007536:	d009      	beq.n	800754c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2200      	movs	r2, #0
 800753c:	61da      	str	r2, [r3, #28]
 800753e:	e005      	b.n	800754c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2200      	movs	r2, #0
 8007544:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	2200      	movs	r2, #0
 800754a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	2200      	movs	r2, #0
 8007550:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007558:	b2db      	uxtb	r3, r3
 800755a:	2b00      	cmp	r3, #0
 800755c:	d106      	bne.n	800756c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2200      	movs	r2, #0
 8007562:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007566:	6878      	ldr	r0, [r7, #4]
 8007568:	f7fc ff96 	bl	8004498 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2202      	movs	r2, #2
 8007570:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	681a      	ldr	r2, [r3, #0]
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007582:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	685b      	ldr	r3, [r3, #4]
 8007588:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	689b      	ldr	r3, [r3, #8]
 8007590:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007594:	431a      	orrs	r2, r3
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	68db      	ldr	r3, [r3, #12]
 800759a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800759e:	431a      	orrs	r2, r3
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	691b      	ldr	r3, [r3, #16]
 80075a4:	f003 0302 	and.w	r3, r3, #2
 80075a8:	431a      	orrs	r2, r3
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	695b      	ldr	r3, [r3, #20]
 80075ae:	f003 0301 	and.w	r3, r3, #1
 80075b2:	431a      	orrs	r2, r3
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	699b      	ldr	r3, [r3, #24]
 80075b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80075bc:	431a      	orrs	r2, r3
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	69db      	ldr	r3, [r3, #28]
 80075c2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80075c6:	431a      	orrs	r2, r3
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	6a1b      	ldr	r3, [r3, #32]
 80075cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075d0:	ea42 0103 	orr.w	r1, r2, r3
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075d8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	430a      	orrs	r2, r1
 80075e2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	699b      	ldr	r3, [r3, #24]
 80075e8:	0c1b      	lsrs	r3, r3, #16
 80075ea:	f003 0104 	and.w	r1, r3, #4
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075f2:	f003 0210 	and.w	r2, r3, #16
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	430a      	orrs	r2, r1
 80075fc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	69da      	ldr	r2, [r3, #28]
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800760c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	2200      	movs	r2, #0
 8007612:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2201      	movs	r2, #1
 8007618:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800761c:	2300      	movs	r3, #0
}
 800761e:	4618      	mov	r0, r3
 8007620:	3708      	adds	r7, #8
 8007622:	46bd      	mov	sp, r7
 8007624:	bd80      	pop	{r7, pc}

08007626 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007626:	b580      	push	{r7, lr}
 8007628:	b088      	sub	sp, #32
 800762a:	af00      	add	r7, sp, #0
 800762c:	60f8      	str	r0, [r7, #12]
 800762e:	60b9      	str	r1, [r7, #8]
 8007630:	603b      	str	r3, [r7, #0]
 8007632:	4613      	mov	r3, r2
 8007634:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007636:	2300      	movs	r3, #0
 8007638:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007640:	2b01      	cmp	r3, #1
 8007642:	d101      	bne.n	8007648 <HAL_SPI_Transmit+0x22>
 8007644:	2302      	movs	r3, #2
 8007646:	e126      	b.n	8007896 <HAL_SPI_Transmit+0x270>
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	2201      	movs	r2, #1
 800764c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007650:	f7fd fb98 	bl	8004d84 <HAL_GetTick>
 8007654:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007656:	88fb      	ldrh	r3, [r7, #6]
 8007658:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007660:	b2db      	uxtb	r3, r3
 8007662:	2b01      	cmp	r3, #1
 8007664:	d002      	beq.n	800766c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007666:	2302      	movs	r3, #2
 8007668:	77fb      	strb	r3, [r7, #31]
    goto error;
 800766a:	e10b      	b.n	8007884 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800766c:	68bb      	ldr	r3, [r7, #8]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d002      	beq.n	8007678 <HAL_SPI_Transmit+0x52>
 8007672:	88fb      	ldrh	r3, [r7, #6]
 8007674:	2b00      	cmp	r3, #0
 8007676:	d102      	bne.n	800767e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007678:	2301      	movs	r3, #1
 800767a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800767c:	e102      	b.n	8007884 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	2203      	movs	r2, #3
 8007682:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	2200      	movs	r2, #0
 800768a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	68ba      	ldr	r2, [r7, #8]
 8007690:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	88fa      	ldrh	r2, [r7, #6]
 8007696:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	88fa      	ldrh	r2, [r7, #6]
 800769c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	2200      	movs	r2, #0
 80076a2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	2200      	movs	r2, #0
 80076a8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	2200      	movs	r2, #0
 80076ae:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	2200      	movs	r2, #0
 80076b4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	2200      	movs	r2, #0
 80076ba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	689b      	ldr	r3, [r3, #8]
 80076c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80076c4:	d10f      	bne.n	80076e6 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	681a      	ldr	r2, [r3, #0]
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80076d4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	681a      	ldr	r2, [r3, #0]
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80076e4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076f0:	2b40      	cmp	r3, #64	; 0x40
 80076f2:	d007      	beq.n	8007704 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	681a      	ldr	r2, [r3, #0]
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007702:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	68db      	ldr	r3, [r3, #12]
 8007708:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800770c:	d14b      	bne.n	80077a6 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	685b      	ldr	r3, [r3, #4]
 8007712:	2b00      	cmp	r3, #0
 8007714:	d002      	beq.n	800771c <HAL_SPI_Transmit+0xf6>
 8007716:	8afb      	ldrh	r3, [r7, #22]
 8007718:	2b01      	cmp	r3, #1
 800771a:	d13e      	bne.n	800779a <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007720:	881a      	ldrh	r2, [r3, #0]
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800772c:	1c9a      	adds	r2, r3, #2
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007736:	b29b      	uxth	r3, r3
 8007738:	3b01      	subs	r3, #1
 800773a:	b29a      	uxth	r2, r3
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007740:	e02b      	b.n	800779a <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	689b      	ldr	r3, [r3, #8]
 8007748:	f003 0302 	and.w	r3, r3, #2
 800774c:	2b02      	cmp	r3, #2
 800774e:	d112      	bne.n	8007776 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007754:	881a      	ldrh	r2, [r3, #0]
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007760:	1c9a      	adds	r2, r3, #2
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800776a:	b29b      	uxth	r3, r3
 800776c:	3b01      	subs	r3, #1
 800776e:	b29a      	uxth	r2, r3
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	86da      	strh	r2, [r3, #54]	; 0x36
 8007774:	e011      	b.n	800779a <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007776:	f7fd fb05 	bl	8004d84 <HAL_GetTick>
 800777a:	4602      	mov	r2, r0
 800777c:	69bb      	ldr	r3, [r7, #24]
 800777e:	1ad3      	subs	r3, r2, r3
 8007780:	683a      	ldr	r2, [r7, #0]
 8007782:	429a      	cmp	r2, r3
 8007784:	d803      	bhi.n	800778e <HAL_SPI_Transmit+0x168>
 8007786:	683b      	ldr	r3, [r7, #0]
 8007788:	f1b3 3fff 	cmp.w	r3, #4294967295
 800778c:	d102      	bne.n	8007794 <HAL_SPI_Transmit+0x16e>
 800778e:	683b      	ldr	r3, [r7, #0]
 8007790:	2b00      	cmp	r3, #0
 8007792:	d102      	bne.n	800779a <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8007794:	2303      	movs	r3, #3
 8007796:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007798:	e074      	b.n	8007884 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800779e:	b29b      	uxth	r3, r3
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d1ce      	bne.n	8007742 <HAL_SPI_Transmit+0x11c>
 80077a4:	e04c      	b.n	8007840 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	685b      	ldr	r3, [r3, #4]
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d002      	beq.n	80077b4 <HAL_SPI_Transmit+0x18e>
 80077ae:	8afb      	ldrh	r3, [r7, #22]
 80077b0:	2b01      	cmp	r3, #1
 80077b2:	d140      	bne.n	8007836 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	330c      	adds	r3, #12
 80077be:	7812      	ldrb	r2, [r2, #0]
 80077c0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077c6:	1c5a      	adds	r2, r3, #1
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80077d0:	b29b      	uxth	r3, r3
 80077d2:	3b01      	subs	r3, #1
 80077d4:	b29a      	uxth	r2, r3
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80077da:	e02c      	b.n	8007836 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	689b      	ldr	r3, [r3, #8]
 80077e2:	f003 0302 	and.w	r3, r3, #2
 80077e6:	2b02      	cmp	r3, #2
 80077e8:	d113      	bne.n	8007812 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	330c      	adds	r3, #12
 80077f4:	7812      	ldrb	r2, [r2, #0]
 80077f6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077fc:	1c5a      	adds	r2, r3, #1
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007806:	b29b      	uxth	r3, r3
 8007808:	3b01      	subs	r3, #1
 800780a:	b29a      	uxth	r2, r3
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	86da      	strh	r2, [r3, #54]	; 0x36
 8007810:	e011      	b.n	8007836 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007812:	f7fd fab7 	bl	8004d84 <HAL_GetTick>
 8007816:	4602      	mov	r2, r0
 8007818:	69bb      	ldr	r3, [r7, #24]
 800781a:	1ad3      	subs	r3, r2, r3
 800781c:	683a      	ldr	r2, [r7, #0]
 800781e:	429a      	cmp	r2, r3
 8007820:	d803      	bhi.n	800782a <HAL_SPI_Transmit+0x204>
 8007822:	683b      	ldr	r3, [r7, #0]
 8007824:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007828:	d102      	bne.n	8007830 <HAL_SPI_Transmit+0x20a>
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	2b00      	cmp	r3, #0
 800782e:	d102      	bne.n	8007836 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8007830:	2303      	movs	r3, #3
 8007832:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007834:	e026      	b.n	8007884 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800783a:	b29b      	uxth	r3, r3
 800783c:	2b00      	cmp	r3, #0
 800783e:	d1cd      	bne.n	80077dc <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007840:	69ba      	ldr	r2, [r7, #24]
 8007842:	6839      	ldr	r1, [r7, #0]
 8007844:	68f8      	ldr	r0, [r7, #12]
 8007846:	f000 fceb 	bl	8008220 <SPI_EndRxTxTransaction>
 800784a:	4603      	mov	r3, r0
 800784c:	2b00      	cmp	r3, #0
 800784e:	d002      	beq.n	8007856 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	2220      	movs	r2, #32
 8007854:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	689b      	ldr	r3, [r3, #8]
 800785a:	2b00      	cmp	r3, #0
 800785c:	d10a      	bne.n	8007874 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800785e:	2300      	movs	r3, #0
 8007860:	613b      	str	r3, [r7, #16]
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	68db      	ldr	r3, [r3, #12]
 8007868:	613b      	str	r3, [r7, #16]
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	689b      	ldr	r3, [r3, #8]
 8007870:	613b      	str	r3, [r7, #16]
 8007872:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007878:	2b00      	cmp	r3, #0
 800787a:	d002      	beq.n	8007882 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800787c:	2301      	movs	r3, #1
 800787e:	77fb      	strb	r3, [r7, #31]
 8007880:	e000      	b.n	8007884 <HAL_SPI_Transmit+0x25e>
  }

error:
 8007882:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	2201      	movs	r2, #1
 8007888:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	2200      	movs	r2, #0
 8007890:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007894:	7ffb      	ldrb	r3, [r7, #31]
}
 8007896:	4618      	mov	r0, r3
 8007898:	3720      	adds	r7, #32
 800789a:	46bd      	mov	sp, r7
 800789c:	bd80      	pop	{r7, pc}

0800789e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800789e:	b580      	push	{r7, lr}
 80078a0:	b088      	sub	sp, #32
 80078a2:	af02      	add	r7, sp, #8
 80078a4:	60f8      	str	r0, [r7, #12]
 80078a6:	60b9      	str	r1, [r7, #8]
 80078a8:	603b      	str	r3, [r7, #0]
 80078aa:	4613      	mov	r3, r2
 80078ac:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80078ae:	2300      	movs	r3, #0
 80078b0:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	685b      	ldr	r3, [r3, #4]
 80078b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80078ba:	d112      	bne.n	80078e2 <HAL_SPI_Receive+0x44>
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	689b      	ldr	r3, [r3, #8]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d10e      	bne.n	80078e2 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	2204      	movs	r2, #4
 80078c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80078cc:	88fa      	ldrh	r2, [r7, #6]
 80078ce:	683b      	ldr	r3, [r7, #0]
 80078d0:	9300      	str	r3, [sp, #0]
 80078d2:	4613      	mov	r3, r2
 80078d4:	68ba      	ldr	r2, [r7, #8]
 80078d6:	68b9      	ldr	r1, [r7, #8]
 80078d8:	68f8      	ldr	r0, [r7, #12]
 80078da:	f000 f8f1 	bl	8007ac0 <HAL_SPI_TransmitReceive>
 80078de:	4603      	mov	r3, r0
 80078e0:	e0ea      	b.n	8007ab8 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80078e8:	2b01      	cmp	r3, #1
 80078ea:	d101      	bne.n	80078f0 <HAL_SPI_Receive+0x52>
 80078ec:	2302      	movs	r3, #2
 80078ee:	e0e3      	b.n	8007ab8 <HAL_SPI_Receive+0x21a>
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	2201      	movs	r2, #1
 80078f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80078f8:	f7fd fa44 	bl	8004d84 <HAL_GetTick>
 80078fc:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007904:	b2db      	uxtb	r3, r3
 8007906:	2b01      	cmp	r3, #1
 8007908:	d002      	beq.n	8007910 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800790a:	2302      	movs	r3, #2
 800790c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800790e:	e0ca      	b.n	8007aa6 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8007910:	68bb      	ldr	r3, [r7, #8]
 8007912:	2b00      	cmp	r3, #0
 8007914:	d002      	beq.n	800791c <HAL_SPI_Receive+0x7e>
 8007916:	88fb      	ldrh	r3, [r7, #6]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d102      	bne.n	8007922 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800791c:	2301      	movs	r3, #1
 800791e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007920:	e0c1      	b.n	8007aa6 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	2204      	movs	r2, #4
 8007926:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	2200      	movs	r2, #0
 800792e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	68ba      	ldr	r2, [r7, #8]
 8007934:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	88fa      	ldrh	r2, [r7, #6]
 800793a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	88fa      	ldrh	r2, [r7, #6]
 8007940:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	2200      	movs	r2, #0
 8007946:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	2200      	movs	r2, #0
 800794c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	2200      	movs	r2, #0
 8007952:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	2200      	movs	r2, #0
 8007958:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	2200      	movs	r2, #0
 800795e:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	689b      	ldr	r3, [r3, #8]
 8007964:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007968:	d10f      	bne.n	800798a <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	681a      	ldr	r2, [r3, #0]
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007978:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	681a      	ldr	r2, [r3, #0]
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007988:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007994:	2b40      	cmp	r3, #64	; 0x40
 8007996:	d007      	beq.n	80079a8 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	681a      	ldr	r2, [r3, #0]
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80079a6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	68db      	ldr	r3, [r3, #12]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d162      	bne.n	8007a76 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80079b0:	e02e      	b.n	8007a10 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	689b      	ldr	r3, [r3, #8]
 80079b8:	f003 0301 	and.w	r3, r3, #1
 80079bc:	2b01      	cmp	r3, #1
 80079be:	d115      	bne.n	80079ec <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	f103 020c 	add.w	r2, r3, #12
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079cc:	7812      	ldrb	r2, [r2, #0]
 80079ce:	b2d2      	uxtb	r2, r2
 80079d0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079d6:	1c5a      	adds	r2, r3, #1
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80079e0:	b29b      	uxth	r3, r3
 80079e2:	3b01      	subs	r3, #1
 80079e4:	b29a      	uxth	r2, r3
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80079ea:	e011      	b.n	8007a10 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80079ec:	f7fd f9ca 	bl	8004d84 <HAL_GetTick>
 80079f0:	4602      	mov	r2, r0
 80079f2:	693b      	ldr	r3, [r7, #16]
 80079f4:	1ad3      	subs	r3, r2, r3
 80079f6:	683a      	ldr	r2, [r7, #0]
 80079f8:	429a      	cmp	r2, r3
 80079fa:	d803      	bhi.n	8007a04 <HAL_SPI_Receive+0x166>
 80079fc:	683b      	ldr	r3, [r7, #0]
 80079fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a02:	d102      	bne.n	8007a0a <HAL_SPI_Receive+0x16c>
 8007a04:	683b      	ldr	r3, [r7, #0]
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d102      	bne.n	8007a10 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8007a0a:	2303      	movs	r3, #3
 8007a0c:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007a0e:	e04a      	b.n	8007aa6 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a14:	b29b      	uxth	r3, r3
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d1cb      	bne.n	80079b2 <HAL_SPI_Receive+0x114>
 8007a1a:	e031      	b.n	8007a80 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	689b      	ldr	r3, [r3, #8]
 8007a22:	f003 0301 	and.w	r3, r3, #1
 8007a26:	2b01      	cmp	r3, #1
 8007a28:	d113      	bne.n	8007a52 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	68da      	ldr	r2, [r3, #12]
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a34:	b292      	uxth	r2, r2
 8007a36:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a3c:	1c9a      	adds	r2, r3, #2
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a46:	b29b      	uxth	r3, r3
 8007a48:	3b01      	subs	r3, #1
 8007a4a:	b29a      	uxth	r2, r3
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007a50:	e011      	b.n	8007a76 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007a52:	f7fd f997 	bl	8004d84 <HAL_GetTick>
 8007a56:	4602      	mov	r2, r0
 8007a58:	693b      	ldr	r3, [r7, #16]
 8007a5a:	1ad3      	subs	r3, r2, r3
 8007a5c:	683a      	ldr	r2, [r7, #0]
 8007a5e:	429a      	cmp	r2, r3
 8007a60:	d803      	bhi.n	8007a6a <HAL_SPI_Receive+0x1cc>
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a68:	d102      	bne.n	8007a70 <HAL_SPI_Receive+0x1d2>
 8007a6a:	683b      	ldr	r3, [r7, #0]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d102      	bne.n	8007a76 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8007a70:	2303      	movs	r3, #3
 8007a72:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007a74:	e017      	b.n	8007aa6 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a7a:	b29b      	uxth	r3, r3
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d1cd      	bne.n	8007a1c <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007a80:	693a      	ldr	r2, [r7, #16]
 8007a82:	6839      	ldr	r1, [r7, #0]
 8007a84:	68f8      	ldr	r0, [r7, #12]
 8007a86:	f000 fb65 	bl	8008154 <SPI_EndRxTransaction>
 8007a8a:	4603      	mov	r3, r0
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d002      	beq.n	8007a96 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	2220      	movs	r2, #32
 8007a94:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d002      	beq.n	8007aa4 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8007a9e:	2301      	movs	r3, #1
 8007aa0:	75fb      	strb	r3, [r7, #23]
 8007aa2:	e000      	b.n	8007aa6 <HAL_SPI_Receive+0x208>
  }

error :
 8007aa4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	2201      	movs	r2, #1
 8007aaa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007ab6:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ab8:	4618      	mov	r0, r3
 8007aba:	3718      	adds	r7, #24
 8007abc:	46bd      	mov	sp, r7
 8007abe:	bd80      	pop	{r7, pc}

08007ac0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007ac0:	b580      	push	{r7, lr}
 8007ac2:	b08c      	sub	sp, #48	; 0x30
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	60f8      	str	r0, [r7, #12]
 8007ac8:	60b9      	str	r1, [r7, #8]
 8007aca:	607a      	str	r2, [r7, #4]
 8007acc:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007ace:	2301      	movs	r3, #1
 8007ad0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007ade:	2b01      	cmp	r3, #1
 8007ae0:	d101      	bne.n	8007ae6 <HAL_SPI_TransmitReceive+0x26>
 8007ae2:	2302      	movs	r3, #2
 8007ae4:	e18a      	b.n	8007dfc <HAL_SPI_TransmitReceive+0x33c>
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	2201      	movs	r2, #1
 8007aea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007aee:	f7fd f949 	bl	8004d84 <HAL_GetTick>
 8007af2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007afa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	685b      	ldr	r3, [r3, #4]
 8007b02:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8007b04:	887b      	ldrh	r3, [r7, #2]
 8007b06:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007b08:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007b0c:	2b01      	cmp	r3, #1
 8007b0e:	d00f      	beq.n	8007b30 <HAL_SPI_TransmitReceive+0x70>
 8007b10:	69fb      	ldr	r3, [r7, #28]
 8007b12:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007b16:	d107      	bne.n	8007b28 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	689b      	ldr	r3, [r3, #8]
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d103      	bne.n	8007b28 <HAL_SPI_TransmitReceive+0x68>
 8007b20:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007b24:	2b04      	cmp	r3, #4
 8007b26:	d003      	beq.n	8007b30 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007b28:	2302      	movs	r3, #2
 8007b2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007b2e:	e15b      	b.n	8007de8 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007b30:	68bb      	ldr	r3, [r7, #8]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d005      	beq.n	8007b42 <HAL_SPI_TransmitReceive+0x82>
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d002      	beq.n	8007b42 <HAL_SPI_TransmitReceive+0x82>
 8007b3c:	887b      	ldrh	r3, [r7, #2]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d103      	bne.n	8007b4a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007b42:	2301      	movs	r3, #1
 8007b44:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007b48:	e14e      	b.n	8007de8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007b50:	b2db      	uxtb	r3, r3
 8007b52:	2b04      	cmp	r3, #4
 8007b54:	d003      	beq.n	8007b5e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	2205      	movs	r2, #5
 8007b5a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	2200      	movs	r2, #0
 8007b62:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	687a      	ldr	r2, [r7, #4]
 8007b68:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	887a      	ldrh	r2, [r7, #2]
 8007b6e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	887a      	ldrh	r2, [r7, #2]
 8007b74:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	68ba      	ldr	r2, [r7, #8]
 8007b7a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	887a      	ldrh	r2, [r7, #2]
 8007b80:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	887a      	ldrh	r2, [r7, #2]
 8007b86:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	2200      	movs	r2, #0
 8007b92:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b9e:	2b40      	cmp	r3, #64	; 0x40
 8007ba0:	d007      	beq.n	8007bb2 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	681a      	ldr	r2, [r3, #0]
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007bb0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	68db      	ldr	r3, [r3, #12]
 8007bb6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007bba:	d178      	bne.n	8007cae <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	685b      	ldr	r3, [r3, #4]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d002      	beq.n	8007bca <HAL_SPI_TransmitReceive+0x10a>
 8007bc4:	8b7b      	ldrh	r3, [r7, #26]
 8007bc6:	2b01      	cmp	r3, #1
 8007bc8:	d166      	bne.n	8007c98 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bce:	881a      	ldrh	r2, [r3, #0]
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bda:	1c9a      	adds	r2, r3, #2
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007be4:	b29b      	uxth	r3, r3
 8007be6:	3b01      	subs	r3, #1
 8007be8:	b29a      	uxth	r2, r3
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007bee:	e053      	b.n	8007c98 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	689b      	ldr	r3, [r3, #8]
 8007bf6:	f003 0302 	and.w	r3, r3, #2
 8007bfa:	2b02      	cmp	r3, #2
 8007bfc:	d11b      	bne.n	8007c36 <HAL_SPI_TransmitReceive+0x176>
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c02:	b29b      	uxth	r3, r3
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d016      	beq.n	8007c36 <HAL_SPI_TransmitReceive+0x176>
 8007c08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c0a:	2b01      	cmp	r3, #1
 8007c0c:	d113      	bne.n	8007c36 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c12:	881a      	ldrh	r2, [r3, #0]
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c1e:	1c9a      	adds	r2, r3, #2
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c28:	b29b      	uxth	r3, r3
 8007c2a:	3b01      	subs	r3, #1
 8007c2c:	b29a      	uxth	r2, r3
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007c32:	2300      	movs	r3, #0
 8007c34:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	689b      	ldr	r3, [r3, #8]
 8007c3c:	f003 0301 	and.w	r3, r3, #1
 8007c40:	2b01      	cmp	r3, #1
 8007c42:	d119      	bne.n	8007c78 <HAL_SPI_TransmitReceive+0x1b8>
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c48:	b29b      	uxth	r3, r3
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d014      	beq.n	8007c78 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	68da      	ldr	r2, [r3, #12]
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c58:	b292      	uxth	r2, r2
 8007c5a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c60:	1c9a      	adds	r2, r3, #2
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c6a:	b29b      	uxth	r3, r3
 8007c6c:	3b01      	subs	r3, #1
 8007c6e:	b29a      	uxth	r2, r3
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007c74:	2301      	movs	r3, #1
 8007c76:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007c78:	f7fd f884 	bl	8004d84 <HAL_GetTick>
 8007c7c:	4602      	mov	r2, r0
 8007c7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c80:	1ad3      	subs	r3, r2, r3
 8007c82:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007c84:	429a      	cmp	r2, r3
 8007c86:	d807      	bhi.n	8007c98 <HAL_SPI_TransmitReceive+0x1d8>
 8007c88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c8e:	d003      	beq.n	8007c98 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8007c90:	2303      	movs	r3, #3
 8007c92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007c96:	e0a7      	b.n	8007de8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c9c:	b29b      	uxth	r3, r3
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d1a6      	bne.n	8007bf0 <HAL_SPI_TransmitReceive+0x130>
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ca6:	b29b      	uxth	r3, r3
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d1a1      	bne.n	8007bf0 <HAL_SPI_TransmitReceive+0x130>
 8007cac:	e07c      	b.n	8007da8 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	685b      	ldr	r3, [r3, #4]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d002      	beq.n	8007cbc <HAL_SPI_TransmitReceive+0x1fc>
 8007cb6:	8b7b      	ldrh	r3, [r7, #26]
 8007cb8:	2b01      	cmp	r3, #1
 8007cba:	d16b      	bne.n	8007d94 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	330c      	adds	r3, #12
 8007cc6:	7812      	ldrb	r2, [r2, #0]
 8007cc8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cce:	1c5a      	adds	r2, r3, #1
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007cd8:	b29b      	uxth	r3, r3
 8007cda:	3b01      	subs	r3, #1
 8007cdc:	b29a      	uxth	r2, r3
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007ce2:	e057      	b.n	8007d94 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	689b      	ldr	r3, [r3, #8]
 8007cea:	f003 0302 	and.w	r3, r3, #2
 8007cee:	2b02      	cmp	r3, #2
 8007cf0:	d11c      	bne.n	8007d2c <HAL_SPI_TransmitReceive+0x26c>
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007cf6:	b29b      	uxth	r3, r3
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d017      	beq.n	8007d2c <HAL_SPI_TransmitReceive+0x26c>
 8007cfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007cfe:	2b01      	cmp	r3, #1
 8007d00:	d114      	bne.n	8007d2c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	330c      	adds	r3, #12
 8007d0c:	7812      	ldrb	r2, [r2, #0]
 8007d0e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d14:	1c5a      	adds	r2, r3, #1
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d1e:	b29b      	uxth	r3, r3
 8007d20:	3b01      	subs	r3, #1
 8007d22:	b29a      	uxth	r2, r3
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007d28:	2300      	movs	r3, #0
 8007d2a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	689b      	ldr	r3, [r3, #8]
 8007d32:	f003 0301 	and.w	r3, r3, #1
 8007d36:	2b01      	cmp	r3, #1
 8007d38:	d119      	bne.n	8007d6e <HAL_SPI_TransmitReceive+0x2ae>
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007d3e:	b29b      	uxth	r3, r3
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d014      	beq.n	8007d6e <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	68da      	ldr	r2, [r3, #12]
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d4e:	b2d2      	uxtb	r2, r2
 8007d50:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d56:	1c5a      	adds	r2, r3, #1
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007d60:	b29b      	uxth	r3, r3
 8007d62:	3b01      	subs	r3, #1
 8007d64:	b29a      	uxth	r2, r3
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007d6a:	2301      	movs	r3, #1
 8007d6c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007d6e:	f7fd f809 	bl	8004d84 <HAL_GetTick>
 8007d72:	4602      	mov	r2, r0
 8007d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d76:	1ad3      	subs	r3, r2, r3
 8007d78:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007d7a:	429a      	cmp	r2, r3
 8007d7c:	d803      	bhi.n	8007d86 <HAL_SPI_TransmitReceive+0x2c6>
 8007d7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d84:	d102      	bne.n	8007d8c <HAL_SPI_TransmitReceive+0x2cc>
 8007d86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d103      	bne.n	8007d94 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8007d8c:	2303      	movs	r3, #3
 8007d8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007d92:	e029      	b.n	8007de8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d98:	b29b      	uxth	r3, r3
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d1a2      	bne.n	8007ce4 <HAL_SPI_TransmitReceive+0x224>
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007da2:	b29b      	uxth	r3, r3
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d19d      	bne.n	8007ce4 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007da8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007daa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007dac:	68f8      	ldr	r0, [r7, #12]
 8007dae:	f000 fa37 	bl	8008220 <SPI_EndRxTxTransaction>
 8007db2:	4603      	mov	r3, r0
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d006      	beq.n	8007dc6 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8007db8:	2301      	movs	r3, #1
 8007dba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	2220      	movs	r2, #32
 8007dc2:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007dc4:	e010      	b.n	8007de8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	689b      	ldr	r3, [r3, #8]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d10b      	bne.n	8007de6 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007dce:	2300      	movs	r3, #0
 8007dd0:	617b      	str	r3, [r7, #20]
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	68db      	ldr	r3, [r3, #12]
 8007dd8:	617b      	str	r3, [r7, #20]
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	689b      	ldr	r3, [r3, #8]
 8007de0:	617b      	str	r3, [r7, #20]
 8007de2:	697b      	ldr	r3, [r7, #20]
 8007de4:	e000      	b.n	8007de8 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8007de6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	2201      	movs	r2, #1
 8007dec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	2200      	movs	r2, #0
 8007df4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007df8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007dfc:	4618      	mov	r0, r3
 8007dfe:	3730      	adds	r7, #48	; 0x30
 8007e00:	46bd      	mov	sp, r7
 8007e02:	bd80      	pop	{r7, pc}

08007e04 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8007e04:	b580      	push	{r7, lr}
 8007e06:	b088      	sub	sp, #32
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	685b      	ldr	r3, [r3, #4]
 8007e12:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	689b      	ldr	r3, [r3, #8]
 8007e1a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007e1c:	69bb      	ldr	r3, [r7, #24]
 8007e1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d10e      	bne.n	8007e44 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007e26:	69bb      	ldr	r3, [r7, #24]
 8007e28:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d009      	beq.n	8007e44 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007e30:	69fb      	ldr	r3, [r7, #28]
 8007e32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d004      	beq.n	8007e44 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e3e:	6878      	ldr	r0, [r7, #4]
 8007e40:	4798      	blx	r3
    return;
 8007e42:	e0ce      	b.n	8007fe2 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8007e44:	69bb      	ldr	r3, [r7, #24]
 8007e46:	f003 0302 	and.w	r3, r3, #2
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d009      	beq.n	8007e62 <HAL_SPI_IRQHandler+0x5e>
 8007e4e:	69fb      	ldr	r3, [r7, #28]
 8007e50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d004      	beq.n	8007e62 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e5c:	6878      	ldr	r0, [r7, #4]
 8007e5e:	4798      	blx	r3
    return;
 8007e60:	e0bf      	b.n	8007fe2 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007e62:	69bb      	ldr	r3, [r7, #24]
 8007e64:	f003 0320 	and.w	r3, r3, #32
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d10a      	bne.n	8007e82 <HAL_SPI_IRQHandler+0x7e>
 8007e6c:	69bb      	ldr	r3, [r7, #24]
 8007e6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d105      	bne.n	8007e82 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8007e76:	69bb      	ldr	r3, [r7, #24]
 8007e78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	f000 80b0 	beq.w	8007fe2 <HAL_SPI_IRQHandler+0x1de>
 8007e82:	69fb      	ldr	r3, [r7, #28]
 8007e84:	f003 0320 	and.w	r3, r3, #32
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	f000 80aa 	beq.w	8007fe2 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007e8e:	69bb      	ldr	r3, [r7, #24]
 8007e90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d023      	beq.n	8007ee0 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007e9e:	b2db      	uxtb	r3, r3
 8007ea0:	2b03      	cmp	r3, #3
 8007ea2:	d011      	beq.n	8007ec8 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ea8:	f043 0204 	orr.w	r2, r3, #4
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007eb0:	2300      	movs	r3, #0
 8007eb2:	617b      	str	r3, [r7, #20]
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	68db      	ldr	r3, [r3, #12]
 8007eba:	617b      	str	r3, [r7, #20]
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	689b      	ldr	r3, [r3, #8]
 8007ec2:	617b      	str	r3, [r7, #20]
 8007ec4:	697b      	ldr	r3, [r7, #20]
 8007ec6:	e00b      	b.n	8007ee0 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007ec8:	2300      	movs	r3, #0
 8007eca:	613b      	str	r3, [r7, #16]
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	68db      	ldr	r3, [r3, #12]
 8007ed2:	613b      	str	r3, [r7, #16]
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	689b      	ldr	r3, [r3, #8]
 8007eda:	613b      	str	r3, [r7, #16]
 8007edc:	693b      	ldr	r3, [r7, #16]
        return;
 8007ede:	e080      	b.n	8007fe2 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8007ee0:	69bb      	ldr	r3, [r7, #24]
 8007ee2:	f003 0320 	and.w	r3, r3, #32
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d014      	beq.n	8007f14 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007eee:	f043 0201 	orr.w	r2, r3, #1
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	60fb      	str	r3, [r7, #12]
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	689b      	ldr	r3, [r3, #8]
 8007f00:	60fb      	str	r3, [r7, #12]
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	681a      	ldr	r2, [r3, #0]
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007f10:	601a      	str	r2, [r3, #0]
 8007f12:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8007f14:	69bb      	ldr	r3, [r7, #24]
 8007f16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d00c      	beq.n	8007f38 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f22:	f043 0208 	orr.w	r2, r3, #8
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007f2a:	2300      	movs	r3, #0
 8007f2c:	60bb      	str	r3, [r7, #8]
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	689b      	ldr	r3, [r3, #8]
 8007f34:	60bb      	str	r3, [r7, #8]
 8007f36:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d04f      	beq.n	8007fe0 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	685a      	ldr	r2, [r3, #4]
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007f4e:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	2201      	movs	r2, #1
 8007f54:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8007f58:	69fb      	ldr	r3, [r7, #28]
 8007f5a:	f003 0302 	and.w	r3, r3, #2
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d104      	bne.n	8007f6c <HAL_SPI_IRQHandler+0x168>
 8007f62:	69fb      	ldr	r3, [r7, #28]
 8007f64:	f003 0301 	and.w	r3, r3, #1
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d034      	beq.n	8007fd6 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	685a      	ldr	r2, [r3, #4]
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	f022 0203 	bic.w	r2, r2, #3
 8007f7a:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d011      	beq.n	8007fa8 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f88:	4a17      	ldr	r2, [pc, #92]	; (8007fe8 <HAL_SPI_IRQHandler+0x1e4>)
 8007f8a:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f90:	4618      	mov	r0, r3
 8007f92:	f7fd fd01 	bl	8005998 <HAL_DMA_Abort_IT>
 8007f96:	4603      	mov	r3, r0
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d005      	beq.n	8007fa8 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fa0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d016      	beq.n	8007fde <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007fb4:	4a0c      	ldr	r2, [pc, #48]	; (8007fe8 <HAL_SPI_IRQHandler+0x1e4>)
 8007fb6:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	f7fd fceb 	bl	8005998 <HAL_DMA_Abort_IT>
 8007fc2:	4603      	mov	r3, r0
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d00a      	beq.n	8007fde <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fcc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8007fd4:	e003      	b.n	8007fde <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8007fd6:	6878      	ldr	r0, [r7, #4]
 8007fd8:	f000 f808 	bl	8007fec <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8007fdc:	e000      	b.n	8007fe0 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8007fde:	bf00      	nop
    return;
 8007fe0:	bf00      	nop
  }
}
 8007fe2:	3720      	adds	r7, #32
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	bd80      	pop	{r7, pc}
 8007fe8:	0800801d 	.word	0x0800801d

08007fec <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8007fec:	b480      	push	{r7}
 8007fee:	b083      	sub	sp, #12
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007ff4:	bf00      	nop
 8007ff6:	370c      	adds	r7, #12
 8007ff8:	46bd      	mov	sp, r7
 8007ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffe:	4770      	bx	lr

08008000 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8008000:	b480      	push	{r7}
 8008002:	b083      	sub	sp, #12
 8008004:	af00      	add	r7, sp, #0
 8008006:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800800e:	b2db      	uxtb	r3, r3
}
 8008010:	4618      	mov	r0, r3
 8008012:	370c      	adds	r7, #12
 8008014:	46bd      	mov	sp, r7
 8008016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800801a:	4770      	bx	lr

0800801c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800801c:	b580      	push	{r7, lr}
 800801e:	b084      	sub	sp, #16
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008028:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	2200      	movs	r2, #0
 800802e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	2200      	movs	r2, #0
 8008034:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008036:	68f8      	ldr	r0, [r7, #12]
 8008038:	f7ff ffd8 	bl	8007fec <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800803c:	bf00      	nop
 800803e:	3710      	adds	r7, #16
 8008040:	46bd      	mov	sp, r7
 8008042:	bd80      	pop	{r7, pc}

08008044 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008044:	b580      	push	{r7, lr}
 8008046:	b088      	sub	sp, #32
 8008048:	af00      	add	r7, sp, #0
 800804a:	60f8      	str	r0, [r7, #12]
 800804c:	60b9      	str	r1, [r7, #8]
 800804e:	603b      	str	r3, [r7, #0]
 8008050:	4613      	mov	r3, r2
 8008052:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008054:	f7fc fe96 	bl	8004d84 <HAL_GetTick>
 8008058:	4602      	mov	r2, r0
 800805a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800805c:	1a9b      	subs	r3, r3, r2
 800805e:	683a      	ldr	r2, [r7, #0]
 8008060:	4413      	add	r3, r2
 8008062:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008064:	f7fc fe8e 	bl	8004d84 <HAL_GetTick>
 8008068:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800806a:	4b39      	ldr	r3, [pc, #228]	; (8008150 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	015b      	lsls	r3, r3, #5
 8008070:	0d1b      	lsrs	r3, r3, #20
 8008072:	69fa      	ldr	r2, [r7, #28]
 8008074:	fb02 f303 	mul.w	r3, r2, r3
 8008078:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800807a:	e054      	b.n	8008126 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800807c:	683b      	ldr	r3, [r7, #0]
 800807e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008082:	d050      	beq.n	8008126 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008084:	f7fc fe7e 	bl	8004d84 <HAL_GetTick>
 8008088:	4602      	mov	r2, r0
 800808a:	69bb      	ldr	r3, [r7, #24]
 800808c:	1ad3      	subs	r3, r2, r3
 800808e:	69fa      	ldr	r2, [r7, #28]
 8008090:	429a      	cmp	r2, r3
 8008092:	d902      	bls.n	800809a <SPI_WaitFlagStateUntilTimeout+0x56>
 8008094:	69fb      	ldr	r3, [r7, #28]
 8008096:	2b00      	cmp	r3, #0
 8008098:	d13d      	bne.n	8008116 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	685a      	ldr	r2, [r3, #4]
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80080a8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	685b      	ldr	r3, [r3, #4]
 80080ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80080b2:	d111      	bne.n	80080d8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	689b      	ldr	r3, [r3, #8]
 80080b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80080bc:	d004      	beq.n	80080c8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	689b      	ldr	r3, [r3, #8]
 80080c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80080c6:	d107      	bne.n	80080d8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	681a      	ldr	r2, [r3, #0]
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80080d6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80080e0:	d10f      	bne.n	8008102 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	681a      	ldr	r2, [r3, #0]
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80080f0:	601a      	str	r2, [r3, #0]
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	681a      	ldr	r2, [r3, #0]
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008100:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	2201      	movs	r2, #1
 8008106:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	2200      	movs	r2, #0
 800810e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8008112:	2303      	movs	r3, #3
 8008114:	e017      	b.n	8008146 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008116:	697b      	ldr	r3, [r7, #20]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d101      	bne.n	8008120 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800811c:	2300      	movs	r3, #0
 800811e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008120:	697b      	ldr	r3, [r7, #20]
 8008122:	3b01      	subs	r3, #1
 8008124:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	689a      	ldr	r2, [r3, #8]
 800812c:	68bb      	ldr	r3, [r7, #8]
 800812e:	4013      	ands	r3, r2
 8008130:	68ba      	ldr	r2, [r7, #8]
 8008132:	429a      	cmp	r2, r3
 8008134:	bf0c      	ite	eq
 8008136:	2301      	moveq	r3, #1
 8008138:	2300      	movne	r3, #0
 800813a:	b2db      	uxtb	r3, r3
 800813c:	461a      	mov	r2, r3
 800813e:	79fb      	ldrb	r3, [r7, #7]
 8008140:	429a      	cmp	r2, r3
 8008142:	d19b      	bne.n	800807c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008144:	2300      	movs	r3, #0
}
 8008146:	4618      	mov	r0, r3
 8008148:	3720      	adds	r7, #32
 800814a:	46bd      	mov	sp, r7
 800814c:	bd80      	pop	{r7, pc}
 800814e:	bf00      	nop
 8008150:	20000110 	.word	0x20000110

08008154 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008154:	b580      	push	{r7, lr}
 8008156:	b086      	sub	sp, #24
 8008158:	af02      	add	r7, sp, #8
 800815a:	60f8      	str	r0, [r7, #12]
 800815c:	60b9      	str	r1, [r7, #8]
 800815e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	685b      	ldr	r3, [r3, #4]
 8008164:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008168:	d111      	bne.n	800818e <SPI_EndRxTransaction+0x3a>
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	689b      	ldr	r3, [r3, #8]
 800816e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008172:	d004      	beq.n	800817e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	689b      	ldr	r3, [r3, #8]
 8008178:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800817c:	d107      	bne.n	800818e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	681a      	ldr	r2, [r3, #0]
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800818c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	685b      	ldr	r3, [r3, #4]
 8008192:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008196:	d12a      	bne.n	80081ee <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	689b      	ldr	r3, [r3, #8]
 800819c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80081a0:	d012      	beq.n	80081c8 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	9300      	str	r3, [sp, #0]
 80081a6:	68bb      	ldr	r3, [r7, #8]
 80081a8:	2200      	movs	r2, #0
 80081aa:	2180      	movs	r1, #128	; 0x80
 80081ac:	68f8      	ldr	r0, [r7, #12]
 80081ae:	f7ff ff49 	bl	8008044 <SPI_WaitFlagStateUntilTimeout>
 80081b2:	4603      	mov	r3, r0
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d02d      	beq.n	8008214 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80081bc:	f043 0220 	orr.w	r2, r3, #32
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80081c4:	2303      	movs	r3, #3
 80081c6:	e026      	b.n	8008216 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	9300      	str	r3, [sp, #0]
 80081cc:	68bb      	ldr	r3, [r7, #8]
 80081ce:	2200      	movs	r2, #0
 80081d0:	2101      	movs	r1, #1
 80081d2:	68f8      	ldr	r0, [r7, #12]
 80081d4:	f7ff ff36 	bl	8008044 <SPI_WaitFlagStateUntilTimeout>
 80081d8:	4603      	mov	r3, r0
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d01a      	beq.n	8008214 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80081e2:	f043 0220 	orr.w	r2, r3, #32
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80081ea:	2303      	movs	r3, #3
 80081ec:	e013      	b.n	8008216 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	9300      	str	r3, [sp, #0]
 80081f2:	68bb      	ldr	r3, [r7, #8]
 80081f4:	2200      	movs	r2, #0
 80081f6:	2101      	movs	r1, #1
 80081f8:	68f8      	ldr	r0, [r7, #12]
 80081fa:	f7ff ff23 	bl	8008044 <SPI_WaitFlagStateUntilTimeout>
 80081fe:	4603      	mov	r3, r0
 8008200:	2b00      	cmp	r3, #0
 8008202:	d007      	beq.n	8008214 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008208:	f043 0220 	orr.w	r2, r3, #32
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8008210:	2303      	movs	r3, #3
 8008212:	e000      	b.n	8008216 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8008214:	2300      	movs	r3, #0
}
 8008216:	4618      	mov	r0, r3
 8008218:	3710      	adds	r7, #16
 800821a:	46bd      	mov	sp, r7
 800821c:	bd80      	pop	{r7, pc}
	...

08008220 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008220:	b580      	push	{r7, lr}
 8008222:	b088      	sub	sp, #32
 8008224:	af02      	add	r7, sp, #8
 8008226:	60f8      	str	r0, [r7, #12]
 8008228:	60b9      	str	r1, [r7, #8]
 800822a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800822c:	4b1b      	ldr	r3, [pc, #108]	; (800829c <SPI_EndRxTxTransaction+0x7c>)
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	4a1b      	ldr	r2, [pc, #108]	; (80082a0 <SPI_EndRxTxTransaction+0x80>)
 8008232:	fba2 2303 	umull	r2, r3, r2, r3
 8008236:	0d5b      	lsrs	r3, r3, #21
 8008238:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800823c:	fb02 f303 	mul.w	r3, r2, r3
 8008240:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	685b      	ldr	r3, [r3, #4]
 8008246:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800824a:	d112      	bne.n	8008272 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	9300      	str	r3, [sp, #0]
 8008250:	68bb      	ldr	r3, [r7, #8]
 8008252:	2200      	movs	r2, #0
 8008254:	2180      	movs	r1, #128	; 0x80
 8008256:	68f8      	ldr	r0, [r7, #12]
 8008258:	f7ff fef4 	bl	8008044 <SPI_WaitFlagStateUntilTimeout>
 800825c:	4603      	mov	r3, r0
 800825e:	2b00      	cmp	r3, #0
 8008260:	d016      	beq.n	8008290 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008266:	f043 0220 	orr.w	r2, r3, #32
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800826e:	2303      	movs	r3, #3
 8008270:	e00f      	b.n	8008292 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008272:	697b      	ldr	r3, [r7, #20]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d00a      	beq.n	800828e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8008278:	697b      	ldr	r3, [r7, #20]
 800827a:	3b01      	subs	r3, #1
 800827c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	689b      	ldr	r3, [r3, #8]
 8008284:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008288:	2b80      	cmp	r3, #128	; 0x80
 800828a:	d0f2      	beq.n	8008272 <SPI_EndRxTxTransaction+0x52>
 800828c:	e000      	b.n	8008290 <SPI_EndRxTxTransaction+0x70>
        break;
 800828e:	bf00      	nop
  }

  return HAL_OK;
 8008290:	2300      	movs	r3, #0
}
 8008292:	4618      	mov	r0, r3
 8008294:	3718      	adds	r7, #24
 8008296:	46bd      	mov	sp, r7
 8008298:	bd80      	pop	{r7, pc}
 800829a:	bf00      	nop
 800829c:	20000110 	.word	0x20000110
 80082a0:	165e9f81 	.word	0x165e9f81

080082a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80082a4:	b580      	push	{r7, lr}
 80082a6:	b082      	sub	sp, #8
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d101      	bne.n	80082b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80082b2:	2301      	movs	r3, #1
 80082b4:	e03f      	b.n	8008336 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80082bc:	b2db      	uxtb	r3, r3
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d106      	bne.n	80082d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	2200      	movs	r2, #0
 80082c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80082ca:	6878      	ldr	r0, [r7, #4]
 80082cc:	f7fc fb72 	bl	80049b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	2224      	movs	r2, #36	; 0x24
 80082d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	68da      	ldr	r2, [r3, #12]
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80082e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80082e8:	6878      	ldr	r0, [r7, #4]
 80082ea:	f001 f881 	bl	80093f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	691a      	ldr	r2, [r3, #16]
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80082fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	695a      	ldr	r2, [r3, #20]
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800830c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	68da      	ldr	r2, [r3, #12]
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800831c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	2200      	movs	r2, #0
 8008322:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	2220      	movs	r2, #32
 8008328:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	2220      	movs	r2, #32
 8008330:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008334:	2300      	movs	r3, #0
}
 8008336:	4618      	mov	r0, r3
 8008338:	3708      	adds	r7, #8
 800833a:	46bd      	mov	sp, r7
 800833c:	bd80      	pop	{r7, pc}

0800833e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800833e:	b580      	push	{r7, lr}
 8008340:	b08a      	sub	sp, #40	; 0x28
 8008342:	af02      	add	r7, sp, #8
 8008344:	60f8      	str	r0, [r7, #12]
 8008346:	60b9      	str	r1, [r7, #8]
 8008348:	603b      	str	r3, [r7, #0]
 800834a:	4613      	mov	r3, r2
 800834c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800834e:	2300      	movs	r3, #0
 8008350:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008358:	b2db      	uxtb	r3, r3
 800835a:	2b20      	cmp	r3, #32
 800835c:	d17c      	bne.n	8008458 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800835e:	68bb      	ldr	r3, [r7, #8]
 8008360:	2b00      	cmp	r3, #0
 8008362:	d002      	beq.n	800836a <HAL_UART_Transmit+0x2c>
 8008364:	88fb      	ldrh	r3, [r7, #6]
 8008366:	2b00      	cmp	r3, #0
 8008368:	d101      	bne.n	800836e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800836a:	2301      	movs	r3, #1
 800836c:	e075      	b.n	800845a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008374:	2b01      	cmp	r3, #1
 8008376:	d101      	bne.n	800837c <HAL_UART_Transmit+0x3e>
 8008378:	2302      	movs	r3, #2
 800837a:	e06e      	b.n	800845a <HAL_UART_Transmit+0x11c>
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	2201      	movs	r2, #1
 8008380:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	2200      	movs	r2, #0
 8008388:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	2221      	movs	r2, #33	; 0x21
 800838e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008392:	f7fc fcf7 	bl	8004d84 <HAL_GetTick>
 8008396:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	88fa      	ldrh	r2, [r7, #6]
 800839c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	88fa      	ldrh	r2, [r7, #6]
 80083a2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	689b      	ldr	r3, [r3, #8]
 80083a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80083ac:	d108      	bne.n	80083c0 <HAL_UART_Transmit+0x82>
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	691b      	ldr	r3, [r3, #16]
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d104      	bne.n	80083c0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80083b6:	2300      	movs	r3, #0
 80083b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80083ba:	68bb      	ldr	r3, [r7, #8]
 80083bc:	61bb      	str	r3, [r7, #24]
 80083be:	e003      	b.n	80083c8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80083c0:	68bb      	ldr	r3, [r7, #8]
 80083c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80083c4:	2300      	movs	r3, #0
 80083c6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	2200      	movs	r2, #0
 80083cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80083d0:	e02a      	b.n	8008428 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80083d2:	683b      	ldr	r3, [r7, #0]
 80083d4:	9300      	str	r3, [sp, #0]
 80083d6:	697b      	ldr	r3, [r7, #20]
 80083d8:	2200      	movs	r2, #0
 80083da:	2180      	movs	r1, #128	; 0x80
 80083dc:	68f8      	ldr	r0, [r7, #12]
 80083de:	f000 fd38 	bl	8008e52 <UART_WaitOnFlagUntilTimeout>
 80083e2:	4603      	mov	r3, r0
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d001      	beq.n	80083ec <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80083e8:	2303      	movs	r3, #3
 80083ea:	e036      	b.n	800845a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80083ec:	69fb      	ldr	r3, [r7, #28]
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d10b      	bne.n	800840a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80083f2:	69bb      	ldr	r3, [r7, #24]
 80083f4:	881b      	ldrh	r3, [r3, #0]
 80083f6:	461a      	mov	r2, r3
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008400:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008402:	69bb      	ldr	r3, [r7, #24]
 8008404:	3302      	adds	r3, #2
 8008406:	61bb      	str	r3, [r7, #24]
 8008408:	e007      	b.n	800841a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800840a:	69fb      	ldr	r3, [r7, #28]
 800840c:	781a      	ldrb	r2, [r3, #0]
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008414:	69fb      	ldr	r3, [r7, #28]
 8008416:	3301      	adds	r3, #1
 8008418:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800841e:	b29b      	uxth	r3, r3
 8008420:	3b01      	subs	r3, #1
 8008422:	b29a      	uxth	r2, r3
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800842c:	b29b      	uxth	r3, r3
 800842e:	2b00      	cmp	r3, #0
 8008430:	d1cf      	bne.n	80083d2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008432:	683b      	ldr	r3, [r7, #0]
 8008434:	9300      	str	r3, [sp, #0]
 8008436:	697b      	ldr	r3, [r7, #20]
 8008438:	2200      	movs	r2, #0
 800843a:	2140      	movs	r1, #64	; 0x40
 800843c:	68f8      	ldr	r0, [r7, #12]
 800843e:	f000 fd08 	bl	8008e52 <UART_WaitOnFlagUntilTimeout>
 8008442:	4603      	mov	r3, r0
 8008444:	2b00      	cmp	r3, #0
 8008446:	d001      	beq.n	800844c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8008448:	2303      	movs	r3, #3
 800844a:	e006      	b.n	800845a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	2220      	movs	r2, #32
 8008450:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8008454:	2300      	movs	r3, #0
 8008456:	e000      	b.n	800845a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8008458:	2302      	movs	r3, #2
  }
}
 800845a:	4618      	mov	r0, r3
 800845c:	3720      	adds	r7, #32
 800845e:	46bd      	mov	sp, r7
 8008460:	bd80      	pop	{r7, pc}
	...

08008464 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008464:	b580      	push	{r7, lr}
 8008466:	b08c      	sub	sp, #48	; 0x30
 8008468:	af00      	add	r7, sp, #0
 800846a:	60f8      	str	r0, [r7, #12]
 800846c:	60b9      	str	r1, [r7, #8]
 800846e:	4613      	mov	r3, r2
 8008470:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008478:	b2db      	uxtb	r3, r3
 800847a:	2b20      	cmp	r3, #32
 800847c:	d165      	bne.n	800854a <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 800847e:	68bb      	ldr	r3, [r7, #8]
 8008480:	2b00      	cmp	r3, #0
 8008482:	d002      	beq.n	800848a <HAL_UART_Transmit_DMA+0x26>
 8008484:	88fb      	ldrh	r3, [r7, #6]
 8008486:	2b00      	cmp	r3, #0
 8008488:	d101      	bne.n	800848e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800848a:	2301      	movs	r3, #1
 800848c:	e05e      	b.n	800854c <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008494:	2b01      	cmp	r3, #1
 8008496:	d101      	bne.n	800849c <HAL_UART_Transmit_DMA+0x38>
 8008498:	2302      	movs	r3, #2
 800849a:	e057      	b.n	800854c <HAL_UART_Transmit_DMA+0xe8>
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	2201      	movs	r2, #1
 80084a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80084a4:	68ba      	ldr	r2, [r7, #8]
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	88fa      	ldrh	r2, [r7, #6]
 80084ae:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	88fa      	ldrh	r2, [r7, #6]
 80084b4:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	2200      	movs	r2, #0
 80084ba:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	2221      	movs	r2, #33	; 0x21
 80084c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80084c8:	4a22      	ldr	r2, [pc, #136]	; (8008554 <HAL_UART_Transmit_DMA+0xf0>)
 80084ca:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80084d0:	4a21      	ldr	r2, [pc, #132]	; (8008558 <HAL_UART_Transmit_DMA+0xf4>)
 80084d2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80084d8:	4a20      	ldr	r2, [pc, #128]	; (800855c <HAL_UART_Transmit_DMA+0xf8>)
 80084da:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80084e0:	2200      	movs	r2, #0
 80084e2:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 80084e4:	f107 0308 	add.w	r3, r7, #8
 80084e8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80084ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084f0:	6819      	ldr	r1, [r3, #0]
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	3304      	adds	r3, #4
 80084f8:	461a      	mov	r2, r3
 80084fa:	88fb      	ldrh	r3, [r7, #6]
 80084fc:	f7fd f984 	bl	8005808 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008508:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	2200      	movs	r2, #0
 800850e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	3314      	adds	r3, #20
 8008518:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800851a:	69bb      	ldr	r3, [r7, #24]
 800851c:	e853 3f00 	ldrex	r3, [r3]
 8008520:	617b      	str	r3, [r7, #20]
   return(result);
 8008522:	697b      	ldr	r3, [r7, #20]
 8008524:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008528:	62bb      	str	r3, [r7, #40]	; 0x28
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	3314      	adds	r3, #20
 8008530:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008532:	627a      	str	r2, [r7, #36]	; 0x24
 8008534:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008536:	6a39      	ldr	r1, [r7, #32]
 8008538:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800853a:	e841 2300 	strex	r3, r2, [r1]
 800853e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008540:	69fb      	ldr	r3, [r7, #28]
 8008542:	2b00      	cmp	r3, #0
 8008544:	d1e5      	bne.n	8008512 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8008546:	2300      	movs	r3, #0
 8008548:	e000      	b.n	800854c <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 800854a:	2302      	movs	r3, #2
  }
}
 800854c:	4618      	mov	r0, r3
 800854e:	3730      	adds	r7, #48	; 0x30
 8008550:	46bd      	mov	sp, r7
 8008552:	bd80      	pop	{r7, pc}
 8008554:	08008bad 	.word	0x08008bad
 8008558:	08008c47 	.word	0x08008c47
 800855c:	08008dbf 	.word	0x08008dbf

08008560 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008560:	b580      	push	{r7, lr}
 8008562:	b08c      	sub	sp, #48	; 0x30
 8008564:	af00      	add	r7, sp, #0
 8008566:	60f8      	str	r0, [r7, #12]
 8008568:	60b9      	str	r1, [r7, #8]
 800856a:	4613      	mov	r3, r2
 800856c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008574:	b2db      	uxtb	r3, r3
 8008576:	2b20      	cmp	r3, #32
 8008578:	d152      	bne.n	8008620 <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 800857a:	68bb      	ldr	r3, [r7, #8]
 800857c:	2b00      	cmp	r3, #0
 800857e:	d002      	beq.n	8008586 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8008580:	88fb      	ldrh	r3, [r7, #6]
 8008582:	2b00      	cmp	r3, #0
 8008584:	d101      	bne.n	800858a <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8008586:	2301      	movs	r3, #1
 8008588:	e04b      	b.n	8008622 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008590:	2b01      	cmp	r3, #1
 8008592:	d101      	bne.n	8008598 <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 8008594:	2302      	movs	r3, #2
 8008596:	e044      	b.n	8008622 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	2201      	movs	r2, #1
 800859c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	2201      	movs	r2, #1
 80085a4:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80085a6:	88fb      	ldrh	r3, [r7, #6]
 80085a8:	461a      	mov	r2, r3
 80085aa:	68b9      	ldr	r1, [r7, #8]
 80085ac:	68f8      	ldr	r0, [r7, #12]
 80085ae:	f000 fcbf 	bl	8008f30 <UART_Start_Receive_DMA>
 80085b2:	4603      	mov	r3, r0
 80085b4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80085b8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d12c      	bne.n	800861a <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085c4:	2b01      	cmp	r3, #1
 80085c6:	d125      	bne.n	8008614 <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 80085c8:	2300      	movs	r3, #0
 80085ca:	613b      	str	r3, [r7, #16]
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	613b      	str	r3, [r7, #16]
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	685b      	ldr	r3, [r3, #4]
 80085da:	613b      	str	r3, [r7, #16]
 80085dc:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	330c      	adds	r3, #12
 80085e4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085e6:	69bb      	ldr	r3, [r7, #24]
 80085e8:	e853 3f00 	ldrex	r3, [r3]
 80085ec:	617b      	str	r3, [r7, #20]
   return(result);
 80085ee:	697b      	ldr	r3, [r7, #20]
 80085f0:	f043 0310 	orr.w	r3, r3, #16
 80085f4:	62bb      	str	r3, [r7, #40]	; 0x28
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	330c      	adds	r3, #12
 80085fc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80085fe:	627a      	str	r2, [r7, #36]	; 0x24
 8008600:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008602:	6a39      	ldr	r1, [r7, #32]
 8008604:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008606:	e841 2300 	strex	r3, r2, [r1]
 800860a:	61fb      	str	r3, [r7, #28]
   return(result);
 800860c:	69fb      	ldr	r3, [r7, #28]
 800860e:	2b00      	cmp	r3, #0
 8008610:	d1e5      	bne.n	80085de <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 8008612:	e002      	b.n	800861a <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8008614:	2301      	movs	r3, #1
 8008616:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 800861a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800861e:	e000      	b.n	8008622 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 8008620:	2302      	movs	r3, #2
  }
}
 8008622:	4618      	mov	r0, r3
 8008624:	3730      	adds	r7, #48	; 0x30
 8008626:	46bd      	mov	sp, r7
 8008628:	bd80      	pop	{r7, pc}
	...

0800862c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800862c:	b580      	push	{r7, lr}
 800862e:	b0ba      	sub	sp, #232	; 0xe8
 8008630:	af00      	add	r7, sp, #0
 8008632:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	68db      	ldr	r3, [r3, #12]
 8008644:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	695b      	ldr	r3, [r3, #20]
 800864e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8008652:	2300      	movs	r3, #0
 8008654:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8008658:	2300      	movs	r3, #0
 800865a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800865e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008662:	f003 030f 	and.w	r3, r3, #15
 8008666:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800866a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800866e:	2b00      	cmp	r3, #0
 8008670:	d10f      	bne.n	8008692 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008672:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008676:	f003 0320 	and.w	r3, r3, #32
 800867a:	2b00      	cmp	r3, #0
 800867c:	d009      	beq.n	8008692 <HAL_UART_IRQHandler+0x66>
 800867e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008682:	f003 0320 	and.w	r3, r3, #32
 8008686:	2b00      	cmp	r3, #0
 8008688:	d003      	beq.n	8008692 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800868a:	6878      	ldr	r0, [r7, #4]
 800868c:	f000 fdf5 	bl	800927a <UART_Receive_IT>
      return;
 8008690:	e256      	b.n	8008b40 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008692:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008696:	2b00      	cmp	r3, #0
 8008698:	f000 80de 	beq.w	8008858 <HAL_UART_IRQHandler+0x22c>
 800869c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80086a0:	f003 0301 	and.w	r3, r3, #1
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d106      	bne.n	80086b6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80086a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80086ac:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	f000 80d1 	beq.w	8008858 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80086b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80086ba:	f003 0301 	and.w	r3, r3, #1
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d00b      	beq.n	80086da <HAL_UART_IRQHandler+0xae>
 80086c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80086c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d005      	beq.n	80086da <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086d2:	f043 0201 	orr.w	r2, r3, #1
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80086da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80086de:	f003 0304 	and.w	r3, r3, #4
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d00b      	beq.n	80086fe <HAL_UART_IRQHandler+0xd2>
 80086e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80086ea:	f003 0301 	and.w	r3, r3, #1
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d005      	beq.n	80086fe <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086f6:	f043 0202 	orr.w	r2, r3, #2
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80086fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008702:	f003 0302 	and.w	r3, r3, #2
 8008706:	2b00      	cmp	r3, #0
 8008708:	d00b      	beq.n	8008722 <HAL_UART_IRQHandler+0xf6>
 800870a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800870e:	f003 0301 	and.w	r3, r3, #1
 8008712:	2b00      	cmp	r3, #0
 8008714:	d005      	beq.n	8008722 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800871a:	f043 0204 	orr.w	r2, r3, #4
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008722:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008726:	f003 0308 	and.w	r3, r3, #8
 800872a:	2b00      	cmp	r3, #0
 800872c:	d011      	beq.n	8008752 <HAL_UART_IRQHandler+0x126>
 800872e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008732:	f003 0320 	and.w	r3, r3, #32
 8008736:	2b00      	cmp	r3, #0
 8008738:	d105      	bne.n	8008746 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800873a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800873e:	f003 0301 	and.w	r3, r3, #1
 8008742:	2b00      	cmp	r3, #0
 8008744:	d005      	beq.n	8008752 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800874a:	f043 0208 	orr.w	r2, r3, #8
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008756:	2b00      	cmp	r3, #0
 8008758:	f000 81ed 	beq.w	8008b36 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800875c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008760:	f003 0320 	and.w	r3, r3, #32
 8008764:	2b00      	cmp	r3, #0
 8008766:	d008      	beq.n	800877a <HAL_UART_IRQHandler+0x14e>
 8008768:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800876c:	f003 0320 	and.w	r3, r3, #32
 8008770:	2b00      	cmp	r3, #0
 8008772:	d002      	beq.n	800877a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008774:	6878      	ldr	r0, [r7, #4]
 8008776:	f000 fd80 	bl	800927a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	695b      	ldr	r3, [r3, #20]
 8008780:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008784:	2b40      	cmp	r3, #64	; 0x40
 8008786:	bf0c      	ite	eq
 8008788:	2301      	moveq	r3, #1
 800878a:	2300      	movne	r3, #0
 800878c:	b2db      	uxtb	r3, r3
 800878e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008796:	f003 0308 	and.w	r3, r3, #8
 800879a:	2b00      	cmp	r3, #0
 800879c:	d103      	bne.n	80087a6 <HAL_UART_IRQHandler+0x17a>
 800879e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d04f      	beq.n	8008846 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80087a6:	6878      	ldr	r0, [r7, #4]
 80087a8:	f000 fc88 	bl	80090bc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	695b      	ldr	r3, [r3, #20]
 80087b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087b6:	2b40      	cmp	r3, #64	; 0x40
 80087b8:	d141      	bne.n	800883e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	3314      	adds	r3, #20
 80087c0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80087c8:	e853 3f00 	ldrex	r3, [r3]
 80087cc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80087d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80087d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80087d8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	3314      	adds	r3, #20
 80087e2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80087e6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80087ea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087ee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80087f2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80087f6:	e841 2300 	strex	r3, r2, [r1]
 80087fa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80087fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008802:	2b00      	cmp	r3, #0
 8008804:	d1d9      	bne.n	80087ba <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800880a:	2b00      	cmp	r3, #0
 800880c:	d013      	beq.n	8008836 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008812:	4a7d      	ldr	r2, [pc, #500]	; (8008a08 <HAL_UART_IRQHandler+0x3dc>)
 8008814:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800881a:	4618      	mov	r0, r3
 800881c:	f7fd f8bc 	bl	8005998 <HAL_DMA_Abort_IT>
 8008820:	4603      	mov	r3, r0
 8008822:	2b00      	cmp	r3, #0
 8008824:	d016      	beq.n	8008854 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800882a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800882c:	687a      	ldr	r2, [r7, #4]
 800882e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008830:	4610      	mov	r0, r2
 8008832:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008834:	e00e      	b.n	8008854 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008836:	6878      	ldr	r0, [r7, #4]
 8008838:	f000 f9ae 	bl	8008b98 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800883c:	e00a      	b.n	8008854 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800883e:	6878      	ldr	r0, [r7, #4]
 8008840:	f000 f9aa 	bl	8008b98 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008844:	e006      	b.n	8008854 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008846:	6878      	ldr	r0, [r7, #4]
 8008848:	f000 f9a6 	bl	8008b98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2200      	movs	r2, #0
 8008850:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8008852:	e170      	b.n	8008b36 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008854:	bf00      	nop
    return;
 8008856:	e16e      	b.n	8008b36 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800885c:	2b01      	cmp	r3, #1
 800885e:	f040 814a 	bne.w	8008af6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008862:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008866:	f003 0310 	and.w	r3, r3, #16
 800886a:	2b00      	cmp	r3, #0
 800886c:	f000 8143 	beq.w	8008af6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008870:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008874:	f003 0310 	and.w	r3, r3, #16
 8008878:	2b00      	cmp	r3, #0
 800887a:	f000 813c 	beq.w	8008af6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800887e:	2300      	movs	r3, #0
 8008880:	60bb      	str	r3, [r7, #8]
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	60bb      	str	r3, [r7, #8]
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	685b      	ldr	r3, [r3, #4]
 8008890:	60bb      	str	r3, [r7, #8]
 8008892:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	695b      	ldr	r3, [r3, #20]
 800889a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800889e:	2b40      	cmp	r3, #64	; 0x40
 80088a0:	f040 80b4 	bne.w	8008a0c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	685b      	ldr	r3, [r3, #4]
 80088ac:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80088b0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	f000 8140 	beq.w	8008b3a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80088be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80088c2:	429a      	cmp	r2, r3
 80088c4:	f080 8139 	bcs.w	8008b3a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80088ce:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088d4:	69db      	ldr	r3, [r3, #28]
 80088d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80088da:	f000 8088 	beq.w	80089ee <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	330c      	adds	r3, #12
 80088e4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80088ec:	e853 3f00 	ldrex	r3, [r3]
 80088f0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80088f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80088f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80088fc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	330c      	adds	r3, #12
 8008906:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800890a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800890e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008912:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008916:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800891a:	e841 2300 	strex	r3, r2, [r1]
 800891e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008922:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008926:	2b00      	cmp	r3, #0
 8008928:	d1d9      	bne.n	80088de <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	3314      	adds	r3, #20
 8008930:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008932:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008934:	e853 3f00 	ldrex	r3, [r3]
 8008938:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800893a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800893c:	f023 0301 	bic.w	r3, r3, #1
 8008940:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	3314      	adds	r3, #20
 800894a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800894e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008952:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008954:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008956:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800895a:	e841 2300 	strex	r3, r2, [r1]
 800895e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008960:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008962:	2b00      	cmp	r3, #0
 8008964:	d1e1      	bne.n	800892a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	3314      	adds	r3, #20
 800896c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800896e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008970:	e853 3f00 	ldrex	r3, [r3]
 8008974:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008976:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008978:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800897c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	3314      	adds	r3, #20
 8008986:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800898a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800898c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800898e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008990:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008992:	e841 2300 	strex	r3, r2, [r1]
 8008996:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008998:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800899a:	2b00      	cmp	r3, #0
 800899c:	d1e3      	bne.n	8008966 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	2220      	movs	r2, #32
 80089a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	2200      	movs	r2, #0
 80089aa:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	330c      	adds	r3, #12
 80089b2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80089b6:	e853 3f00 	ldrex	r3, [r3]
 80089ba:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80089bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80089be:	f023 0310 	bic.w	r3, r3, #16
 80089c2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	330c      	adds	r3, #12
 80089cc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80089d0:	65ba      	str	r2, [r7, #88]	; 0x58
 80089d2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089d4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80089d6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80089d8:	e841 2300 	strex	r3, r2, [r1]
 80089dc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80089de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d1e3      	bne.n	80089ac <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089e8:	4618      	mov	r0, r3
 80089ea:	f7fc ff65 	bl	80058b8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80089f6:	b29b      	uxth	r3, r3
 80089f8:	1ad3      	subs	r3, r2, r3
 80089fa:	b29b      	uxth	r3, r3
 80089fc:	4619      	mov	r1, r3
 80089fe:	6878      	ldr	r0, [r7, #4]
 8008a00:	f7fa fec6 	bl	8003790 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008a04:	e099      	b.n	8008b3a <HAL_UART_IRQHandler+0x50e>
 8008a06:	bf00      	nop
 8008a08:	08009183 	.word	0x08009183
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008a14:	b29b      	uxth	r3, r3
 8008a16:	1ad3      	subs	r3, r2, r3
 8008a18:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008a20:	b29b      	uxth	r3, r3
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	f000 808b 	beq.w	8008b3e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008a28:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	f000 8086 	beq.w	8008b3e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	330c      	adds	r3, #12
 8008a38:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a3c:	e853 3f00 	ldrex	r3, [r3]
 8008a40:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008a42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a44:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008a48:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	330c      	adds	r3, #12
 8008a52:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8008a56:	647a      	str	r2, [r7, #68]	; 0x44
 8008a58:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a5a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008a5c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008a5e:	e841 2300 	strex	r3, r2, [r1]
 8008a62:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008a64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d1e3      	bne.n	8008a32 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	3314      	adds	r3, #20
 8008a70:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a74:	e853 3f00 	ldrex	r3, [r3]
 8008a78:	623b      	str	r3, [r7, #32]
   return(result);
 8008a7a:	6a3b      	ldr	r3, [r7, #32]
 8008a7c:	f023 0301 	bic.w	r3, r3, #1
 8008a80:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	3314      	adds	r3, #20
 8008a8a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008a8e:	633a      	str	r2, [r7, #48]	; 0x30
 8008a90:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a92:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008a94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008a96:	e841 2300 	strex	r3, r2, [r1]
 8008a9a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008a9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d1e3      	bne.n	8008a6a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	2220      	movs	r2, #32
 8008aa6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	2200      	movs	r2, #0
 8008aae:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	330c      	adds	r3, #12
 8008ab6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ab8:	693b      	ldr	r3, [r7, #16]
 8008aba:	e853 3f00 	ldrex	r3, [r3]
 8008abe:	60fb      	str	r3, [r7, #12]
   return(result);
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	f023 0310 	bic.w	r3, r3, #16
 8008ac6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	330c      	adds	r3, #12
 8008ad0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008ad4:	61fa      	str	r2, [r7, #28]
 8008ad6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ad8:	69b9      	ldr	r1, [r7, #24]
 8008ada:	69fa      	ldr	r2, [r7, #28]
 8008adc:	e841 2300 	strex	r3, r2, [r1]
 8008ae0:	617b      	str	r3, [r7, #20]
   return(result);
 8008ae2:	697b      	ldr	r3, [r7, #20]
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d1e3      	bne.n	8008ab0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008ae8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008aec:	4619      	mov	r1, r3
 8008aee:	6878      	ldr	r0, [r7, #4]
 8008af0:	f7fa fe4e 	bl	8003790 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008af4:	e023      	b.n	8008b3e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008af6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008afa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d009      	beq.n	8008b16 <HAL_UART_IRQHandler+0x4ea>
 8008b02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008b06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d003      	beq.n	8008b16 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8008b0e:	6878      	ldr	r0, [r7, #4]
 8008b10:	f000 fb4b 	bl	80091aa <UART_Transmit_IT>
    return;
 8008b14:	e014      	b.n	8008b40 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008b16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d00e      	beq.n	8008b40 <HAL_UART_IRQHandler+0x514>
 8008b22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008b26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d008      	beq.n	8008b40 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8008b2e:	6878      	ldr	r0, [r7, #4]
 8008b30:	f000 fb8b 	bl	800924a <UART_EndTransmit_IT>
    return;
 8008b34:	e004      	b.n	8008b40 <HAL_UART_IRQHandler+0x514>
    return;
 8008b36:	bf00      	nop
 8008b38:	e002      	b.n	8008b40 <HAL_UART_IRQHandler+0x514>
      return;
 8008b3a:	bf00      	nop
 8008b3c:	e000      	b.n	8008b40 <HAL_UART_IRQHandler+0x514>
      return;
 8008b3e:	bf00      	nop
  }
}
 8008b40:	37e8      	adds	r7, #232	; 0xe8
 8008b42:	46bd      	mov	sp, r7
 8008b44:	bd80      	pop	{r7, pc}
 8008b46:	bf00      	nop

08008b48 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008b48:	b480      	push	{r7}
 8008b4a:	b083      	sub	sp, #12
 8008b4c:	af00      	add	r7, sp, #0
 8008b4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008b50:	bf00      	nop
 8008b52:	370c      	adds	r7, #12
 8008b54:	46bd      	mov	sp, r7
 8008b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b5a:	4770      	bx	lr

08008b5c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008b5c:	b480      	push	{r7}
 8008b5e:	b083      	sub	sp, #12
 8008b60:	af00      	add	r7, sp, #0
 8008b62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8008b64:	bf00      	nop
 8008b66:	370c      	adds	r7, #12
 8008b68:	46bd      	mov	sp, r7
 8008b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b6e:	4770      	bx	lr

08008b70 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008b70:	b480      	push	{r7}
 8008b72:	b083      	sub	sp, #12
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008b78:	bf00      	nop
 8008b7a:	370c      	adds	r7, #12
 8008b7c:	46bd      	mov	sp, r7
 8008b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b82:	4770      	bx	lr

08008b84 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008b84:	b480      	push	{r7}
 8008b86:	b083      	sub	sp, #12
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008b8c:	bf00      	nop
 8008b8e:	370c      	adds	r7, #12
 8008b90:	46bd      	mov	sp, r7
 8008b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b96:	4770      	bx	lr

08008b98 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008b98:	b480      	push	{r7}
 8008b9a:	b083      	sub	sp, #12
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008ba0:	bf00      	nop
 8008ba2:	370c      	adds	r7, #12
 8008ba4:	46bd      	mov	sp, r7
 8008ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008baa:	4770      	bx	lr

08008bac <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008bac:	b580      	push	{r7, lr}
 8008bae:	b090      	sub	sp, #64	; 0x40
 8008bb0:	af00      	add	r7, sp, #0
 8008bb2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bb8:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d137      	bne.n	8008c38 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8008bc8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008bca:	2200      	movs	r2, #0
 8008bcc:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008bce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	3314      	adds	r3, #20
 8008bd4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bd8:	e853 3f00 	ldrex	r3, [r3]
 8008bdc:	623b      	str	r3, [r7, #32]
   return(result);
 8008bde:	6a3b      	ldr	r3, [r7, #32]
 8008be0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008be4:	63bb      	str	r3, [r7, #56]	; 0x38
 8008be6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	3314      	adds	r3, #20
 8008bec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008bee:	633a      	str	r2, [r7, #48]	; 0x30
 8008bf0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bf2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008bf4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008bf6:	e841 2300 	strex	r3, r2, [r1]
 8008bfa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008bfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d1e5      	bne.n	8008bce <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008c02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	330c      	adds	r3, #12
 8008c08:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c0a:	693b      	ldr	r3, [r7, #16]
 8008c0c:	e853 3f00 	ldrex	r3, [r3]
 8008c10:	60fb      	str	r3, [r7, #12]
   return(result);
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008c18:	637b      	str	r3, [r7, #52]	; 0x34
 8008c1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	330c      	adds	r3, #12
 8008c20:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008c22:	61fa      	str	r2, [r7, #28]
 8008c24:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c26:	69b9      	ldr	r1, [r7, #24]
 8008c28:	69fa      	ldr	r2, [r7, #28]
 8008c2a:	e841 2300 	strex	r3, r2, [r1]
 8008c2e:	617b      	str	r3, [r7, #20]
   return(result);
 8008c30:	697b      	ldr	r3, [r7, #20]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d1e5      	bne.n	8008c02 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008c36:	e002      	b.n	8008c3e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8008c38:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8008c3a:	f7ff ff85 	bl	8008b48 <HAL_UART_TxCpltCallback>
}
 8008c3e:	bf00      	nop
 8008c40:	3740      	adds	r7, #64	; 0x40
 8008c42:	46bd      	mov	sp, r7
 8008c44:	bd80      	pop	{r7, pc}

08008c46 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008c46:	b580      	push	{r7, lr}
 8008c48:	b084      	sub	sp, #16
 8008c4a:	af00      	add	r7, sp, #0
 8008c4c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c52:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008c54:	68f8      	ldr	r0, [r7, #12]
 8008c56:	f7ff ff81 	bl	8008b5c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c5a:	bf00      	nop
 8008c5c:	3710      	adds	r7, #16
 8008c5e:	46bd      	mov	sp, r7
 8008c60:	bd80      	pop	{r7, pc}

08008c62 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008c62:	b580      	push	{r7, lr}
 8008c64:	b09c      	sub	sp, #112	; 0x70
 8008c66:	af00      	add	r7, sp, #0
 8008c68:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c6e:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d172      	bne.n	8008d64 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8008c7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008c80:	2200      	movs	r2, #0
 8008c82:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008c84:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	330c      	adds	r3, #12
 8008c8a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c8c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008c8e:	e853 3f00 	ldrex	r3, [r3]
 8008c92:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008c94:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008c96:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008c9a:	66bb      	str	r3, [r7, #104]	; 0x68
 8008c9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	330c      	adds	r3, #12
 8008ca2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008ca4:	65ba      	str	r2, [r7, #88]	; 0x58
 8008ca6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ca8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008caa:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008cac:	e841 2300 	strex	r3, r2, [r1]
 8008cb0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008cb2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d1e5      	bne.n	8008c84 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	3314      	adds	r3, #20
 8008cbe:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cc2:	e853 3f00 	ldrex	r3, [r3]
 8008cc6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008cc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008cca:	f023 0301 	bic.w	r3, r3, #1
 8008cce:	667b      	str	r3, [r7, #100]	; 0x64
 8008cd0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	3314      	adds	r3, #20
 8008cd6:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008cd8:	647a      	str	r2, [r7, #68]	; 0x44
 8008cda:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cdc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008cde:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008ce0:	e841 2300 	strex	r3, r2, [r1]
 8008ce4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008ce6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d1e5      	bne.n	8008cb8 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008cec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	3314      	adds	r3, #20
 8008cf2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cf6:	e853 3f00 	ldrex	r3, [r3]
 8008cfa:	623b      	str	r3, [r7, #32]
   return(result);
 8008cfc:	6a3b      	ldr	r3, [r7, #32]
 8008cfe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008d02:	663b      	str	r3, [r7, #96]	; 0x60
 8008d04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	3314      	adds	r3, #20
 8008d0a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008d0c:	633a      	str	r2, [r7, #48]	; 0x30
 8008d0e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d10:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008d12:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008d14:	e841 2300 	strex	r3, r2, [r1]
 8008d18:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008d1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d1e5      	bne.n	8008cec <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008d20:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008d22:	2220      	movs	r2, #32
 8008d24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d28:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008d2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d2c:	2b01      	cmp	r3, #1
 8008d2e:	d119      	bne.n	8008d64 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	330c      	adds	r3, #12
 8008d36:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d38:	693b      	ldr	r3, [r7, #16]
 8008d3a:	e853 3f00 	ldrex	r3, [r3]
 8008d3e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	f023 0310 	bic.w	r3, r3, #16
 8008d46:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008d48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	330c      	adds	r3, #12
 8008d4e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008d50:	61fa      	str	r2, [r7, #28]
 8008d52:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d54:	69b9      	ldr	r1, [r7, #24]
 8008d56:	69fa      	ldr	r2, [r7, #28]
 8008d58:	e841 2300 	strex	r3, r2, [r1]
 8008d5c:	617b      	str	r3, [r7, #20]
   return(result);
 8008d5e:	697b      	ldr	r3, [r7, #20]
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d1e5      	bne.n	8008d30 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008d66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d68:	2b01      	cmp	r3, #1
 8008d6a:	d106      	bne.n	8008d7a <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008d6c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008d6e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008d70:	4619      	mov	r1, r3
 8008d72:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8008d74:	f7fa fd0c 	bl	8003790 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008d78:	e002      	b.n	8008d80 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8008d7a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8008d7c:	f7ff fef8 	bl	8008b70 <HAL_UART_RxCpltCallback>
}
 8008d80:	bf00      	nop
 8008d82:	3770      	adds	r7, #112	; 0x70
 8008d84:	46bd      	mov	sp, r7
 8008d86:	bd80      	pop	{r7, pc}

08008d88 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	b084      	sub	sp, #16
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d94:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d9a:	2b01      	cmp	r3, #1
 8008d9c:	d108      	bne.n	8008db0 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008da2:	085b      	lsrs	r3, r3, #1
 8008da4:	b29b      	uxth	r3, r3
 8008da6:	4619      	mov	r1, r3
 8008da8:	68f8      	ldr	r0, [r7, #12]
 8008daa:	f7fa fcf1 	bl	8003790 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008dae:	e002      	b.n	8008db6 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8008db0:	68f8      	ldr	r0, [r7, #12]
 8008db2:	f7ff fee7 	bl	8008b84 <HAL_UART_RxHalfCpltCallback>
}
 8008db6:	bf00      	nop
 8008db8:	3710      	adds	r7, #16
 8008dba:	46bd      	mov	sp, r7
 8008dbc:	bd80      	pop	{r7, pc}

08008dbe <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008dbe:	b580      	push	{r7, lr}
 8008dc0:	b084      	sub	sp, #16
 8008dc2:	af00      	add	r7, sp, #0
 8008dc4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008dc6:	2300      	movs	r3, #0
 8008dc8:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008dce:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008dd0:	68bb      	ldr	r3, [r7, #8]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	695b      	ldr	r3, [r3, #20]
 8008dd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008dda:	2b80      	cmp	r3, #128	; 0x80
 8008ddc:	bf0c      	ite	eq
 8008dde:	2301      	moveq	r3, #1
 8008de0:	2300      	movne	r3, #0
 8008de2:	b2db      	uxtb	r3, r3
 8008de4:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008de6:	68bb      	ldr	r3, [r7, #8]
 8008de8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008dec:	b2db      	uxtb	r3, r3
 8008dee:	2b21      	cmp	r3, #33	; 0x21
 8008df0:	d108      	bne.n	8008e04 <UART_DMAError+0x46>
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d005      	beq.n	8008e04 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008df8:	68bb      	ldr	r3, [r7, #8]
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8008dfe:	68b8      	ldr	r0, [r7, #8]
 8008e00:	f000 f934 	bl	800906c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008e04:	68bb      	ldr	r3, [r7, #8]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	695b      	ldr	r3, [r3, #20]
 8008e0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e0e:	2b40      	cmp	r3, #64	; 0x40
 8008e10:	bf0c      	ite	eq
 8008e12:	2301      	moveq	r3, #1
 8008e14:	2300      	movne	r3, #0
 8008e16:	b2db      	uxtb	r3, r3
 8008e18:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008e1a:	68bb      	ldr	r3, [r7, #8]
 8008e1c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008e20:	b2db      	uxtb	r3, r3
 8008e22:	2b22      	cmp	r3, #34	; 0x22
 8008e24:	d108      	bne.n	8008e38 <UART_DMAError+0x7a>
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d005      	beq.n	8008e38 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008e2c:	68bb      	ldr	r3, [r7, #8]
 8008e2e:	2200      	movs	r2, #0
 8008e30:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8008e32:	68b8      	ldr	r0, [r7, #8]
 8008e34:	f000 f942 	bl	80090bc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008e38:	68bb      	ldr	r3, [r7, #8]
 8008e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e3c:	f043 0210 	orr.w	r2, r3, #16
 8008e40:	68bb      	ldr	r3, [r7, #8]
 8008e42:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008e44:	68b8      	ldr	r0, [r7, #8]
 8008e46:	f7ff fea7 	bl	8008b98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008e4a:	bf00      	nop
 8008e4c:	3710      	adds	r7, #16
 8008e4e:	46bd      	mov	sp, r7
 8008e50:	bd80      	pop	{r7, pc}

08008e52 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008e52:	b580      	push	{r7, lr}
 8008e54:	b090      	sub	sp, #64	; 0x40
 8008e56:	af00      	add	r7, sp, #0
 8008e58:	60f8      	str	r0, [r7, #12]
 8008e5a:	60b9      	str	r1, [r7, #8]
 8008e5c:	603b      	str	r3, [r7, #0]
 8008e5e:	4613      	mov	r3, r2
 8008e60:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008e62:	e050      	b.n	8008f06 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008e64:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008e66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e6a:	d04c      	beq.n	8008f06 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008e6c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d007      	beq.n	8008e82 <UART_WaitOnFlagUntilTimeout+0x30>
 8008e72:	f7fb ff87 	bl	8004d84 <HAL_GetTick>
 8008e76:	4602      	mov	r2, r0
 8008e78:	683b      	ldr	r3, [r7, #0]
 8008e7a:	1ad3      	subs	r3, r2, r3
 8008e7c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008e7e:	429a      	cmp	r2, r3
 8008e80:	d241      	bcs.n	8008f06 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	330c      	adds	r3, #12
 8008e88:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e8c:	e853 3f00 	ldrex	r3, [r3]
 8008e90:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e94:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008e98:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	330c      	adds	r3, #12
 8008ea0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008ea2:	637a      	str	r2, [r7, #52]	; 0x34
 8008ea4:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ea6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008ea8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008eaa:	e841 2300 	strex	r3, r2, [r1]
 8008eae:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008eb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d1e5      	bne.n	8008e82 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	3314      	adds	r3, #20
 8008ebc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ebe:	697b      	ldr	r3, [r7, #20]
 8008ec0:	e853 3f00 	ldrex	r3, [r3]
 8008ec4:	613b      	str	r3, [r7, #16]
   return(result);
 8008ec6:	693b      	ldr	r3, [r7, #16]
 8008ec8:	f023 0301 	bic.w	r3, r3, #1
 8008ecc:	63bb      	str	r3, [r7, #56]	; 0x38
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	3314      	adds	r3, #20
 8008ed4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008ed6:	623a      	str	r2, [r7, #32]
 8008ed8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eda:	69f9      	ldr	r1, [r7, #28]
 8008edc:	6a3a      	ldr	r2, [r7, #32]
 8008ede:	e841 2300 	strex	r3, r2, [r1]
 8008ee2:	61bb      	str	r3, [r7, #24]
   return(result);
 8008ee4:	69bb      	ldr	r3, [r7, #24]
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d1e5      	bne.n	8008eb6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	2220      	movs	r2, #32
 8008eee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	2220      	movs	r2, #32
 8008ef6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	2200      	movs	r2, #0
 8008efe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8008f02:	2303      	movs	r3, #3
 8008f04:	e00f      	b.n	8008f26 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	681a      	ldr	r2, [r3, #0]
 8008f0c:	68bb      	ldr	r3, [r7, #8]
 8008f0e:	4013      	ands	r3, r2
 8008f10:	68ba      	ldr	r2, [r7, #8]
 8008f12:	429a      	cmp	r2, r3
 8008f14:	bf0c      	ite	eq
 8008f16:	2301      	moveq	r3, #1
 8008f18:	2300      	movne	r3, #0
 8008f1a:	b2db      	uxtb	r3, r3
 8008f1c:	461a      	mov	r2, r3
 8008f1e:	79fb      	ldrb	r3, [r7, #7]
 8008f20:	429a      	cmp	r2, r3
 8008f22:	d09f      	beq.n	8008e64 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008f24:	2300      	movs	r3, #0
}
 8008f26:	4618      	mov	r0, r3
 8008f28:	3740      	adds	r7, #64	; 0x40
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	bd80      	pop	{r7, pc}
	...

08008f30 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008f30:	b580      	push	{r7, lr}
 8008f32:	b098      	sub	sp, #96	; 0x60
 8008f34:	af00      	add	r7, sp, #0
 8008f36:	60f8      	str	r0, [r7, #12]
 8008f38:	60b9      	str	r1, [r7, #8]
 8008f3a:	4613      	mov	r3, r2
 8008f3c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8008f3e:	68ba      	ldr	r2, [r7, #8]
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	88fa      	ldrh	r2, [r7, #6]
 8008f48:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	2200      	movs	r2, #0
 8008f4e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	2222      	movs	r2, #34	; 0x22
 8008f54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f5c:	4a40      	ldr	r2, [pc, #256]	; (8009060 <UART_Start_Receive_DMA+0x130>)
 8008f5e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f64:	4a3f      	ldr	r2, [pc, #252]	; (8009064 <UART_Start_Receive_DMA+0x134>)
 8008f66:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f6c:	4a3e      	ldr	r2, [pc, #248]	; (8009068 <UART_Start_Receive_DMA+0x138>)
 8008f6e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f74:	2200      	movs	r2, #0
 8008f76:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8008f78:	f107 0308 	add.w	r3, r7, #8
 8008f7c:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	3304      	adds	r3, #4
 8008f88:	4619      	mov	r1, r3
 8008f8a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008f8c:	681a      	ldr	r2, [r3, #0]
 8008f8e:	88fb      	ldrh	r3, [r7, #6]
 8008f90:	f7fc fc3a 	bl	8005808 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8008f94:	2300      	movs	r3, #0
 8008f96:	613b      	str	r3, [r7, #16]
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	613b      	str	r3, [r7, #16]
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	685b      	ldr	r3, [r3, #4]
 8008fa6:	613b      	str	r3, [r7, #16]
 8008fa8:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	2200      	movs	r2, #0
 8008fae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	691b      	ldr	r3, [r3, #16]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d019      	beq.n	8008fee <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	330c      	adds	r3, #12
 8008fc0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fc2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008fc4:	e853 3f00 	ldrex	r3, [r3]
 8008fc8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008fca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008fcc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008fd0:	65bb      	str	r3, [r7, #88]	; 0x58
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	330c      	adds	r3, #12
 8008fd8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008fda:	64fa      	str	r2, [r7, #76]	; 0x4c
 8008fdc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fde:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8008fe0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008fe2:	e841 2300 	strex	r3, r2, [r1]
 8008fe6:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8008fe8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d1e5      	bne.n	8008fba <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	3314      	adds	r3, #20
 8008ff4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ff6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ff8:	e853 3f00 	ldrex	r3, [r3]
 8008ffc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008ffe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009000:	f043 0301 	orr.w	r3, r3, #1
 8009004:	657b      	str	r3, [r7, #84]	; 0x54
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	3314      	adds	r3, #20
 800900c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800900e:	63ba      	str	r2, [r7, #56]	; 0x38
 8009010:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009012:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009014:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009016:	e841 2300 	strex	r3, r2, [r1]
 800901a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800901c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800901e:	2b00      	cmp	r3, #0
 8009020:	d1e5      	bne.n	8008fee <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	3314      	adds	r3, #20
 8009028:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800902a:	69bb      	ldr	r3, [r7, #24]
 800902c:	e853 3f00 	ldrex	r3, [r3]
 8009030:	617b      	str	r3, [r7, #20]
   return(result);
 8009032:	697b      	ldr	r3, [r7, #20]
 8009034:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009038:	653b      	str	r3, [r7, #80]	; 0x50
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	3314      	adds	r3, #20
 8009040:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009042:	627a      	str	r2, [r7, #36]	; 0x24
 8009044:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009046:	6a39      	ldr	r1, [r7, #32]
 8009048:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800904a:	e841 2300 	strex	r3, r2, [r1]
 800904e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009050:	69fb      	ldr	r3, [r7, #28]
 8009052:	2b00      	cmp	r3, #0
 8009054:	d1e5      	bne.n	8009022 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8009056:	2300      	movs	r3, #0
}
 8009058:	4618      	mov	r0, r3
 800905a:	3760      	adds	r7, #96	; 0x60
 800905c:	46bd      	mov	sp, r7
 800905e:	bd80      	pop	{r7, pc}
 8009060:	08008c63 	.word	0x08008c63
 8009064:	08008d89 	.word	0x08008d89
 8009068:	08008dbf 	.word	0x08008dbf

0800906c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800906c:	b480      	push	{r7}
 800906e:	b089      	sub	sp, #36	; 0x24
 8009070:	af00      	add	r7, sp, #0
 8009072:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	330c      	adds	r3, #12
 800907a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	e853 3f00 	ldrex	r3, [r3]
 8009082:	60bb      	str	r3, [r7, #8]
   return(result);
 8009084:	68bb      	ldr	r3, [r7, #8]
 8009086:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800908a:	61fb      	str	r3, [r7, #28]
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	330c      	adds	r3, #12
 8009092:	69fa      	ldr	r2, [r7, #28]
 8009094:	61ba      	str	r2, [r7, #24]
 8009096:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009098:	6979      	ldr	r1, [r7, #20]
 800909a:	69ba      	ldr	r2, [r7, #24]
 800909c:	e841 2300 	strex	r3, r2, [r1]
 80090a0:	613b      	str	r3, [r7, #16]
   return(result);
 80090a2:	693b      	ldr	r3, [r7, #16]
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d1e5      	bne.n	8009074 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	2220      	movs	r2, #32
 80090ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 80090b0:	bf00      	nop
 80090b2:	3724      	adds	r7, #36	; 0x24
 80090b4:	46bd      	mov	sp, r7
 80090b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ba:	4770      	bx	lr

080090bc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80090bc:	b480      	push	{r7}
 80090be:	b095      	sub	sp, #84	; 0x54
 80090c0:	af00      	add	r7, sp, #0
 80090c2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	330c      	adds	r3, #12
 80090ca:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80090ce:	e853 3f00 	ldrex	r3, [r3]
 80090d2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80090d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090d6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80090da:	64fb      	str	r3, [r7, #76]	; 0x4c
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	330c      	adds	r3, #12
 80090e2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80090e4:	643a      	str	r2, [r7, #64]	; 0x40
 80090e6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090e8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80090ea:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80090ec:	e841 2300 	strex	r3, r2, [r1]
 80090f0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80090f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d1e5      	bne.n	80090c4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	3314      	adds	r3, #20
 80090fe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009100:	6a3b      	ldr	r3, [r7, #32]
 8009102:	e853 3f00 	ldrex	r3, [r3]
 8009106:	61fb      	str	r3, [r7, #28]
   return(result);
 8009108:	69fb      	ldr	r3, [r7, #28]
 800910a:	f023 0301 	bic.w	r3, r3, #1
 800910e:	64bb      	str	r3, [r7, #72]	; 0x48
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	3314      	adds	r3, #20
 8009116:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009118:	62fa      	str	r2, [r7, #44]	; 0x2c
 800911a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800911c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800911e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009120:	e841 2300 	strex	r3, r2, [r1]
 8009124:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009128:	2b00      	cmp	r3, #0
 800912a:	d1e5      	bne.n	80090f8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009130:	2b01      	cmp	r3, #1
 8009132:	d119      	bne.n	8009168 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	330c      	adds	r3, #12
 800913a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	e853 3f00 	ldrex	r3, [r3]
 8009142:	60bb      	str	r3, [r7, #8]
   return(result);
 8009144:	68bb      	ldr	r3, [r7, #8]
 8009146:	f023 0310 	bic.w	r3, r3, #16
 800914a:	647b      	str	r3, [r7, #68]	; 0x44
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	330c      	adds	r3, #12
 8009152:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009154:	61ba      	str	r2, [r7, #24]
 8009156:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009158:	6979      	ldr	r1, [r7, #20]
 800915a:	69ba      	ldr	r2, [r7, #24]
 800915c:	e841 2300 	strex	r3, r2, [r1]
 8009160:	613b      	str	r3, [r7, #16]
   return(result);
 8009162:	693b      	ldr	r3, [r7, #16]
 8009164:	2b00      	cmp	r3, #0
 8009166:	d1e5      	bne.n	8009134 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	2220      	movs	r2, #32
 800916c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	2200      	movs	r2, #0
 8009174:	631a      	str	r2, [r3, #48]	; 0x30
}
 8009176:	bf00      	nop
 8009178:	3754      	adds	r7, #84	; 0x54
 800917a:	46bd      	mov	sp, r7
 800917c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009180:	4770      	bx	lr

08009182 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009182:	b580      	push	{r7, lr}
 8009184:	b084      	sub	sp, #16
 8009186:	af00      	add	r7, sp, #0
 8009188:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800918e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	2200      	movs	r2, #0
 8009194:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	2200      	movs	r2, #0
 800919a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800919c:	68f8      	ldr	r0, [r7, #12]
 800919e:	f7ff fcfb 	bl	8008b98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80091a2:	bf00      	nop
 80091a4:	3710      	adds	r7, #16
 80091a6:	46bd      	mov	sp, r7
 80091a8:	bd80      	pop	{r7, pc}

080091aa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80091aa:	b480      	push	{r7}
 80091ac:	b085      	sub	sp, #20
 80091ae:	af00      	add	r7, sp, #0
 80091b0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80091b8:	b2db      	uxtb	r3, r3
 80091ba:	2b21      	cmp	r3, #33	; 0x21
 80091bc:	d13e      	bne.n	800923c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	689b      	ldr	r3, [r3, #8]
 80091c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80091c6:	d114      	bne.n	80091f2 <UART_Transmit_IT+0x48>
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	691b      	ldr	r3, [r3, #16]
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d110      	bne.n	80091f2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	6a1b      	ldr	r3, [r3, #32]
 80091d4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	881b      	ldrh	r3, [r3, #0]
 80091da:	461a      	mov	r2, r3
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80091e4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	6a1b      	ldr	r3, [r3, #32]
 80091ea:	1c9a      	adds	r2, r3, #2
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	621a      	str	r2, [r3, #32]
 80091f0:	e008      	b.n	8009204 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	6a1b      	ldr	r3, [r3, #32]
 80091f6:	1c59      	adds	r1, r3, #1
 80091f8:	687a      	ldr	r2, [r7, #4]
 80091fa:	6211      	str	r1, [r2, #32]
 80091fc:	781a      	ldrb	r2, [r3, #0]
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009208:	b29b      	uxth	r3, r3
 800920a:	3b01      	subs	r3, #1
 800920c:	b29b      	uxth	r3, r3
 800920e:	687a      	ldr	r2, [r7, #4]
 8009210:	4619      	mov	r1, r3
 8009212:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009214:	2b00      	cmp	r3, #0
 8009216:	d10f      	bne.n	8009238 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	68da      	ldr	r2, [r3, #12]
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009226:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	68da      	ldr	r2, [r3, #12]
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009236:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009238:	2300      	movs	r3, #0
 800923a:	e000      	b.n	800923e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800923c:	2302      	movs	r3, #2
  }
}
 800923e:	4618      	mov	r0, r3
 8009240:	3714      	adds	r7, #20
 8009242:	46bd      	mov	sp, r7
 8009244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009248:	4770      	bx	lr

0800924a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800924a:	b580      	push	{r7, lr}
 800924c:	b082      	sub	sp, #8
 800924e:	af00      	add	r7, sp, #0
 8009250:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	68da      	ldr	r2, [r3, #12]
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009260:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	2220      	movs	r2, #32
 8009266:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800926a:	6878      	ldr	r0, [r7, #4]
 800926c:	f7ff fc6c 	bl	8008b48 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009270:	2300      	movs	r3, #0
}
 8009272:	4618      	mov	r0, r3
 8009274:	3708      	adds	r7, #8
 8009276:	46bd      	mov	sp, r7
 8009278:	bd80      	pop	{r7, pc}

0800927a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800927a:	b580      	push	{r7, lr}
 800927c:	b08c      	sub	sp, #48	; 0x30
 800927e:	af00      	add	r7, sp, #0
 8009280:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009288:	b2db      	uxtb	r3, r3
 800928a:	2b22      	cmp	r3, #34	; 0x22
 800928c:	f040 80ab 	bne.w	80093e6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	689b      	ldr	r3, [r3, #8]
 8009294:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009298:	d117      	bne.n	80092ca <UART_Receive_IT+0x50>
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	691b      	ldr	r3, [r3, #16]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d113      	bne.n	80092ca <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80092a2:	2300      	movs	r3, #0
 80092a4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092aa:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	685b      	ldr	r3, [r3, #4]
 80092b2:	b29b      	uxth	r3, r3
 80092b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80092b8:	b29a      	uxth	r2, r3
 80092ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092bc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092c2:	1c9a      	adds	r2, r3, #2
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	629a      	str	r2, [r3, #40]	; 0x28
 80092c8:	e026      	b.n	8009318 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092ce:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80092d0:	2300      	movs	r3, #0
 80092d2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	689b      	ldr	r3, [r3, #8]
 80092d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80092dc:	d007      	beq.n	80092ee <UART_Receive_IT+0x74>
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	689b      	ldr	r3, [r3, #8]
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d10a      	bne.n	80092fc <UART_Receive_IT+0x82>
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	691b      	ldr	r3, [r3, #16]
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d106      	bne.n	80092fc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	685b      	ldr	r3, [r3, #4]
 80092f4:	b2da      	uxtb	r2, r3
 80092f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092f8:	701a      	strb	r2, [r3, #0]
 80092fa:	e008      	b.n	800930e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	685b      	ldr	r3, [r3, #4]
 8009302:	b2db      	uxtb	r3, r3
 8009304:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009308:	b2da      	uxtb	r2, r3
 800930a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800930c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009312:	1c5a      	adds	r2, r3, #1
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800931c:	b29b      	uxth	r3, r3
 800931e:	3b01      	subs	r3, #1
 8009320:	b29b      	uxth	r3, r3
 8009322:	687a      	ldr	r2, [r7, #4]
 8009324:	4619      	mov	r1, r3
 8009326:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8009328:	2b00      	cmp	r3, #0
 800932a:	d15a      	bne.n	80093e2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	68da      	ldr	r2, [r3, #12]
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	f022 0220 	bic.w	r2, r2, #32
 800933a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	68da      	ldr	r2, [r3, #12]
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800934a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	695a      	ldr	r2, [r3, #20]
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	f022 0201 	bic.w	r2, r2, #1
 800935a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	2220      	movs	r2, #32
 8009360:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009368:	2b01      	cmp	r3, #1
 800936a:	d135      	bne.n	80093d8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	2200      	movs	r2, #0
 8009370:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	330c      	adds	r3, #12
 8009378:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800937a:	697b      	ldr	r3, [r7, #20]
 800937c:	e853 3f00 	ldrex	r3, [r3]
 8009380:	613b      	str	r3, [r7, #16]
   return(result);
 8009382:	693b      	ldr	r3, [r7, #16]
 8009384:	f023 0310 	bic.w	r3, r3, #16
 8009388:	627b      	str	r3, [r7, #36]	; 0x24
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	330c      	adds	r3, #12
 8009390:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009392:	623a      	str	r2, [r7, #32]
 8009394:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009396:	69f9      	ldr	r1, [r7, #28]
 8009398:	6a3a      	ldr	r2, [r7, #32]
 800939a:	e841 2300 	strex	r3, r2, [r1]
 800939e:	61bb      	str	r3, [r7, #24]
   return(result);
 80093a0:	69bb      	ldr	r3, [r7, #24]
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d1e5      	bne.n	8009372 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	f003 0310 	and.w	r3, r3, #16
 80093b0:	2b10      	cmp	r3, #16
 80093b2:	d10a      	bne.n	80093ca <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80093b4:	2300      	movs	r3, #0
 80093b6:	60fb      	str	r3, [r7, #12]
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	60fb      	str	r3, [r7, #12]
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	685b      	ldr	r3, [r3, #4]
 80093c6:	60fb      	str	r3, [r7, #12]
 80093c8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80093ce:	4619      	mov	r1, r3
 80093d0:	6878      	ldr	r0, [r7, #4]
 80093d2:	f7fa f9dd 	bl	8003790 <HAL_UARTEx_RxEventCallback>
 80093d6:	e002      	b.n	80093de <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80093d8:	6878      	ldr	r0, [r7, #4]
 80093da:	f7ff fbc9 	bl	8008b70 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80093de:	2300      	movs	r3, #0
 80093e0:	e002      	b.n	80093e8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80093e2:	2300      	movs	r3, #0
 80093e4:	e000      	b.n	80093e8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80093e6:	2302      	movs	r3, #2
  }
}
 80093e8:	4618      	mov	r0, r3
 80093ea:	3730      	adds	r7, #48	; 0x30
 80093ec:	46bd      	mov	sp, r7
 80093ee:	bd80      	pop	{r7, pc}

080093f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80093f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80093f4:	b0c0      	sub	sp, #256	; 0x100
 80093f6:	af00      	add	r7, sp, #0
 80093f8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80093fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	691b      	ldr	r3, [r3, #16]
 8009404:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8009408:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800940c:	68d9      	ldr	r1, [r3, #12]
 800940e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009412:	681a      	ldr	r2, [r3, #0]
 8009414:	ea40 0301 	orr.w	r3, r0, r1
 8009418:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800941a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800941e:	689a      	ldr	r2, [r3, #8]
 8009420:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009424:	691b      	ldr	r3, [r3, #16]
 8009426:	431a      	orrs	r2, r3
 8009428:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800942c:	695b      	ldr	r3, [r3, #20]
 800942e:	431a      	orrs	r2, r3
 8009430:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009434:	69db      	ldr	r3, [r3, #28]
 8009436:	4313      	orrs	r3, r2
 8009438:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800943c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	68db      	ldr	r3, [r3, #12]
 8009444:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8009448:	f021 010c 	bic.w	r1, r1, #12
 800944c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009450:	681a      	ldr	r2, [r3, #0]
 8009452:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8009456:	430b      	orrs	r3, r1
 8009458:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800945a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	695b      	ldr	r3, [r3, #20]
 8009462:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8009466:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800946a:	6999      	ldr	r1, [r3, #24]
 800946c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009470:	681a      	ldr	r2, [r3, #0]
 8009472:	ea40 0301 	orr.w	r3, r0, r1
 8009476:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009478:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800947c:	681a      	ldr	r2, [r3, #0]
 800947e:	4b8f      	ldr	r3, [pc, #572]	; (80096bc <UART_SetConfig+0x2cc>)
 8009480:	429a      	cmp	r2, r3
 8009482:	d005      	beq.n	8009490 <UART_SetConfig+0xa0>
 8009484:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009488:	681a      	ldr	r2, [r3, #0]
 800948a:	4b8d      	ldr	r3, [pc, #564]	; (80096c0 <UART_SetConfig+0x2d0>)
 800948c:	429a      	cmp	r2, r3
 800948e:	d104      	bne.n	800949a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009490:	f7fd fb6e 	bl	8006b70 <HAL_RCC_GetPCLK2Freq>
 8009494:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8009498:	e003      	b.n	80094a2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800949a:	f7fd fb55 	bl	8006b48 <HAL_RCC_GetPCLK1Freq>
 800949e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80094a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80094a6:	69db      	ldr	r3, [r3, #28]
 80094a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80094ac:	f040 810c 	bne.w	80096c8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80094b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80094b4:	2200      	movs	r2, #0
 80094b6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80094ba:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80094be:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80094c2:	4622      	mov	r2, r4
 80094c4:	462b      	mov	r3, r5
 80094c6:	1891      	adds	r1, r2, r2
 80094c8:	65b9      	str	r1, [r7, #88]	; 0x58
 80094ca:	415b      	adcs	r3, r3
 80094cc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80094ce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80094d2:	4621      	mov	r1, r4
 80094d4:	eb12 0801 	adds.w	r8, r2, r1
 80094d8:	4629      	mov	r1, r5
 80094da:	eb43 0901 	adc.w	r9, r3, r1
 80094de:	f04f 0200 	mov.w	r2, #0
 80094e2:	f04f 0300 	mov.w	r3, #0
 80094e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80094ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80094ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80094f2:	4690      	mov	r8, r2
 80094f4:	4699      	mov	r9, r3
 80094f6:	4623      	mov	r3, r4
 80094f8:	eb18 0303 	adds.w	r3, r8, r3
 80094fc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009500:	462b      	mov	r3, r5
 8009502:	eb49 0303 	adc.w	r3, r9, r3
 8009506:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800950a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800950e:	685b      	ldr	r3, [r3, #4]
 8009510:	2200      	movs	r2, #0
 8009512:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009516:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800951a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800951e:	460b      	mov	r3, r1
 8009520:	18db      	adds	r3, r3, r3
 8009522:	653b      	str	r3, [r7, #80]	; 0x50
 8009524:	4613      	mov	r3, r2
 8009526:	eb42 0303 	adc.w	r3, r2, r3
 800952a:	657b      	str	r3, [r7, #84]	; 0x54
 800952c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8009530:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8009534:	f7f7 fbb8 	bl	8000ca8 <__aeabi_uldivmod>
 8009538:	4602      	mov	r2, r0
 800953a:	460b      	mov	r3, r1
 800953c:	4b61      	ldr	r3, [pc, #388]	; (80096c4 <UART_SetConfig+0x2d4>)
 800953e:	fba3 2302 	umull	r2, r3, r3, r2
 8009542:	095b      	lsrs	r3, r3, #5
 8009544:	011c      	lsls	r4, r3, #4
 8009546:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800954a:	2200      	movs	r2, #0
 800954c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009550:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8009554:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8009558:	4642      	mov	r2, r8
 800955a:	464b      	mov	r3, r9
 800955c:	1891      	adds	r1, r2, r2
 800955e:	64b9      	str	r1, [r7, #72]	; 0x48
 8009560:	415b      	adcs	r3, r3
 8009562:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009564:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8009568:	4641      	mov	r1, r8
 800956a:	eb12 0a01 	adds.w	sl, r2, r1
 800956e:	4649      	mov	r1, r9
 8009570:	eb43 0b01 	adc.w	fp, r3, r1
 8009574:	f04f 0200 	mov.w	r2, #0
 8009578:	f04f 0300 	mov.w	r3, #0
 800957c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009580:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009584:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009588:	4692      	mov	sl, r2
 800958a:	469b      	mov	fp, r3
 800958c:	4643      	mov	r3, r8
 800958e:	eb1a 0303 	adds.w	r3, sl, r3
 8009592:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009596:	464b      	mov	r3, r9
 8009598:	eb4b 0303 	adc.w	r3, fp, r3
 800959c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80095a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80095a4:	685b      	ldr	r3, [r3, #4]
 80095a6:	2200      	movs	r2, #0
 80095a8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80095ac:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80095b0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80095b4:	460b      	mov	r3, r1
 80095b6:	18db      	adds	r3, r3, r3
 80095b8:	643b      	str	r3, [r7, #64]	; 0x40
 80095ba:	4613      	mov	r3, r2
 80095bc:	eb42 0303 	adc.w	r3, r2, r3
 80095c0:	647b      	str	r3, [r7, #68]	; 0x44
 80095c2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80095c6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80095ca:	f7f7 fb6d 	bl	8000ca8 <__aeabi_uldivmod>
 80095ce:	4602      	mov	r2, r0
 80095d0:	460b      	mov	r3, r1
 80095d2:	4611      	mov	r1, r2
 80095d4:	4b3b      	ldr	r3, [pc, #236]	; (80096c4 <UART_SetConfig+0x2d4>)
 80095d6:	fba3 2301 	umull	r2, r3, r3, r1
 80095da:	095b      	lsrs	r3, r3, #5
 80095dc:	2264      	movs	r2, #100	; 0x64
 80095de:	fb02 f303 	mul.w	r3, r2, r3
 80095e2:	1acb      	subs	r3, r1, r3
 80095e4:	00db      	lsls	r3, r3, #3
 80095e6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80095ea:	4b36      	ldr	r3, [pc, #216]	; (80096c4 <UART_SetConfig+0x2d4>)
 80095ec:	fba3 2302 	umull	r2, r3, r3, r2
 80095f0:	095b      	lsrs	r3, r3, #5
 80095f2:	005b      	lsls	r3, r3, #1
 80095f4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80095f8:	441c      	add	r4, r3
 80095fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80095fe:	2200      	movs	r2, #0
 8009600:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009604:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8009608:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800960c:	4642      	mov	r2, r8
 800960e:	464b      	mov	r3, r9
 8009610:	1891      	adds	r1, r2, r2
 8009612:	63b9      	str	r1, [r7, #56]	; 0x38
 8009614:	415b      	adcs	r3, r3
 8009616:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009618:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800961c:	4641      	mov	r1, r8
 800961e:	1851      	adds	r1, r2, r1
 8009620:	6339      	str	r1, [r7, #48]	; 0x30
 8009622:	4649      	mov	r1, r9
 8009624:	414b      	adcs	r3, r1
 8009626:	637b      	str	r3, [r7, #52]	; 0x34
 8009628:	f04f 0200 	mov.w	r2, #0
 800962c:	f04f 0300 	mov.w	r3, #0
 8009630:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8009634:	4659      	mov	r1, fp
 8009636:	00cb      	lsls	r3, r1, #3
 8009638:	4651      	mov	r1, sl
 800963a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800963e:	4651      	mov	r1, sl
 8009640:	00ca      	lsls	r2, r1, #3
 8009642:	4610      	mov	r0, r2
 8009644:	4619      	mov	r1, r3
 8009646:	4603      	mov	r3, r0
 8009648:	4642      	mov	r2, r8
 800964a:	189b      	adds	r3, r3, r2
 800964c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009650:	464b      	mov	r3, r9
 8009652:	460a      	mov	r2, r1
 8009654:	eb42 0303 	adc.w	r3, r2, r3
 8009658:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800965c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009660:	685b      	ldr	r3, [r3, #4]
 8009662:	2200      	movs	r2, #0
 8009664:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8009668:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800966c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8009670:	460b      	mov	r3, r1
 8009672:	18db      	adds	r3, r3, r3
 8009674:	62bb      	str	r3, [r7, #40]	; 0x28
 8009676:	4613      	mov	r3, r2
 8009678:	eb42 0303 	adc.w	r3, r2, r3
 800967c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800967e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009682:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8009686:	f7f7 fb0f 	bl	8000ca8 <__aeabi_uldivmod>
 800968a:	4602      	mov	r2, r0
 800968c:	460b      	mov	r3, r1
 800968e:	4b0d      	ldr	r3, [pc, #52]	; (80096c4 <UART_SetConfig+0x2d4>)
 8009690:	fba3 1302 	umull	r1, r3, r3, r2
 8009694:	095b      	lsrs	r3, r3, #5
 8009696:	2164      	movs	r1, #100	; 0x64
 8009698:	fb01 f303 	mul.w	r3, r1, r3
 800969c:	1ad3      	subs	r3, r2, r3
 800969e:	00db      	lsls	r3, r3, #3
 80096a0:	3332      	adds	r3, #50	; 0x32
 80096a2:	4a08      	ldr	r2, [pc, #32]	; (80096c4 <UART_SetConfig+0x2d4>)
 80096a4:	fba2 2303 	umull	r2, r3, r2, r3
 80096a8:	095b      	lsrs	r3, r3, #5
 80096aa:	f003 0207 	and.w	r2, r3, #7
 80096ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	4422      	add	r2, r4
 80096b6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80096b8:	e106      	b.n	80098c8 <UART_SetConfig+0x4d8>
 80096ba:	bf00      	nop
 80096bc:	40011000 	.word	0x40011000
 80096c0:	40011400 	.word	0x40011400
 80096c4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80096c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80096cc:	2200      	movs	r2, #0
 80096ce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80096d2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80096d6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80096da:	4642      	mov	r2, r8
 80096dc:	464b      	mov	r3, r9
 80096de:	1891      	adds	r1, r2, r2
 80096e0:	6239      	str	r1, [r7, #32]
 80096e2:	415b      	adcs	r3, r3
 80096e4:	627b      	str	r3, [r7, #36]	; 0x24
 80096e6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80096ea:	4641      	mov	r1, r8
 80096ec:	1854      	adds	r4, r2, r1
 80096ee:	4649      	mov	r1, r9
 80096f0:	eb43 0501 	adc.w	r5, r3, r1
 80096f4:	f04f 0200 	mov.w	r2, #0
 80096f8:	f04f 0300 	mov.w	r3, #0
 80096fc:	00eb      	lsls	r3, r5, #3
 80096fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009702:	00e2      	lsls	r2, r4, #3
 8009704:	4614      	mov	r4, r2
 8009706:	461d      	mov	r5, r3
 8009708:	4643      	mov	r3, r8
 800970a:	18e3      	adds	r3, r4, r3
 800970c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009710:	464b      	mov	r3, r9
 8009712:	eb45 0303 	adc.w	r3, r5, r3
 8009716:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800971a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800971e:	685b      	ldr	r3, [r3, #4]
 8009720:	2200      	movs	r2, #0
 8009722:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009726:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800972a:	f04f 0200 	mov.w	r2, #0
 800972e:	f04f 0300 	mov.w	r3, #0
 8009732:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8009736:	4629      	mov	r1, r5
 8009738:	008b      	lsls	r3, r1, #2
 800973a:	4621      	mov	r1, r4
 800973c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009740:	4621      	mov	r1, r4
 8009742:	008a      	lsls	r2, r1, #2
 8009744:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8009748:	f7f7 faae 	bl	8000ca8 <__aeabi_uldivmod>
 800974c:	4602      	mov	r2, r0
 800974e:	460b      	mov	r3, r1
 8009750:	4b60      	ldr	r3, [pc, #384]	; (80098d4 <UART_SetConfig+0x4e4>)
 8009752:	fba3 2302 	umull	r2, r3, r3, r2
 8009756:	095b      	lsrs	r3, r3, #5
 8009758:	011c      	lsls	r4, r3, #4
 800975a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800975e:	2200      	movs	r2, #0
 8009760:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009764:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009768:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800976c:	4642      	mov	r2, r8
 800976e:	464b      	mov	r3, r9
 8009770:	1891      	adds	r1, r2, r2
 8009772:	61b9      	str	r1, [r7, #24]
 8009774:	415b      	adcs	r3, r3
 8009776:	61fb      	str	r3, [r7, #28]
 8009778:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800977c:	4641      	mov	r1, r8
 800977e:	1851      	adds	r1, r2, r1
 8009780:	6139      	str	r1, [r7, #16]
 8009782:	4649      	mov	r1, r9
 8009784:	414b      	adcs	r3, r1
 8009786:	617b      	str	r3, [r7, #20]
 8009788:	f04f 0200 	mov.w	r2, #0
 800978c:	f04f 0300 	mov.w	r3, #0
 8009790:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009794:	4659      	mov	r1, fp
 8009796:	00cb      	lsls	r3, r1, #3
 8009798:	4651      	mov	r1, sl
 800979a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800979e:	4651      	mov	r1, sl
 80097a0:	00ca      	lsls	r2, r1, #3
 80097a2:	4610      	mov	r0, r2
 80097a4:	4619      	mov	r1, r3
 80097a6:	4603      	mov	r3, r0
 80097a8:	4642      	mov	r2, r8
 80097aa:	189b      	adds	r3, r3, r2
 80097ac:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80097b0:	464b      	mov	r3, r9
 80097b2:	460a      	mov	r2, r1
 80097b4:	eb42 0303 	adc.w	r3, r2, r3
 80097b8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80097bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80097c0:	685b      	ldr	r3, [r3, #4]
 80097c2:	2200      	movs	r2, #0
 80097c4:	67bb      	str	r3, [r7, #120]	; 0x78
 80097c6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80097c8:	f04f 0200 	mov.w	r2, #0
 80097cc:	f04f 0300 	mov.w	r3, #0
 80097d0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80097d4:	4649      	mov	r1, r9
 80097d6:	008b      	lsls	r3, r1, #2
 80097d8:	4641      	mov	r1, r8
 80097da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80097de:	4641      	mov	r1, r8
 80097e0:	008a      	lsls	r2, r1, #2
 80097e2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80097e6:	f7f7 fa5f 	bl	8000ca8 <__aeabi_uldivmod>
 80097ea:	4602      	mov	r2, r0
 80097ec:	460b      	mov	r3, r1
 80097ee:	4611      	mov	r1, r2
 80097f0:	4b38      	ldr	r3, [pc, #224]	; (80098d4 <UART_SetConfig+0x4e4>)
 80097f2:	fba3 2301 	umull	r2, r3, r3, r1
 80097f6:	095b      	lsrs	r3, r3, #5
 80097f8:	2264      	movs	r2, #100	; 0x64
 80097fa:	fb02 f303 	mul.w	r3, r2, r3
 80097fe:	1acb      	subs	r3, r1, r3
 8009800:	011b      	lsls	r3, r3, #4
 8009802:	3332      	adds	r3, #50	; 0x32
 8009804:	4a33      	ldr	r2, [pc, #204]	; (80098d4 <UART_SetConfig+0x4e4>)
 8009806:	fba2 2303 	umull	r2, r3, r2, r3
 800980a:	095b      	lsrs	r3, r3, #5
 800980c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009810:	441c      	add	r4, r3
 8009812:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009816:	2200      	movs	r2, #0
 8009818:	673b      	str	r3, [r7, #112]	; 0x70
 800981a:	677a      	str	r2, [r7, #116]	; 0x74
 800981c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8009820:	4642      	mov	r2, r8
 8009822:	464b      	mov	r3, r9
 8009824:	1891      	adds	r1, r2, r2
 8009826:	60b9      	str	r1, [r7, #8]
 8009828:	415b      	adcs	r3, r3
 800982a:	60fb      	str	r3, [r7, #12]
 800982c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009830:	4641      	mov	r1, r8
 8009832:	1851      	adds	r1, r2, r1
 8009834:	6039      	str	r1, [r7, #0]
 8009836:	4649      	mov	r1, r9
 8009838:	414b      	adcs	r3, r1
 800983a:	607b      	str	r3, [r7, #4]
 800983c:	f04f 0200 	mov.w	r2, #0
 8009840:	f04f 0300 	mov.w	r3, #0
 8009844:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009848:	4659      	mov	r1, fp
 800984a:	00cb      	lsls	r3, r1, #3
 800984c:	4651      	mov	r1, sl
 800984e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009852:	4651      	mov	r1, sl
 8009854:	00ca      	lsls	r2, r1, #3
 8009856:	4610      	mov	r0, r2
 8009858:	4619      	mov	r1, r3
 800985a:	4603      	mov	r3, r0
 800985c:	4642      	mov	r2, r8
 800985e:	189b      	adds	r3, r3, r2
 8009860:	66bb      	str	r3, [r7, #104]	; 0x68
 8009862:	464b      	mov	r3, r9
 8009864:	460a      	mov	r2, r1
 8009866:	eb42 0303 	adc.w	r3, r2, r3
 800986a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800986c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009870:	685b      	ldr	r3, [r3, #4]
 8009872:	2200      	movs	r2, #0
 8009874:	663b      	str	r3, [r7, #96]	; 0x60
 8009876:	667a      	str	r2, [r7, #100]	; 0x64
 8009878:	f04f 0200 	mov.w	r2, #0
 800987c:	f04f 0300 	mov.w	r3, #0
 8009880:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8009884:	4649      	mov	r1, r9
 8009886:	008b      	lsls	r3, r1, #2
 8009888:	4641      	mov	r1, r8
 800988a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800988e:	4641      	mov	r1, r8
 8009890:	008a      	lsls	r2, r1, #2
 8009892:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8009896:	f7f7 fa07 	bl	8000ca8 <__aeabi_uldivmod>
 800989a:	4602      	mov	r2, r0
 800989c:	460b      	mov	r3, r1
 800989e:	4b0d      	ldr	r3, [pc, #52]	; (80098d4 <UART_SetConfig+0x4e4>)
 80098a0:	fba3 1302 	umull	r1, r3, r3, r2
 80098a4:	095b      	lsrs	r3, r3, #5
 80098a6:	2164      	movs	r1, #100	; 0x64
 80098a8:	fb01 f303 	mul.w	r3, r1, r3
 80098ac:	1ad3      	subs	r3, r2, r3
 80098ae:	011b      	lsls	r3, r3, #4
 80098b0:	3332      	adds	r3, #50	; 0x32
 80098b2:	4a08      	ldr	r2, [pc, #32]	; (80098d4 <UART_SetConfig+0x4e4>)
 80098b4:	fba2 2303 	umull	r2, r3, r2, r3
 80098b8:	095b      	lsrs	r3, r3, #5
 80098ba:	f003 020f 	and.w	r2, r3, #15
 80098be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	4422      	add	r2, r4
 80098c6:	609a      	str	r2, [r3, #8]
}
 80098c8:	bf00      	nop
 80098ca:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80098ce:	46bd      	mov	sp, r7
 80098d0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80098d4:	51eb851f 	.word	0x51eb851f

080098d8 <__cvt>:
 80098d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80098dc:	ec55 4b10 	vmov	r4, r5, d0
 80098e0:	2d00      	cmp	r5, #0
 80098e2:	460e      	mov	r6, r1
 80098e4:	4619      	mov	r1, r3
 80098e6:	462b      	mov	r3, r5
 80098e8:	bfbb      	ittet	lt
 80098ea:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80098ee:	461d      	movlt	r5, r3
 80098f0:	2300      	movge	r3, #0
 80098f2:	232d      	movlt	r3, #45	; 0x2d
 80098f4:	700b      	strb	r3, [r1, #0]
 80098f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80098f8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80098fc:	4691      	mov	r9, r2
 80098fe:	f023 0820 	bic.w	r8, r3, #32
 8009902:	bfbc      	itt	lt
 8009904:	4622      	movlt	r2, r4
 8009906:	4614      	movlt	r4, r2
 8009908:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800990c:	d005      	beq.n	800991a <__cvt+0x42>
 800990e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009912:	d100      	bne.n	8009916 <__cvt+0x3e>
 8009914:	3601      	adds	r6, #1
 8009916:	2102      	movs	r1, #2
 8009918:	e000      	b.n	800991c <__cvt+0x44>
 800991a:	2103      	movs	r1, #3
 800991c:	ab03      	add	r3, sp, #12
 800991e:	9301      	str	r3, [sp, #4]
 8009920:	ab02      	add	r3, sp, #8
 8009922:	9300      	str	r3, [sp, #0]
 8009924:	ec45 4b10 	vmov	d0, r4, r5
 8009928:	4653      	mov	r3, sl
 800992a:	4632      	mov	r2, r6
 800992c:	f000 ff44 	bl	800a7b8 <_dtoa_r>
 8009930:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009934:	4607      	mov	r7, r0
 8009936:	d102      	bne.n	800993e <__cvt+0x66>
 8009938:	f019 0f01 	tst.w	r9, #1
 800993c:	d022      	beq.n	8009984 <__cvt+0xac>
 800993e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009942:	eb07 0906 	add.w	r9, r7, r6
 8009946:	d110      	bne.n	800996a <__cvt+0x92>
 8009948:	783b      	ldrb	r3, [r7, #0]
 800994a:	2b30      	cmp	r3, #48	; 0x30
 800994c:	d10a      	bne.n	8009964 <__cvt+0x8c>
 800994e:	2200      	movs	r2, #0
 8009950:	2300      	movs	r3, #0
 8009952:	4620      	mov	r0, r4
 8009954:	4629      	mov	r1, r5
 8009956:	f7f7 f8c7 	bl	8000ae8 <__aeabi_dcmpeq>
 800995a:	b918      	cbnz	r0, 8009964 <__cvt+0x8c>
 800995c:	f1c6 0601 	rsb	r6, r6, #1
 8009960:	f8ca 6000 	str.w	r6, [sl]
 8009964:	f8da 3000 	ldr.w	r3, [sl]
 8009968:	4499      	add	r9, r3
 800996a:	2200      	movs	r2, #0
 800996c:	2300      	movs	r3, #0
 800996e:	4620      	mov	r0, r4
 8009970:	4629      	mov	r1, r5
 8009972:	f7f7 f8b9 	bl	8000ae8 <__aeabi_dcmpeq>
 8009976:	b108      	cbz	r0, 800997c <__cvt+0xa4>
 8009978:	f8cd 900c 	str.w	r9, [sp, #12]
 800997c:	2230      	movs	r2, #48	; 0x30
 800997e:	9b03      	ldr	r3, [sp, #12]
 8009980:	454b      	cmp	r3, r9
 8009982:	d307      	bcc.n	8009994 <__cvt+0xbc>
 8009984:	9b03      	ldr	r3, [sp, #12]
 8009986:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009988:	1bdb      	subs	r3, r3, r7
 800998a:	4638      	mov	r0, r7
 800998c:	6013      	str	r3, [r2, #0]
 800998e:	b004      	add	sp, #16
 8009990:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009994:	1c59      	adds	r1, r3, #1
 8009996:	9103      	str	r1, [sp, #12]
 8009998:	701a      	strb	r2, [r3, #0]
 800999a:	e7f0      	b.n	800997e <__cvt+0xa6>

0800999c <__exponent>:
 800999c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800999e:	4603      	mov	r3, r0
 80099a0:	2900      	cmp	r1, #0
 80099a2:	bfb8      	it	lt
 80099a4:	4249      	neglt	r1, r1
 80099a6:	f803 2b02 	strb.w	r2, [r3], #2
 80099aa:	bfb4      	ite	lt
 80099ac:	222d      	movlt	r2, #45	; 0x2d
 80099ae:	222b      	movge	r2, #43	; 0x2b
 80099b0:	2909      	cmp	r1, #9
 80099b2:	7042      	strb	r2, [r0, #1]
 80099b4:	dd2a      	ble.n	8009a0c <__exponent+0x70>
 80099b6:	f10d 0207 	add.w	r2, sp, #7
 80099ba:	4617      	mov	r7, r2
 80099bc:	260a      	movs	r6, #10
 80099be:	4694      	mov	ip, r2
 80099c0:	fb91 f5f6 	sdiv	r5, r1, r6
 80099c4:	fb06 1415 	mls	r4, r6, r5, r1
 80099c8:	3430      	adds	r4, #48	; 0x30
 80099ca:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80099ce:	460c      	mov	r4, r1
 80099d0:	2c63      	cmp	r4, #99	; 0x63
 80099d2:	f102 32ff 	add.w	r2, r2, #4294967295
 80099d6:	4629      	mov	r1, r5
 80099d8:	dcf1      	bgt.n	80099be <__exponent+0x22>
 80099da:	3130      	adds	r1, #48	; 0x30
 80099dc:	f1ac 0402 	sub.w	r4, ip, #2
 80099e0:	f802 1c01 	strb.w	r1, [r2, #-1]
 80099e4:	1c41      	adds	r1, r0, #1
 80099e6:	4622      	mov	r2, r4
 80099e8:	42ba      	cmp	r2, r7
 80099ea:	d30a      	bcc.n	8009a02 <__exponent+0x66>
 80099ec:	f10d 0209 	add.w	r2, sp, #9
 80099f0:	eba2 020c 	sub.w	r2, r2, ip
 80099f4:	42bc      	cmp	r4, r7
 80099f6:	bf88      	it	hi
 80099f8:	2200      	movhi	r2, #0
 80099fa:	4413      	add	r3, r2
 80099fc:	1a18      	subs	r0, r3, r0
 80099fe:	b003      	add	sp, #12
 8009a00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a02:	f812 5b01 	ldrb.w	r5, [r2], #1
 8009a06:	f801 5f01 	strb.w	r5, [r1, #1]!
 8009a0a:	e7ed      	b.n	80099e8 <__exponent+0x4c>
 8009a0c:	2330      	movs	r3, #48	; 0x30
 8009a0e:	3130      	adds	r1, #48	; 0x30
 8009a10:	7083      	strb	r3, [r0, #2]
 8009a12:	70c1      	strb	r1, [r0, #3]
 8009a14:	1d03      	adds	r3, r0, #4
 8009a16:	e7f1      	b.n	80099fc <__exponent+0x60>

08009a18 <_printf_float>:
 8009a18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a1c:	ed2d 8b02 	vpush	{d8}
 8009a20:	b08d      	sub	sp, #52	; 0x34
 8009a22:	460c      	mov	r4, r1
 8009a24:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009a28:	4616      	mov	r6, r2
 8009a2a:	461f      	mov	r7, r3
 8009a2c:	4605      	mov	r5, r0
 8009a2e:	f000 fdb7 	bl	800a5a0 <_localeconv_r>
 8009a32:	f8d0 a000 	ldr.w	sl, [r0]
 8009a36:	4650      	mov	r0, sl
 8009a38:	f7f6 fc2a 	bl	8000290 <strlen>
 8009a3c:	2300      	movs	r3, #0
 8009a3e:	930a      	str	r3, [sp, #40]	; 0x28
 8009a40:	6823      	ldr	r3, [r4, #0]
 8009a42:	9305      	str	r3, [sp, #20]
 8009a44:	f8d8 3000 	ldr.w	r3, [r8]
 8009a48:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009a4c:	3307      	adds	r3, #7
 8009a4e:	f023 0307 	bic.w	r3, r3, #7
 8009a52:	f103 0208 	add.w	r2, r3, #8
 8009a56:	f8c8 2000 	str.w	r2, [r8]
 8009a5a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009a5e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009a62:	9307      	str	r3, [sp, #28]
 8009a64:	f8cd 8018 	str.w	r8, [sp, #24]
 8009a68:	ee08 0a10 	vmov	s16, r0
 8009a6c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8009a70:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009a74:	4b9e      	ldr	r3, [pc, #632]	; (8009cf0 <_printf_float+0x2d8>)
 8009a76:	f04f 32ff 	mov.w	r2, #4294967295
 8009a7a:	f7f7 f867 	bl	8000b4c <__aeabi_dcmpun>
 8009a7e:	bb88      	cbnz	r0, 8009ae4 <_printf_float+0xcc>
 8009a80:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009a84:	4b9a      	ldr	r3, [pc, #616]	; (8009cf0 <_printf_float+0x2d8>)
 8009a86:	f04f 32ff 	mov.w	r2, #4294967295
 8009a8a:	f7f7 f841 	bl	8000b10 <__aeabi_dcmple>
 8009a8e:	bb48      	cbnz	r0, 8009ae4 <_printf_float+0xcc>
 8009a90:	2200      	movs	r2, #0
 8009a92:	2300      	movs	r3, #0
 8009a94:	4640      	mov	r0, r8
 8009a96:	4649      	mov	r1, r9
 8009a98:	f7f7 f830 	bl	8000afc <__aeabi_dcmplt>
 8009a9c:	b110      	cbz	r0, 8009aa4 <_printf_float+0x8c>
 8009a9e:	232d      	movs	r3, #45	; 0x2d
 8009aa0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009aa4:	4a93      	ldr	r2, [pc, #588]	; (8009cf4 <_printf_float+0x2dc>)
 8009aa6:	4b94      	ldr	r3, [pc, #592]	; (8009cf8 <_printf_float+0x2e0>)
 8009aa8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009aac:	bf94      	ite	ls
 8009aae:	4690      	movls	r8, r2
 8009ab0:	4698      	movhi	r8, r3
 8009ab2:	2303      	movs	r3, #3
 8009ab4:	6123      	str	r3, [r4, #16]
 8009ab6:	9b05      	ldr	r3, [sp, #20]
 8009ab8:	f023 0304 	bic.w	r3, r3, #4
 8009abc:	6023      	str	r3, [r4, #0]
 8009abe:	f04f 0900 	mov.w	r9, #0
 8009ac2:	9700      	str	r7, [sp, #0]
 8009ac4:	4633      	mov	r3, r6
 8009ac6:	aa0b      	add	r2, sp, #44	; 0x2c
 8009ac8:	4621      	mov	r1, r4
 8009aca:	4628      	mov	r0, r5
 8009acc:	f000 f9da 	bl	8009e84 <_printf_common>
 8009ad0:	3001      	adds	r0, #1
 8009ad2:	f040 8090 	bne.w	8009bf6 <_printf_float+0x1de>
 8009ad6:	f04f 30ff 	mov.w	r0, #4294967295
 8009ada:	b00d      	add	sp, #52	; 0x34
 8009adc:	ecbd 8b02 	vpop	{d8}
 8009ae0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ae4:	4642      	mov	r2, r8
 8009ae6:	464b      	mov	r3, r9
 8009ae8:	4640      	mov	r0, r8
 8009aea:	4649      	mov	r1, r9
 8009aec:	f7f7 f82e 	bl	8000b4c <__aeabi_dcmpun>
 8009af0:	b140      	cbz	r0, 8009b04 <_printf_float+0xec>
 8009af2:	464b      	mov	r3, r9
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	bfbc      	itt	lt
 8009af8:	232d      	movlt	r3, #45	; 0x2d
 8009afa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009afe:	4a7f      	ldr	r2, [pc, #508]	; (8009cfc <_printf_float+0x2e4>)
 8009b00:	4b7f      	ldr	r3, [pc, #508]	; (8009d00 <_printf_float+0x2e8>)
 8009b02:	e7d1      	b.n	8009aa8 <_printf_float+0x90>
 8009b04:	6863      	ldr	r3, [r4, #4]
 8009b06:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009b0a:	9206      	str	r2, [sp, #24]
 8009b0c:	1c5a      	adds	r2, r3, #1
 8009b0e:	d13f      	bne.n	8009b90 <_printf_float+0x178>
 8009b10:	2306      	movs	r3, #6
 8009b12:	6063      	str	r3, [r4, #4]
 8009b14:	9b05      	ldr	r3, [sp, #20]
 8009b16:	6861      	ldr	r1, [r4, #4]
 8009b18:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009b1c:	2300      	movs	r3, #0
 8009b1e:	9303      	str	r3, [sp, #12]
 8009b20:	ab0a      	add	r3, sp, #40	; 0x28
 8009b22:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009b26:	ab09      	add	r3, sp, #36	; 0x24
 8009b28:	ec49 8b10 	vmov	d0, r8, r9
 8009b2c:	9300      	str	r3, [sp, #0]
 8009b2e:	6022      	str	r2, [r4, #0]
 8009b30:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009b34:	4628      	mov	r0, r5
 8009b36:	f7ff fecf 	bl	80098d8 <__cvt>
 8009b3a:	9b06      	ldr	r3, [sp, #24]
 8009b3c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009b3e:	2b47      	cmp	r3, #71	; 0x47
 8009b40:	4680      	mov	r8, r0
 8009b42:	d108      	bne.n	8009b56 <_printf_float+0x13e>
 8009b44:	1cc8      	adds	r0, r1, #3
 8009b46:	db02      	blt.n	8009b4e <_printf_float+0x136>
 8009b48:	6863      	ldr	r3, [r4, #4]
 8009b4a:	4299      	cmp	r1, r3
 8009b4c:	dd41      	ble.n	8009bd2 <_printf_float+0x1ba>
 8009b4e:	f1ab 0302 	sub.w	r3, fp, #2
 8009b52:	fa5f fb83 	uxtb.w	fp, r3
 8009b56:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009b5a:	d820      	bhi.n	8009b9e <_printf_float+0x186>
 8009b5c:	3901      	subs	r1, #1
 8009b5e:	465a      	mov	r2, fp
 8009b60:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009b64:	9109      	str	r1, [sp, #36]	; 0x24
 8009b66:	f7ff ff19 	bl	800999c <__exponent>
 8009b6a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009b6c:	1813      	adds	r3, r2, r0
 8009b6e:	2a01      	cmp	r2, #1
 8009b70:	4681      	mov	r9, r0
 8009b72:	6123      	str	r3, [r4, #16]
 8009b74:	dc02      	bgt.n	8009b7c <_printf_float+0x164>
 8009b76:	6822      	ldr	r2, [r4, #0]
 8009b78:	07d2      	lsls	r2, r2, #31
 8009b7a:	d501      	bpl.n	8009b80 <_printf_float+0x168>
 8009b7c:	3301      	adds	r3, #1
 8009b7e:	6123      	str	r3, [r4, #16]
 8009b80:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d09c      	beq.n	8009ac2 <_printf_float+0xaa>
 8009b88:	232d      	movs	r3, #45	; 0x2d
 8009b8a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009b8e:	e798      	b.n	8009ac2 <_printf_float+0xaa>
 8009b90:	9a06      	ldr	r2, [sp, #24]
 8009b92:	2a47      	cmp	r2, #71	; 0x47
 8009b94:	d1be      	bne.n	8009b14 <_printf_float+0xfc>
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d1bc      	bne.n	8009b14 <_printf_float+0xfc>
 8009b9a:	2301      	movs	r3, #1
 8009b9c:	e7b9      	b.n	8009b12 <_printf_float+0xfa>
 8009b9e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009ba2:	d118      	bne.n	8009bd6 <_printf_float+0x1be>
 8009ba4:	2900      	cmp	r1, #0
 8009ba6:	6863      	ldr	r3, [r4, #4]
 8009ba8:	dd0b      	ble.n	8009bc2 <_printf_float+0x1aa>
 8009baa:	6121      	str	r1, [r4, #16]
 8009bac:	b913      	cbnz	r3, 8009bb4 <_printf_float+0x19c>
 8009bae:	6822      	ldr	r2, [r4, #0]
 8009bb0:	07d0      	lsls	r0, r2, #31
 8009bb2:	d502      	bpl.n	8009bba <_printf_float+0x1a2>
 8009bb4:	3301      	adds	r3, #1
 8009bb6:	440b      	add	r3, r1
 8009bb8:	6123      	str	r3, [r4, #16]
 8009bba:	65a1      	str	r1, [r4, #88]	; 0x58
 8009bbc:	f04f 0900 	mov.w	r9, #0
 8009bc0:	e7de      	b.n	8009b80 <_printf_float+0x168>
 8009bc2:	b913      	cbnz	r3, 8009bca <_printf_float+0x1b2>
 8009bc4:	6822      	ldr	r2, [r4, #0]
 8009bc6:	07d2      	lsls	r2, r2, #31
 8009bc8:	d501      	bpl.n	8009bce <_printf_float+0x1b6>
 8009bca:	3302      	adds	r3, #2
 8009bcc:	e7f4      	b.n	8009bb8 <_printf_float+0x1a0>
 8009bce:	2301      	movs	r3, #1
 8009bd0:	e7f2      	b.n	8009bb8 <_printf_float+0x1a0>
 8009bd2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009bd6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009bd8:	4299      	cmp	r1, r3
 8009bda:	db05      	blt.n	8009be8 <_printf_float+0x1d0>
 8009bdc:	6823      	ldr	r3, [r4, #0]
 8009bde:	6121      	str	r1, [r4, #16]
 8009be0:	07d8      	lsls	r0, r3, #31
 8009be2:	d5ea      	bpl.n	8009bba <_printf_float+0x1a2>
 8009be4:	1c4b      	adds	r3, r1, #1
 8009be6:	e7e7      	b.n	8009bb8 <_printf_float+0x1a0>
 8009be8:	2900      	cmp	r1, #0
 8009bea:	bfd4      	ite	le
 8009bec:	f1c1 0202 	rsble	r2, r1, #2
 8009bf0:	2201      	movgt	r2, #1
 8009bf2:	4413      	add	r3, r2
 8009bf4:	e7e0      	b.n	8009bb8 <_printf_float+0x1a0>
 8009bf6:	6823      	ldr	r3, [r4, #0]
 8009bf8:	055a      	lsls	r2, r3, #21
 8009bfa:	d407      	bmi.n	8009c0c <_printf_float+0x1f4>
 8009bfc:	6923      	ldr	r3, [r4, #16]
 8009bfe:	4642      	mov	r2, r8
 8009c00:	4631      	mov	r1, r6
 8009c02:	4628      	mov	r0, r5
 8009c04:	47b8      	blx	r7
 8009c06:	3001      	adds	r0, #1
 8009c08:	d12c      	bne.n	8009c64 <_printf_float+0x24c>
 8009c0a:	e764      	b.n	8009ad6 <_printf_float+0xbe>
 8009c0c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009c10:	f240 80e0 	bls.w	8009dd4 <_printf_float+0x3bc>
 8009c14:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009c18:	2200      	movs	r2, #0
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	f7f6 ff64 	bl	8000ae8 <__aeabi_dcmpeq>
 8009c20:	2800      	cmp	r0, #0
 8009c22:	d034      	beq.n	8009c8e <_printf_float+0x276>
 8009c24:	4a37      	ldr	r2, [pc, #220]	; (8009d04 <_printf_float+0x2ec>)
 8009c26:	2301      	movs	r3, #1
 8009c28:	4631      	mov	r1, r6
 8009c2a:	4628      	mov	r0, r5
 8009c2c:	47b8      	blx	r7
 8009c2e:	3001      	adds	r0, #1
 8009c30:	f43f af51 	beq.w	8009ad6 <_printf_float+0xbe>
 8009c34:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009c38:	429a      	cmp	r2, r3
 8009c3a:	db02      	blt.n	8009c42 <_printf_float+0x22a>
 8009c3c:	6823      	ldr	r3, [r4, #0]
 8009c3e:	07d8      	lsls	r0, r3, #31
 8009c40:	d510      	bpl.n	8009c64 <_printf_float+0x24c>
 8009c42:	ee18 3a10 	vmov	r3, s16
 8009c46:	4652      	mov	r2, sl
 8009c48:	4631      	mov	r1, r6
 8009c4a:	4628      	mov	r0, r5
 8009c4c:	47b8      	blx	r7
 8009c4e:	3001      	adds	r0, #1
 8009c50:	f43f af41 	beq.w	8009ad6 <_printf_float+0xbe>
 8009c54:	f04f 0800 	mov.w	r8, #0
 8009c58:	f104 091a 	add.w	r9, r4, #26
 8009c5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c5e:	3b01      	subs	r3, #1
 8009c60:	4543      	cmp	r3, r8
 8009c62:	dc09      	bgt.n	8009c78 <_printf_float+0x260>
 8009c64:	6823      	ldr	r3, [r4, #0]
 8009c66:	079b      	lsls	r3, r3, #30
 8009c68:	f100 8107 	bmi.w	8009e7a <_printf_float+0x462>
 8009c6c:	68e0      	ldr	r0, [r4, #12]
 8009c6e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c70:	4298      	cmp	r0, r3
 8009c72:	bfb8      	it	lt
 8009c74:	4618      	movlt	r0, r3
 8009c76:	e730      	b.n	8009ada <_printf_float+0xc2>
 8009c78:	2301      	movs	r3, #1
 8009c7a:	464a      	mov	r2, r9
 8009c7c:	4631      	mov	r1, r6
 8009c7e:	4628      	mov	r0, r5
 8009c80:	47b8      	blx	r7
 8009c82:	3001      	adds	r0, #1
 8009c84:	f43f af27 	beq.w	8009ad6 <_printf_float+0xbe>
 8009c88:	f108 0801 	add.w	r8, r8, #1
 8009c8c:	e7e6      	b.n	8009c5c <_printf_float+0x244>
 8009c8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	dc39      	bgt.n	8009d08 <_printf_float+0x2f0>
 8009c94:	4a1b      	ldr	r2, [pc, #108]	; (8009d04 <_printf_float+0x2ec>)
 8009c96:	2301      	movs	r3, #1
 8009c98:	4631      	mov	r1, r6
 8009c9a:	4628      	mov	r0, r5
 8009c9c:	47b8      	blx	r7
 8009c9e:	3001      	adds	r0, #1
 8009ca0:	f43f af19 	beq.w	8009ad6 <_printf_float+0xbe>
 8009ca4:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009ca8:	4313      	orrs	r3, r2
 8009caa:	d102      	bne.n	8009cb2 <_printf_float+0x29a>
 8009cac:	6823      	ldr	r3, [r4, #0]
 8009cae:	07d9      	lsls	r1, r3, #31
 8009cb0:	d5d8      	bpl.n	8009c64 <_printf_float+0x24c>
 8009cb2:	ee18 3a10 	vmov	r3, s16
 8009cb6:	4652      	mov	r2, sl
 8009cb8:	4631      	mov	r1, r6
 8009cba:	4628      	mov	r0, r5
 8009cbc:	47b8      	blx	r7
 8009cbe:	3001      	adds	r0, #1
 8009cc0:	f43f af09 	beq.w	8009ad6 <_printf_float+0xbe>
 8009cc4:	f04f 0900 	mov.w	r9, #0
 8009cc8:	f104 0a1a 	add.w	sl, r4, #26
 8009ccc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009cce:	425b      	negs	r3, r3
 8009cd0:	454b      	cmp	r3, r9
 8009cd2:	dc01      	bgt.n	8009cd8 <_printf_float+0x2c0>
 8009cd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009cd6:	e792      	b.n	8009bfe <_printf_float+0x1e6>
 8009cd8:	2301      	movs	r3, #1
 8009cda:	4652      	mov	r2, sl
 8009cdc:	4631      	mov	r1, r6
 8009cde:	4628      	mov	r0, r5
 8009ce0:	47b8      	blx	r7
 8009ce2:	3001      	adds	r0, #1
 8009ce4:	f43f aef7 	beq.w	8009ad6 <_printf_float+0xbe>
 8009ce8:	f109 0901 	add.w	r9, r9, #1
 8009cec:	e7ee      	b.n	8009ccc <_printf_float+0x2b4>
 8009cee:	bf00      	nop
 8009cf0:	7fefffff 	.word	0x7fefffff
 8009cf4:	0800cd64 	.word	0x0800cd64
 8009cf8:	0800cd68 	.word	0x0800cd68
 8009cfc:	0800cd6c 	.word	0x0800cd6c
 8009d00:	0800cd70 	.word	0x0800cd70
 8009d04:	0800cd74 	.word	0x0800cd74
 8009d08:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009d0a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009d0c:	429a      	cmp	r2, r3
 8009d0e:	bfa8      	it	ge
 8009d10:	461a      	movge	r2, r3
 8009d12:	2a00      	cmp	r2, #0
 8009d14:	4691      	mov	r9, r2
 8009d16:	dc37      	bgt.n	8009d88 <_printf_float+0x370>
 8009d18:	f04f 0b00 	mov.w	fp, #0
 8009d1c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009d20:	f104 021a 	add.w	r2, r4, #26
 8009d24:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009d26:	9305      	str	r3, [sp, #20]
 8009d28:	eba3 0309 	sub.w	r3, r3, r9
 8009d2c:	455b      	cmp	r3, fp
 8009d2e:	dc33      	bgt.n	8009d98 <_printf_float+0x380>
 8009d30:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009d34:	429a      	cmp	r2, r3
 8009d36:	db3b      	blt.n	8009db0 <_printf_float+0x398>
 8009d38:	6823      	ldr	r3, [r4, #0]
 8009d3a:	07da      	lsls	r2, r3, #31
 8009d3c:	d438      	bmi.n	8009db0 <_printf_float+0x398>
 8009d3e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009d42:	eba2 0903 	sub.w	r9, r2, r3
 8009d46:	9b05      	ldr	r3, [sp, #20]
 8009d48:	1ad2      	subs	r2, r2, r3
 8009d4a:	4591      	cmp	r9, r2
 8009d4c:	bfa8      	it	ge
 8009d4e:	4691      	movge	r9, r2
 8009d50:	f1b9 0f00 	cmp.w	r9, #0
 8009d54:	dc35      	bgt.n	8009dc2 <_printf_float+0x3aa>
 8009d56:	f04f 0800 	mov.w	r8, #0
 8009d5a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009d5e:	f104 0a1a 	add.w	sl, r4, #26
 8009d62:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009d66:	1a9b      	subs	r3, r3, r2
 8009d68:	eba3 0309 	sub.w	r3, r3, r9
 8009d6c:	4543      	cmp	r3, r8
 8009d6e:	f77f af79 	ble.w	8009c64 <_printf_float+0x24c>
 8009d72:	2301      	movs	r3, #1
 8009d74:	4652      	mov	r2, sl
 8009d76:	4631      	mov	r1, r6
 8009d78:	4628      	mov	r0, r5
 8009d7a:	47b8      	blx	r7
 8009d7c:	3001      	adds	r0, #1
 8009d7e:	f43f aeaa 	beq.w	8009ad6 <_printf_float+0xbe>
 8009d82:	f108 0801 	add.w	r8, r8, #1
 8009d86:	e7ec      	b.n	8009d62 <_printf_float+0x34a>
 8009d88:	4613      	mov	r3, r2
 8009d8a:	4631      	mov	r1, r6
 8009d8c:	4642      	mov	r2, r8
 8009d8e:	4628      	mov	r0, r5
 8009d90:	47b8      	blx	r7
 8009d92:	3001      	adds	r0, #1
 8009d94:	d1c0      	bne.n	8009d18 <_printf_float+0x300>
 8009d96:	e69e      	b.n	8009ad6 <_printf_float+0xbe>
 8009d98:	2301      	movs	r3, #1
 8009d9a:	4631      	mov	r1, r6
 8009d9c:	4628      	mov	r0, r5
 8009d9e:	9205      	str	r2, [sp, #20]
 8009da0:	47b8      	blx	r7
 8009da2:	3001      	adds	r0, #1
 8009da4:	f43f ae97 	beq.w	8009ad6 <_printf_float+0xbe>
 8009da8:	9a05      	ldr	r2, [sp, #20]
 8009daa:	f10b 0b01 	add.w	fp, fp, #1
 8009dae:	e7b9      	b.n	8009d24 <_printf_float+0x30c>
 8009db0:	ee18 3a10 	vmov	r3, s16
 8009db4:	4652      	mov	r2, sl
 8009db6:	4631      	mov	r1, r6
 8009db8:	4628      	mov	r0, r5
 8009dba:	47b8      	blx	r7
 8009dbc:	3001      	adds	r0, #1
 8009dbe:	d1be      	bne.n	8009d3e <_printf_float+0x326>
 8009dc0:	e689      	b.n	8009ad6 <_printf_float+0xbe>
 8009dc2:	9a05      	ldr	r2, [sp, #20]
 8009dc4:	464b      	mov	r3, r9
 8009dc6:	4442      	add	r2, r8
 8009dc8:	4631      	mov	r1, r6
 8009dca:	4628      	mov	r0, r5
 8009dcc:	47b8      	blx	r7
 8009dce:	3001      	adds	r0, #1
 8009dd0:	d1c1      	bne.n	8009d56 <_printf_float+0x33e>
 8009dd2:	e680      	b.n	8009ad6 <_printf_float+0xbe>
 8009dd4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009dd6:	2a01      	cmp	r2, #1
 8009dd8:	dc01      	bgt.n	8009dde <_printf_float+0x3c6>
 8009dda:	07db      	lsls	r3, r3, #31
 8009ddc:	d53a      	bpl.n	8009e54 <_printf_float+0x43c>
 8009dde:	2301      	movs	r3, #1
 8009de0:	4642      	mov	r2, r8
 8009de2:	4631      	mov	r1, r6
 8009de4:	4628      	mov	r0, r5
 8009de6:	47b8      	blx	r7
 8009de8:	3001      	adds	r0, #1
 8009dea:	f43f ae74 	beq.w	8009ad6 <_printf_float+0xbe>
 8009dee:	ee18 3a10 	vmov	r3, s16
 8009df2:	4652      	mov	r2, sl
 8009df4:	4631      	mov	r1, r6
 8009df6:	4628      	mov	r0, r5
 8009df8:	47b8      	blx	r7
 8009dfa:	3001      	adds	r0, #1
 8009dfc:	f43f ae6b 	beq.w	8009ad6 <_printf_float+0xbe>
 8009e00:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009e04:	2200      	movs	r2, #0
 8009e06:	2300      	movs	r3, #0
 8009e08:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8009e0c:	f7f6 fe6c 	bl	8000ae8 <__aeabi_dcmpeq>
 8009e10:	b9d8      	cbnz	r0, 8009e4a <_printf_float+0x432>
 8009e12:	f10a 33ff 	add.w	r3, sl, #4294967295
 8009e16:	f108 0201 	add.w	r2, r8, #1
 8009e1a:	4631      	mov	r1, r6
 8009e1c:	4628      	mov	r0, r5
 8009e1e:	47b8      	blx	r7
 8009e20:	3001      	adds	r0, #1
 8009e22:	d10e      	bne.n	8009e42 <_printf_float+0x42a>
 8009e24:	e657      	b.n	8009ad6 <_printf_float+0xbe>
 8009e26:	2301      	movs	r3, #1
 8009e28:	4652      	mov	r2, sl
 8009e2a:	4631      	mov	r1, r6
 8009e2c:	4628      	mov	r0, r5
 8009e2e:	47b8      	blx	r7
 8009e30:	3001      	adds	r0, #1
 8009e32:	f43f ae50 	beq.w	8009ad6 <_printf_float+0xbe>
 8009e36:	f108 0801 	add.w	r8, r8, #1
 8009e3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009e3c:	3b01      	subs	r3, #1
 8009e3e:	4543      	cmp	r3, r8
 8009e40:	dcf1      	bgt.n	8009e26 <_printf_float+0x40e>
 8009e42:	464b      	mov	r3, r9
 8009e44:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009e48:	e6da      	b.n	8009c00 <_printf_float+0x1e8>
 8009e4a:	f04f 0800 	mov.w	r8, #0
 8009e4e:	f104 0a1a 	add.w	sl, r4, #26
 8009e52:	e7f2      	b.n	8009e3a <_printf_float+0x422>
 8009e54:	2301      	movs	r3, #1
 8009e56:	4642      	mov	r2, r8
 8009e58:	e7df      	b.n	8009e1a <_printf_float+0x402>
 8009e5a:	2301      	movs	r3, #1
 8009e5c:	464a      	mov	r2, r9
 8009e5e:	4631      	mov	r1, r6
 8009e60:	4628      	mov	r0, r5
 8009e62:	47b8      	blx	r7
 8009e64:	3001      	adds	r0, #1
 8009e66:	f43f ae36 	beq.w	8009ad6 <_printf_float+0xbe>
 8009e6a:	f108 0801 	add.w	r8, r8, #1
 8009e6e:	68e3      	ldr	r3, [r4, #12]
 8009e70:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009e72:	1a5b      	subs	r3, r3, r1
 8009e74:	4543      	cmp	r3, r8
 8009e76:	dcf0      	bgt.n	8009e5a <_printf_float+0x442>
 8009e78:	e6f8      	b.n	8009c6c <_printf_float+0x254>
 8009e7a:	f04f 0800 	mov.w	r8, #0
 8009e7e:	f104 0919 	add.w	r9, r4, #25
 8009e82:	e7f4      	b.n	8009e6e <_printf_float+0x456>

08009e84 <_printf_common>:
 8009e84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e88:	4616      	mov	r6, r2
 8009e8a:	4699      	mov	r9, r3
 8009e8c:	688a      	ldr	r2, [r1, #8]
 8009e8e:	690b      	ldr	r3, [r1, #16]
 8009e90:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009e94:	4293      	cmp	r3, r2
 8009e96:	bfb8      	it	lt
 8009e98:	4613      	movlt	r3, r2
 8009e9a:	6033      	str	r3, [r6, #0]
 8009e9c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009ea0:	4607      	mov	r7, r0
 8009ea2:	460c      	mov	r4, r1
 8009ea4:	b10a      	cbz	r2, 8009eaa <_printf_common+0x26>
 8009ea6:	3301      	adds	r3, #1
 8009ea8:	6033      	str	r3, [r6, #0]
 8009eaa:	6823      	ldr	r3, [r4, #0]
 8009eac:	0699      	lsls	r1, r3, #26
 8009eae:	bf42      	ittt	mi
 8009eb0:	6833      	ldrmi	r3, [r6, #0]
 8009eb2:	3302      	addmi	r3, #2
 8009eb4:	6033      	strmi	r3, [r6, #0]
 8009eb6:	6825      	ldr	r5, [r4, #0]
 8009eb8:	f015 0506 	ands.w	r5, r5, #6
 8009ebc:	d106      	bne.n	8009ecc <_printf_common+0x48>
 8009ebe:	f104 0a19 	add.w	sl, r4, #25
 8009ec2:	68e3      	ldr	r3, [r4, #12]
 8009ec4:	6832      	ldr	r2, [r6, #0]
 8009ec6:	1a9b      	subs	r3, r3, r2
 8009ec8:	42ab      	cmp	r3, r5
 8009eca:	dc26      	bgt.n	8009f1a <_printf_common+0x96>
 8009ecc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009ed0:	1e13      	subs	r3, r2, #0
 8009ed2:	6822      	ldr	r2, [r4, #0]
 8009ed4:	bf18      	it	ne
 8009ed6:	2301      	movne	r3, #1
 8009ed8:	0692      	lsls	r2, r2, #26
 8009eda:	d42b      	bmi.n	8009f34 <_printf_common+0xb0>
 8009edc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009ee0:	4649      	mov	r1, r9
 8009ee2:	4638      	mov	r0, r7
 8009ee4:	47c0      	blx	r8
 8009ee6:	3001      	adds	r0, #1
 8009ee8:	d01e      	beq.n	8009f28 <_printf_common+0xa4>
 8009eea:	6823      	ldr	r3, [r4, #0]
 8009eec:	6922      	ldr	r2, [r4, #16]
 8009eee:	f003 0306 	and.w	r3, r3, #6
 8009ef2:	2b04      	cmp	r3, #4
 8009ef4:	bf02      	ittt	eq
 8009ef6:	68e5      	ldreq	r5, [r4, #12]
 8009ef8:	6833      	ldreq	r3, [r6, #0]
 8009efa:	1aed      	subeq	r5, r5, r3
 8009efc:	68a3      	ldr	r3, [r4, #8]
 8009efe:	bf0c      	ite	eq
 8009f00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009f04:	2500      	movne	r5, #0
 8009f06:	4293      	cmp	r3, r2
 8009f08:	bfc4      	itt	gt
 8009f0a:	1a9b      	subgt	r3, r3, r2
 8009f0c:	18ed      	addgt	r5, r5, r3
 8009f0e:	2600      	movs	r6, #0
 8009f10:	341a      	adds	r4, #26
 8009f12:	42b5      	cmp	r5, r6
 8009f14:	d11a      	bne.n	8009f4c <_printf_common+0xc8>
 8009f16:	2000      	movs	r0, #0
 8009f18:	e008      	b.n	8009f2c <_printf_common+0xa8>
 8009f1a:	2301      	movs	r3, #1
 8009f1c:	4652      	mov	r2, sl
 8009f1e:	4649      	mov	r1, r9
 8009f20:	4638      	mov	r0, r7
 8009f22:	47c0      	blx	r8
 8009f24:	3001      	adds	r0, #1
 8009f26:	d103      	bne.n	8009f30 <_printf_common+0xac>
 8009f28:	f04f 30ff 	mov.w	r0, #4294967295
 8009f2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f30:	3501      	adds	r5, #1
 8009f32:	e7c6      	b.n	8009ec2 <_printf_common+0x3e>
 8009f34:	18e1      	adds	r1, r4, r3
 8009f36:	1c5a      	adds	r2, r3, #1
 8009f38:	2030      	movs	r0, #48	; 0x30
 8009f3a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009f3e:	4422      	add	r2, r4
 8009f40:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009f44:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009f48:	3302      	adds	r3, #2
 8009f4a:	e7c7      	b.n	8009edc <_printf_common+0x58>
 8009f4c:	2301      	movs	r3, #1
 8009f4e:	4622      	mov	r2, r4
 8009f50:	4649      	mov	r1, r9
 8009f52:	4638      	mov	r0, r7
 8009f54:	47c0      	blx	r8
 8009f56:	3001      	adds	r0, #1
 8009f58:	d0e6      	beq.n	8009f28 <_printf_common+0xa4>
 8009f5a:	3601      	adds	r6, #1
 8009f5c:	e7d9      	b.n	8009f12 <_printf_common+0x8e>
	...

08009f60 <_printf_i>:
 8009f60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009f64:	7e0f      	ldrb	r7, [r1, #24]
 8009f66:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009f68:	2f78      	cmp	r7, #120	; 0x78
 8009f6a:	4691      	mov	r9, r2
 8009f6c:	4680      	mov	r8, r0
 8009f6e:	460c      	mov	r4, r1
 8009f70:	469a      	mov	sl, r3
 8009f72:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009f76:	d807      	bhi.n	8009f88 <_printf_i+0x28>
 8009f78:	2f62      	cmp	r7, #98	; 0x62
 8009f7a:	d80a      	bhi.n	8009f92 <_printf_i+0x32>
 8009f7c:	2f00      	cmp	r7, #0
 8009f7e:	f000 80d4 	beq.w	800a12a <_printf_i+0x1ca>
 8009f82:	2f58      	cmp	r7, #88	; 0x58
 8009f84:	f000 80c0 	beq.w	800a108 <_printf_i+0x1a8>
 8009f88:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009f8c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009f90:	e03a      	b.n	800a008 <_printf_i+0xa8>
 8009f92:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009f96:	2b15      	cmp	r3, #21
 8009f98:	d8f6      	bhi.n	8009f88 <_printf_i+0x28>
 8009f9a:	a101      	add	r1, pc, #4	; (adr r1, 8009fa0 <_printf_i+0x40>)
 8009f9c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009fa0:	08009ff9 	.word	0x08009ff9
 8009fa4:	0800a00d 	.word	0x0800a00d
 8009fa8:	08009f89 	.word	0x08009f89
 8009fac:	08009f89 	.word	0x08009f89
 8009fb0:	08009f89 	.word	0x08009f89
 8009fb4:	08009f89 	.word	0x08009f89
 8009fb8:	0800a00d 	.word	0x0800a00d
 8009fbc:	08009f89 	.word	0x08009f89
 8009fc0:	08009f89 	.word	0x08009f89
 8009fc4:	08009f89 	.word	0x08009f89
 8009fc8:	08009f89 	.word	0x08009f89
 8009fcc:	0800a111 	.word	0x0800a111
 8009fd0:	0800a039 	.word	0x0800a039
 8009fd4:	0800a0cb 	.word	0x0800a0cb
 8009fd8:	08009f89 	.word	0x08009f89
 8009fdc:	08009f89 	.word	0x08009f89
 8009fe0:	0800a133 	.word	0x0800a133
 8009fe4:	08009f89 	.word	0x08009f89
 8009fe8:	0800a039 	.word	0x0800a039
 8009fec:	08009f89 	.word	0x08009f89
 8009ff0:	08009f89 	.word	0x08009f89
 8009ff4:	0800a0d3 	.word	0x0800a0d3
 8009ff8:	682b      	ldr	r3, [r5, #0]
 8009ffa:	1d1a      	adds	r2, r3, #4
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	602a      	str	r2, [r5, #0]
 800a000:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a004:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a008:	2301      	movs	r3, #1
 800a00a:	e09f      	b.n	800a14c <_printf_i+0x1ec>
 800a00c:	6820      	ldr	r0, [r4, #0]
 800a00e:	682b      	ldr	r3, [r5, #0]
 800a010:	0607      	lsls	r7, r0, #24
 800a012:	f103 0104 	add.w	r1, r3, #4
 800a016:	6029      	str	r1, [r5, #0]
 800a018:	d501      	bpl.n	800a01e <_printf_i+0xbe>
 800a01a:	681e      	ldr	r6, [r3, #0]
 800a01c:	e003      	b.n	800a026 <_printf_i+0xc6>
 800a01e:	0646      	lsls	r6, r0, #25
 800a020:	d5fb      	bpl.n	800a01a <_printf_i+0xba>
 800a022:	f9b3 6000 	ldrsh.w	r6, [r3]
 800a026:	2e00      	cmp	r6, #0
 800a028:	da03      	bge.n	800a032 <_printf_i+0xd2>
 800a02a:	232d      	movs	r3, #45	; 0x2d
 800a02c:	4276      	negs	r6, r6
 800a02e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a032:	485a      	ldr	r0, [pc, #360]	; (800a19c <_printf_i+0x23c>)
 800a034:	230a      	movs	r3, #10
 800a036:	e012      	b.n	800a05e <_printf_i+0xfe>
 800a038:	682b      	ldr	r3, [r5, #0]
 800a03a:	6820      	ldr	r0, [r4, #0]
 800a03c:	1d19      	adds	r1, r3, #4
 800a03e:	6029      	str	r1, [r5, #0]
 800a040:	0605      	lsls	r5, r0, #24
 800a042:	d501      	bpl.n	800a048 <_printf_i+0xe8>
 800a044:	681e      	ldr	r6, [r3, #0]
 800a046:	e002      	b.n	800a04e <_printf_i+0xee>
 800a048:	0641      	lsls	r1, r0, #25
 800a04a:	d5fb      	bpl.n	800a044 <_printf_i+0xe4>
 800a04c:	881e      	ldrh	r6, [r3, #0]
 800a04e:	4853      	ldr	r0, [pc, #332]	; (800a19c <_printf_i+0x23c>)
 800a050:	2f6f      	cmp	r7, #111	; 0x6f
 800a052:	bf0c      	ite	eq
 800a054:	2308      	moveq	r3, #8
 800a056:	230a      	movne	r3, #10
 800a058:	2100      	movs	r1, #0
 800a05a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a05e:	6865      	ldr	r5, [r4, #4]
 800a060:	60a5      	str	r5, [r4, #8]
 800a062:	2d00      	cmp	r5, #0
 800a064:	bfa2      	ittt	ge
 800a066:	6821      	ldrge	r1, [r4, #0]
 800a068:	f021 0104 	bicge.w	r1, r1, #4
 800a06c:	6021      	strge	r1, [r4, #0]
 800a06e:	b90e      	cbnz	r6, 800a074 <_printf_i+0x114>
 800a070:	2d00      	cmp	r5, #0
 800a072:	d04b      	beq.n	800a10c <_printf_i+0x1ac>
 800a074:	4615      	mov	r5, r2
 800a076:	fbb6 f1f3 	udiv	r1, r6, r3
 800a07a:	fb03 6711 	mls	r7, r3, r1, r6
 800a07e:	5dc7      	ldrb	r7, [r0, r7]
 800a080:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a084:	4637      	mov	r7, r6
 800a086:	42bb      	cmp	r3, r7
 800a088:	460e      	mov	r6, r1
 800a08a:	d9f4      	bls.n	800a076 <_printf_i+0x116>
 800a08c:	2b08      	cmp	r3, #8
 800a08e:	d10b      	bne.n	800a0a8 <_printf_i+0x148>
 800a090:	6823      	ldr	r3, [r4, #0]
 800a092:	07de      	lsls	r6, r3, #31
 800a094:	d508      	bpl.n	800a0a8 <_printf_i+0x148>
 800a096:	6923      	ldr	r3, [r4, #16]
 800a098:	6861      	ldr	r1, [r4, #4]
 800a09a:	4299      	cmp	r1, r3
 800a09c:	bfde      	ittt	le
 800a09e:	2330      	movle	r3, #48	; 0x30
 800a0a0:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a0a4:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a0a8:	1b52      	subs	r2, r2, r5
 800a0aa:	6122      	str	r2, [r4, #16]
 800a0ac:	f8cd a000 	str.w	sl, [sp]
 800a0b0:	464b      	mov	r3, r9
 800a0b2:	aa03      	add	r2, sp, #12
 800a0b4:	4621      	mov	r1, r4
 800a0b6:	4640      	mov	r0, r8
 800a0b8:	f7ff fee4 	bl	8009e84 <_printf_common>
 800a0bc:	3001      	adds	r0, #1
 800a0be:	d14a      	bne.n	800a156 <_printf_i+0x1f6>
 800a0c0:	f04f 30ff 	mov.w	r0, #4294967295
 800a0c4:	b004      	add	sp, #16
 800a0c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0ca:	6823      	ldr	r3, [r4, #0]
 800a0cc:	f043 0320 	orr.w	r3, r3, #32
 800a0d0:	6023      	str	r3, [r4, #0]
 800a0d2:	4833      	ldr	r0, [pc, #204]	; (800a1a0 <_printf_i+0x240>)
 800a0d4:	2778      	movs	r7, #120	; 0x78
 800a0d6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a0da:	6823      	ldr	r3, [r4, #0]
 800a0dc:	6829      	ldr	r1, [r5, #0]
 800a0de:	061f      	lsls	r7, r3, #24
 800a0e0:	f851 6b04 	ldr.w	r6, [r1], #4
 800a0e4:	d402      	bmi.n	800a0ec <_printf_i+0x18c>
 800a0e6:	065f      	lsls	r7, r3, #25
 800a0e8:	bf48      	it	mi
 800a0ea:	b2b6      	uxthmi	r6, r6
 800a0ec:	07df      	lsls	r7, r3, #31
 800a0ee:	bf48      	it	mi
 800a0f0:	f043 0320 	orrmi.w	r3, r3, #32
 800a0f4:	6029      	str	r1, [r5, #0]
 800a0f6:	bf48      	it	mi
 800a0f8:	6023      	strmi	r3, [r4, #0]
 800a0fa:	b91e      	cbnz	r6, 800a104 <_printf_i+0x1a4>
 800a0fc:	6823      	ldr	r3, [r4, #0]
 800a0fe:	f023 0320 	bic.w	r3, r3, #32
 800a102:	6023      	str	r3, [r4, #0]
 800a104:	2310      	movs	r3, #16
 800a106:	e7a7      	b.n	800a058 <_printf_i+0xf8>
 800a108:	4824      	ldr	r0, [pc, #144]	; (800a19c <_printf_i+0x23c>)
 800a10a:	e7e4      	b.n	800a0d6 <_printf_i+0x176>
 800a10c:	4615      	mov	r5, r2
 800a10e:	e7bd      	b.n	800a08c <_printf_i+0x12c>
 800a110:	682b      	ldr	r3, [r5, #0]
 800a112:	6826      	ldr	r6, [r4, #0]
 800a114:	6961      	ldr	r1, [r4, #20]
 800a116:	1d18      	adds	r0, r3, #4
 800a118:	6028      	str	r0, [r5, #0]
 800a11a:	0635      	lsls	r5, r6, #24
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	d501      	bpl.n	800a124 <_printf_i+0x1c4>
 800a120:	6019      	str	r1, [r3, #0]
 800a122:	e002      	b.n	800a12a <_printf_i+0x1ca>
 800a124:	0670      	lsls	r0, r6, #25
 800a126:	d5fb      	bpl.n	800a120 <_printf_i+0x1c0>
 800a128:	8019      	strh	r1, [r3, #0]
 800a12a:	2300      	movs	r3, #0
 800a12c:	6123      	str	r3, [r4, #16]
 800a12e:	4615      	mov	r5, r2
 800a130:	e7bc      	b.n	800a0ac <_printf_i+0x14c>
 800a132:	682b      	ldr	r3, [r5, #0]
 800a134:	1d1a      	adds	r2, r3, #4
 800a136:	602a      	str	r2, [r5, #0]
 800a138:	681d      	ldr	r5, [r3, #0]
 800a13a:	6862      	ldr	r2, [r4, #4]
 800a13c:	2100      	movs	r1, #0
 800a13e:	4628      	mov	r0, r5
 800a140:	f7f6 f856 	bl	80001f0 <memchr>
 800a144:	b108      	cbz	r0, 800a14a <_printf_i+0x1ea>
 800a146:	1b40      	subs	r0, r0, r5
 800a148:	6060      	str	r0, [r4, #4]
 800a14a:	6863      	ldr	r3, [r4, #4]
 800a14c:	6123      	str	r3, [r4, #16]
 800a14e:	2300      	movs	r3, #0
 800a150:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a154:	e7aa      	b.n	800a0ac <_printf_i+0x14c>
 800a156:	6923      	ldr	r3, [r4, #16]
 800a158:	462a      	mov	r2, r5
 800a15a:	4649      	mov	r1, r9
 800a15c:	4640      	mov	r0, r8
 800a15e:	47d0      	blx	sl
 800a160:	3001      	adds	r0, #1
 800a162:	d0ad      	beq.n	800a0c0 <_printf_i+0x160>
 800a164:	6823      	ldr	r3, [r4, #0]
 800a166:	079b      	lsls	r3, r3, #30
 800a168:	d413      	bmi.n	800a192 <_printf_i+0x232>
 800a16a:	68e0      	ldr	r0, [r4, #12]
 800a16c:	9b03      	ldr	r3, [sp, #12]
 800a16e:	4298      	cmp	r0, r3
 800a170:	bfb8      	it	lt
 800a172:	4618      	movlt	r0, r3
 800a174:	e7a6      	b.n	800a0c4 <_printf_i+0x164>
 800a176:	2301      	movs	r3, #1
 800a178:	4632      	mov	r2, r6
 800a17a:	4649      	mov	r1, r9
 800a17c:	4640      	mov	r0, r8
 800a17e:	47d0      	blx	sl
 800a180:	3001      	adds	r0, #1
 800a182:	d09d      	beq.n	800a0c0 <_printf_i+0x160>
 800a184:	3501      	adds	r5, #1
 800a186:	68e3      	ldr	r3, [r4, #12]
 800a188:	9903      	ldr	r1, [sp, #12]
 800a18a:	1a5b      	subs	r3, r3, r1
 800a18c:	42ab      	cmp	r3, r5
 800a18e:	dcf2      	bgt.n	800a176 <_printf_i+0x216>
 800a190:	e7eb      	b.n	800a16a <_printf_i+0x20a>
 800a192:	2500      	movs	r5, #0
 800a194:	f104 0619 	add.w	r6, r4, #25
 800a198:	e7f5      	b.n	800a186 <_printf_i+0x226>
 800a19a:	bf00      	nop
 800a19c:	0800cd76 	.word	0x0800cd76
 800a1a0:	0800cd87 	.word	0x0800cd87

0800a1a4 <std>:
 800a1a4:	2300      	movs	r3, #0
 800a1a6:	b510      	push	{r4, lr}
 800a1a8:	4604      	mov	r4, r0
 800a1aa:	e9c0 3300 	strd	r3, r3, [r0]
 800a1ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a1b2:	6083      	str	r3, [r0, #8]
 800a1b4:	8181      	strh	r1, [r0, #12]
 800a1b6:	6643      	str	r3, [r0, #100]	; 0x64
 800a1b8:	81c2      	strh	r2, [r0, #14]
 800a1ba:	6183      	str	r3, [r0, #24]
 800a1bc:	4619      	mov	r1, r3
 800a1be:	2208      	movs	r2, #8
 800a1c0:	305c      	adds	r0, #92	; 0x5c
 800a1c2:	f000 f9e5 	bl	800a590 <memset>
 800a1c6:	4b05      	ldr	r3, [pc, #20]	; (800a1dc <std+0x38>)
 800a1c8:	6263      	str	r3, [r4, #36]	; 0x24
 800a1ca:	4b05      	ldr	r3, [pc, #20]	; (800a1e0 <std+0x3c>)
 800a1cc:	62a3      	str	r3, [r4, #40]	; 0x28
 800a1ce:	4b05      	ldr	r3, [pc, #20]	; (800a1e4 <std+0x40>)
 800a1d0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a1d2:	4b05      	ldr	r3, [pc, #20]	; (800a1e8 <std+0x44>)
 800a1d4:	6224      	str	r4, [r4, #32]
 800a1d6:	6323      	str	r3, [r4, #48]	; 0x30
 800a1d8:	bd10      	pop	{r4, pc}
 800a1da:	bf00      	nop
 800a1dc:	0800a3e1 	.word	0x0800a3e1
 800a1e0:	0800a403 	.word	0x0800a403
 800a1e4:	0800a43b 	.word	0x0800a43b
 800a1e8:	0800a45f 	.word	0x0800a45f

0800a1ec <stdio_exit_handler>:
 800a1ec:	4a02      	ldr	r2, [pc, #8]	; (800a1f8 <stdio_exit_handler+0xc>)
 800a1ee:	4903      	ldr	r1, [pc, #12]	; (800a1fc <stdio_exit_handler+0x10>)
 800a1f0:	4803      	ldr	r0, [pc, #12]	; (800a200 <stdio_exit_handler+0x14>)
 800a1f2:	f000 b869 	b.w	800a2c8 <_fwalk_sglue>
 800a1f6:	bf00      	nop
 800a1f8:	2000011c 	.word	0x2000011c
 800a1fc:	0800c029 	.word	0x0800c029
 800a200:	20000128 	.word	0x20000128

0800a204 <cleanup_stdio>:
 800a204:	6841      	ldr	r1, [r0, #4]
 800a206:	4b0c      	ldr	r3, [pc, #48]	; (800a238 <cleanup_stdio+0x34>)
 800a208:	4299      	cmp	r1, r3
 800a20a:	b510      	push	{r4, lr}
 800a20c:	4604      	mov	r4, r0
 800a20e:	d001      	beq.n	800a214 <cleanup_stdio+0x10>
 800a210:	f001 ff0a 	bl	800c028 <_fflush_r>
 800a214:	68a1      	ldr	r1, [r4, #8]
 800a216:	4b09      	ldr	r3, [pc, #36]	; (800a23c <cleanup_stdio+0x38>)
 800a218:	4299      	cmp	r1, r3
 800a21a:	d002      	beq.n	800a222 <cleanup_stdio+0x1e>
 800a21c:	4620      	mov	r0, r4
 800a21e:	f001 ff03 	bl	800c028 <_fflush_r>
 800a222:	68e1      	ldr	r1, [r4, #12]
 800a224:	4b06      	ldr	r3, [pc, #24]	; (800a240 <cleanup_stdio+0x3c>)
 800a226:	4299      	cmp	r1, r3
 800a228:	d004      	beq.n	800a234 <cleanup_stdio+0x30>
 800a22a:	4620      	mov	r0, r4
 800a22c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a230:	f001 befa 	b.w	800c028 <_fflush_r>
 800a234:	bd10      	pop	{r4, pc}
 800a236:	bf00      	nop
 800a238:	20001bec 	.word	0x20001bec
 800a23c:	20001c54 	.word	0x20001c54
 800a240:	20001cbc 	.word	0x20001cbc

0800a244 <global_stdio_init.part.0>:
 800a244:	b510      	push	{r4, lr}
 800a246:	4b0b      	ldr	r3, [pc, #44]	; (800a274 <global_stdio_init.part.0+0x30>)
 800a248:	4c0b      	ldr	r4, [pc, #44]	; (800a278 <global_stdio_init.part.0+0x34>)
 800a24a:	4a0c      	ldr	r2, [pc, #48]	; (800a27c <global_stdio_init.part.0+0x38>)
 800a24c:	601a      	str	r2, [r3, #0]
 800a24e:	4620      	mov	r0, r4
 800a250:	2200      	movs	r2, #0
 800a252:	2104      	movs	r1, #4
 800a254:	f7ff ffa6 	bl	800a1a4 <std>
 800a258:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800a25c:	2201      	movs	r2, #1
 800a25e:	2109      	movs	r1, #9
 800a260:	f7ff ffa0 	bl	800a1a4 <std>
 800a264:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800a268:	2202      	movs	r2, #2
 800a26a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a26e:	2112      	movs	r1, #18
 800a270:	f7ff bf98 	b.w	800a1a4 <std>
 800a274:	20001d24 	.word	0x20001d24
 800a278:	20001bec 	.word	0x20001bec
 800a27c:	0800a1ed 	.word	0x0800a1ed

0800a280 <__sfp_lock_acquire>:
 800a280:	4801      	ldr	r0, [pc, #4]	; (800a288 <__sfp_lock_acquire+0x8>)
 800a282:	f000 ba01 	b.w	800a688 <__retarget_lock_acquire_recursive>
 800a286:	bf00      	nop
 800a288:	20001d2d 	.word	0x20001d2d

0800a28c <__sfp_lock_release>:
 800a28c:	4801      	ldr	r0, [pc, #4]	; (800a294 <__sfp_lock_release+0x8>)
 800a28e:	f000 b9fc 	b.w	800a68a <__retarget_lock_release_recursive>
 800a292:	bf00      	nop
 800a294:	20001d2d 	.word	0x20001d2d

0800a298 <__sinit>:
 800a298:	b510      	push	{r4, lr}
 800a29a:	4604      	mov	r4, r0
 800a29c:	f7ff fff0 	bl	800a280 <__sfp_lock_acquire>
 800a2a0:	6a23      	ldr	r3, [r4, #32]
 800a2a2:	b11b      	cbz	r3, 800a2ac <__sinit+0x14>
 800a2a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a2a8:	f7ff bff0 	b.w	800a28c <__sfp_lock_release>
 800a2ac:	4b04      	ldr	r3, [pc, #16]	; (800a2c0 <__sinit+0x28>)
 800a2ae:	6223      	str	r3, [r4, #32]
 800a2b0:	4b04      	ldr	r3, [pc, #16]	; (800a2c4 <__sinit+0x2c>)
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d1f5      	bne.n	800a2a4 <__sinit+0xc>
 800a2b8:	f7ff ffc4 	bl	800a244 <global_stdio_init.part.0>
 800a2bc:	e7f2      	b.n	800a2a4 <__sinit+0xc>
 800a2be:	bf00      	nop
 800a2c0:	0800a205 	.word	0x0800a205
 800a2c4:	20001d24 	.word	0x20001d24

0800a2c8 <_fwalk_sglue>:
 800a2c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a2cc:	4607      	mov	r7, r0
 800a2ce:	4688      	mov	r8, r1
 800a2d0:	4614      	mov	r4, r2
 800a2d2:	2600      	movs	r6, #0
 800a2d4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a2d8:	f1b9 0901 	subs.w	r9, r9, #1
 800a2dc:	d505      	bpl.n	800a2ea <_fwalk_sglue+0x22>
 800a2de:	6824      	ldr	r4, [r4, #0]
 800a2e0:	2c00      	cmp	r4, #0
 800a2e2:	d1f7      	bne.n	800a2d4 <_fwalk_sglue+0xc>
 800a2e4:	4630      	mov	r0, r6
 800a2e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a2ea:	89ab      	ldrh	r3, [r5, #12]
 800a2ec:	2b01      	cmp	r3, #1
 800a2ee:	d907      	bls.n	800a300 <_fwalk_sglue+0x38>
 800a2f0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a2f4:	3301      	adds	r3, #1
 800a2f6:	d003      	beq.n	800a300 <_fwalk_sglue+0x38>
 800a2f8:	4629      	mov	r1, r5
 800a2fa:	4638      	mov	r0, r7
 800a2fc:	47c0      	blx	r8
 800a2fe:	4306      	orrs	r6, r0
 800a300:	3568      	adds	r5, #104	; 0x68
 800a302:	e7e9      	b.n	800a2d8 <_fwalk_sglue+0x10>

0800a304 <iprintf>:
 800a304:	b40f      	push	{r0, r1, r2, r3}
 800a306:	b507      	push	{r0, r1, r2, lr}
 800a308:	4906      	ldr	r1, [pc, #24]	; (800a324 <iprintf+0x20>)
 800a30a:	ab04      	add	r3, sp, #16
 800a30c:	6808      	ldr	r0, [r1, #0]
 800a30e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a312:	6881      	ldr	r1, [r0, #8]
 800a314:	9301      	str	r3, [sp, #4]
 800a316:	f001 fce7 	bl	800bce8 <_vfiprintf_r>
 800a31a:	b003      	add	sp, #12
 800a31c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a320:	b004      	add	sp, #16
 800a322:	4770      	bx	lr
 800a324:	20000174 	.word	0x20000174

0800a328 <_puts_r>:
 800a328:	6a03      	ldr	r3, [r0, #32]
 800a32a:	b570      	push	{r4, r5, r6, lr}
 800a32c:	6884      	ldr	r4, [r0, #8]
 800a32e:	4605      	mov	r5, r0
 800a330:	460e      	mov	r6, r1
 800a332:	b90b      	cbnz	r3, 800a338 <_puts_r+0x10>
 800a334:	f7ff ffb0 	bl	800a298 <__sinit>
 800a338:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a33a:	07db      	lsls	r3, r3, #31
 800a33c:	d405      	bmi.n	800a34a <_puts_r+0x22>
 800a33e:	89a3      	ldrh	r3, [r4, #12]
 800a340:	0598      	lsls	r0, r3, #22
 800a342:	d402      	bmi.n	800a34a <_puts_r+0x22>
 800a344:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a346:	f000 f99f 	bl	800a688 <__retarget_lock_acquire_recursive>
 800a34a:	89a3      	ldrh	r3, [r4, #12]
 800a34c:	0719      	lsls	r1, r3, #28
 800a34e:	d513      	bpl.n	800a378 <_puts_r+0x50>
 800a350:	6923      	ldr	r3, [r4, #16]
 800a352:	b18b      	cbz	r3, 800a378 <_puts_r+0x50>
 800a354:	3e01      	subs	r6, #1
 800a356:	68a3      	ldr	r3, [r4, #8]
 800a358:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a35c:	3b01      	subs	r3, #1
 800a35e:	60a3      	str	r3, [r4, #8]
 800a360:	b9e9      	cbnz	r1, 800a39e <_puts_r+0x76>
 800a362:	2b00      	cmp	r3, #0
 800a364:	da2e      	bge.n	800a3c4 <_puts_r+0x9c>
 800a366:	4622      	mov	r2, r4
 800a368:	210a      	movs	r1, #10
 800a36a:	4628      	mov	r0, r5
 800a36c:	f000 f87b 	bl	800a466 <__swbuf_r>
 800a370:	3001      	adds	r0, #1
 800a372:	d007      	beq.n	800a384 <_puts_r+0x5c>
 800a374:	250a      	movs	r5, #10
 800a376:	e007      	b.n	800a388 <_puts_r+0x60>
 800a378:	4621      	mov	r1, r4
 800a37a:	4628      	mov	r0, r5
 800a37c:	f000 f8b0 	bl	800a4e0 <__swsetup_r>
 800a380:	2800      	cmp	r0, #0
 800a382:	d0e7      	beq.n	800a354 <_puts_r+0x2c>
 800a384:	f04f 35ff 	mov.w	r5, #4294967295
 800a388:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a38a:	07da      	lsls	r2, r3, #31
 800a38c:	d405      	bmi.n	800a39a <_puts_r+0x72>
 800a38e:	89a3      	ldrh	r3, [r4, #12]
 800a390:	059b      	lsls	r3, r3, #22
 800a392:	d402      	bmi.n	800a39a <_puts_r+0x72>
 800a394:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a396:	f000 f978 	bl	800a68a <__retarget_lock_release_recursive>
 800a39a:	4628      	mov	r0, r5
 800a39c:	bd70      	pop	{r4, r5, r6, pc}
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	da04      	bge.n	800a3ac <_puts_r+0x84>
 800a3a2:	69a2      	ldr	r2, [r4, #24]
 800a3a4:	429a      	cmp	r2, r3
 800a3a6:	dc06      	bgt.n	800a3b6 <_puts_r+0x8e>
 800a3a8:	290a      	cmp	r1, #10
 800a3aa:	d004      	beq.n	800a3b6 <_puts_r+0x8e>
 800a3ac:	6823      	ldr	r3, [r4, #0]
 800a3ae:	1c5a      	adds	r2, r3, #1
 800a3b0:	6022      	str	r2, [r4, #0]
 800a3b2:	7019      	strb	r1, [r3, #0]
 800a3b4:	e7cf      	b.n	800a356 <_puts_r+0x2e>
 800a3b6:	4622      	mov	r2, r4
 800a3b8:	4628      	mov	r0, r5
 800a3ba:	f000 f854 	bl	800a466 <__swbuf_r>
 800a3be:	3001      	adds	r0, #1
 800a3c0:	d1c9      	bne.n	800a356 <_puts_r+0x2e>
 800a3c2:	e7df      	b.n	800a384 <_puts_r+0x5c>
 800a3c4:	6823      	ldr	r3, [r4, #0]
 800a3c6:	250a      	movs	r5, #10
 800a3c8:	1c5a      	adds	r2, r3, #1
 800a3ca:	6022      	str	r2, [r4, #0]
 800a3cc:	701d      	strb	r5, [r3, #0]
 800a3ce:	e7db      	b.n	800a388 <_puts_r+0x60>

0800a3d0 <puts>:
 800a3d0:	4b02      	ldr	r3, [pc, #8]	; (800a3dc <puts+0xc>)
 800a3d2:	4601      	mov	r1, r0
 800a3d4:	6818      	ldr	r0, [r3, #0]
 800a3d6:	f7ff bfa7 	b.w	800a328 <_puts_r>
 800a3da:	bf00      	nop
 800a3dc:	20000174 	.word	0x20000174

0800a3e0 <__sread>:
 800a3e0:	b510      	push	{r4, lr}
 800a3e2:	460c      	mov	r4, r1
 800a3e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3e8:	f000 f900 	bl	800a5ec <_read_r>
 800a3ec:	2800      	cmp	r0, #0
 800a3ee:	bfab      	itete	ge
 800a3f0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a3f2:	89a3      	ldrhlt	r3, [r4, #12]
 800a3f4:	181b      	addge	r3, r3, r0
 800a3f6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a3fa:	bfac      	ite	ge
 800a3fc:	6563      	strge	r3, [r4, #84]	; 0x54
 800a3fe:	81a3      	strhlt	r3, [r4, #12]
 800a400:	bd10      	pop	{r4, pc}

0800a402 <__swrite>:
 800a402:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a406:	461f      	mov	r7, r3
 800a408:	898b      	ldrh	r3, [r1, #12]
 800a40a:	05db      	lsls	r3, r3, #23
 800a40c:	4605      	mov	r5, r0
 800a40e:	460c      	mov	r4, r1
 800a410:	4616      	mov	r6, r2
 800a412:	d505      	bpl.n	800a420 <__swrite+0x1e>
 800a414:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a418:	2302      	movs	r3, #2
 800a41a:	2200      	movs	r2, #0
 800a41c:	f000 f8d4 	bl	800a5c8 <_lseek_r>
 800a420:	89a3      	ldrh	r3, [r4, #12]
 800a422:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a426:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a42a:	81a3      	strh	r3, [r4, #12]
 800a42c:	4632      	mov	r2, r6
 800a42e:	463b      	mov	r3, r7
 800a430:	4628      	mov	r0, r5
 800a432:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a436:	f000 b8eb 	b.w	800a610 <_write_r>

0800a43a <__sseek>:
 800a43a:	b510      	push	{r4, lr}
 800a43c:	460c      	mov	r4, r1
 800a43e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a442:	f000 f8c1 	bl	800a5c8 <_lseek_r>
 800a446:	1c43      	adds	r3, r0, #1
 800a448:	89a3      	ldrh	r3, [r4, #12]
 800a44a:	bf15      	itete	ne
 800a44c:	6560      	strne	r0, [r4, #84]	; 0x54
 800a44e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a452:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a456:	81a3      	strheq	r3, [r4, #12]
 800a458:	bf18      	it	ne
 800a45a:	81a3      	strhne	r3, [r4, #12]
 800a45c:	bd10      	pop	{r4, pc}

0800a45e <__sclose>:
 800a45e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a462:	f000 b8a1 	b.w	800a5a8 <_close_r>

0800a466 <__swbuf_r>:
 800a466:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a468:	460e      	mov	r6, r1
 800a46a:	4614      	mov	r4, r2
 800a46c:	4605      	mov	r5, r0
 800a46e:	b118      	cbz	r0, 800a478 <__swbuf_r+0x12>
 800a470:	6a03      	ldr	r3, [r0, #32]
 800a472:	b90b      	cbnz	r3, 800a478 <__swbuf_r+0x12>
 800a474:	f7ff ff10 	bl	800a298 <__sinit>
 800a478:	69a3      	ldr	r3, [r4, #24]
 800a47a:	60a3      	str	r3, [r4, #8]
 800a47c:	89a3      	ldrh	r3, [r4, #12]
 800a47e:	071a      	lsls	r2, r3, #28
 800a480:	d525      	bpl.n	800a4ce <__swbuf_r+0x68>
 800a482:	6923      	ldr	r3, [r4, #16]
 800a484:	b31b      	cbz	r3, 800a4ce <__swbuf_r+0x68>
 800a486:	6823      	ldr	r3, [r4, #0]
 800a488:	6922      	ldr	r2, [r4, #16]
 800a48a:	1a98      	subs	r0, r3, r2
 800a48c:	6963      	ldr	r3, [r4, #20]
 800a48e:	b2f6      	uxtb	r6, r6
 800a490:	4283      	cmp	r3, r0
 800a492:	4637      	mov	r7, r6
 800a494:	dc04      	bgt.n	800a4a0 <__swbuf_r+0x3a>
 800a496:	4621      	mov	r1, r4
 800a498:	4628      	mov	r0, r5
 800a49a:	f001 fdc5 	bl	800c028 <_fflush_r>
 800a49e:	b9e0      	cbnz	r0, 800a4da <__swbuf_r+0x74>
 800a4a0:	68a3      	ldr	r3, [r4, #8]
 800a4a2:	3b01      	subs	r3, #1
 800a4a4:	60a3      	str	r3, [r4, #8]
 800a4a6:	6823      	ldr	r3, [r4, #0]
 800a4a8:	1c5a      	adds	r2, r3, #1
 800a4aa:	6022      	str	r2, [r4, #0]
 800a4ac:	701e      	strb	r6, [r3, #0]
 800a4ae:	6962      	ldr	r2, [r4, #20]
 800a4b0:	1c43      	adds	r3, r0, #1
 800a4b2:	429a      	cmp	r2, r3
 800a4b4:	d004      	beq.n	800a4c0 <__swbuf_r+0x5a>
 800a4b6:	89a3      	ldrh	r3, [r4, #12]
 800a4b8:	07db      	lsls	r3, r3, #31
 800a4ba:	d506      	bpl.n	800a4ca <__swbuf_r+0x64>
 800a4bc:	2e0a      	cmp	r6, #10
 800a4be:	d104      	bne.n	800a4ca <__swbuf_r+0x64>
 800a4c0:	4621      	mov	r1, r4
 800a4c2:	4628      	mov	r0, r5
 800a4c4:	f001 fdb0 	bl	800c028 <_fflush_r>
 800a4c8:	b938      	cbnz	r0, 800a4da <__swbuf_r+0x74>
 800a4ca:	4638      	mov	r0, r7
 800a4cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a4ce:	4621      	mov	r1, r4
 800a4d0:	4628      	mov	r0, r5
 800a4d2:	f000 f805 	bl	800a4e0 <__swsetup_r>
 800a4d6:	2800      	cmp	r0, #0
 800a4d8:	d0d5      	beq.n	800a486 <__swbuf_r+0x20>
 800a4da:	f04f 37ff 	mov.w	r7, #4294967295
 800a4de:	e7f4      	b.n	800a4ca <__swbuf_r+0x64>

0800a4e0 <__swsetup_r>:
 800a4e0:	b538      	push	{r3, r4, r5, lr}
 800a4e2:	4b2a      	ldr	r3, [pc, #168]	; (800a58c <__swsetup_r+0xac>)
 800a4e4:	4605      	mov	r5, r0
 800a4e6:	6818      	ldr	r0, [r3, #0]
 800a4e8:	460c      	mov	r4, r1
 800a4ea:	b118      	cbz	r0, 800a4f4 <__swsetup_r+0x14>
 800a4ec:	6a03      	ldr	r3, [r0, #32]
 800a4ee:	b90b      	cbnz	r3, 800a4f4 <__swsetup_r+0x14>
 800a4f0:	f7ff fed2 	bl	800a298 <__sinit>
 800a4f4:	89a3      	ldrh	r3, [r4, #12]
 800a4f6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a4fa:	0718      	lsls	r0, r3, #28
 800a4fc:	d422      	bmi.n	800a544 <__swsetup_r+0x64>
 800a4fe:	06d9      	lsls	r1, r3, #27
 800a500:	d407      	bmi.n	800a512 <__swsetup_r+0x32>
 800a502:	2309      	movs	r3, #9
 800a504:	602b      	str	r3, [r5, #0]
 800a506:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a50a:	81a3      	strh	r3, [r4, #12]
 800a50c:	f04f 30ff 	mov.w	r0, #4294967295
 800a510:	e034      	b.n	800a57c <__swsetup_r+0x9c>
 800a512:	0758      	lsls	r0, r3, #29
 800a514:	d512      	bpl.n	800a53c <__swsetup_r+0x5c>
 800a516:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a518:	b141      	cbz	r1, 800a52c <__swsetup_r+0x4c>
 800a51a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a51e:	4299      	cmp	r1, r3
 800a520:	d002      	beq.n	800a528 <__swsetup_r+0x48>
 800a522:	4628      	mov	r0, r5
 800a524:	f000 ff3a 	bl	800b39c <_free_r>
 800a528:	2300      	movs	r3, #0
 800a52a:	6363      	str	r3, [r4, #52]	; 0x34
 800a52c:	89a3      	ldrh	r3, [r4, #12]
 800a52e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a532:	81a3      	strh	r3, [r4, #12]
 800a534:	2300      	movs	r3, #0
 800a536:	6063      	str	r3, [r4, #4]
 800a538:	6923      	ldr	r3, [r4, #16]
 800a53a:	6023      	str	r3, [r4, #0]
 800a53c:	89a3      	ldrh	r3, [r4, #12]
 800a53e:	f043 0308 	orr.w	r3, r3, #8
 800a542:	81a3      	strh	r3, [r4, #12]
 800a544:	6923      	ldr	r3, [r4, #16]
 800a546:	b94b      	cbnz	r3, 800a55c <__swsetup_r+0x7c>
 800a548:	89a3      	ldrh	r3, [r4, #12]
 800a54a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a54e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a552:	d003      	beq.n	800a55c <__swsetup_r+0x7c>
 800a554:	4621      	mov	r1, r4
 800a556:	4628      	mov	r0, r5
 800a558:	f001 fdb4 	bl	800c0c4 <__smakebuf_r>
 800a55c:	89a0      	ldrh	r0, [r4, #12]
 800a55e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a562:	f010 0301 	ands.w	r3, r0, #1
 800a566:	d00a      	beq.n	800a57e <__swsetup_r+0x9e>
 800a568:	2300      	movs	r3, #0
 800a56a:	60a3      	str	r3, [r4, #8]
 800a56c:	6963      	ldr	r3, [r4, #20]
 800a56e:	425b      	negs	r3, r3
 800a570:	61a3      	str	r3, [r4, #24]
 800a572:	6923      	ldr	r3, [r4, #16]
 800a574:	b943      	cbnz	r3, 800a588 <__swsetup_r+0xa8>
 800a576:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a57a:	d1c4      	bne.n	800a506 <__swsetup_r+0x26>
 800a57c:	bd38      	pop	{r3, r4, r5, pc}
 800a57e:	0781      	lsls	r1, r0, #30
 800a580:	bf58      	it	pl
 800a582:	6963      	ldrpl	r3, [r4, #20]
 800a584:	60a3      	str	r3, [r4, #8]
 800a586:	e7f4      	b.n	800a572 <__swsetup_r+0x92>
 800a588:	2000      	movs	r0, #0
 800a58a:	e7f7      	b.n	800a57c <__swsetup_r+0x9c>
 800a58c:	20000174 	.word	0x20000174

0800a590 <memset>:
 800a590:	4402      	add	r2, r0
 800a592:	4603      	mov	r3, r0
 800a594:	4293      	cmp	r3, r2
 800a596:	d100      	bne.n	800a59a <memset+0xa>
 800a598:	4770      	bx	lr
 800a59a:	f803 1b01 	strb.w	r1, [r3], #1
 800a59e:	e7f9      	b.n	800a594 <memset+0x4>

0800a5a0 <_localeconv_r>:
 800a5a0:	4800      	ldr	r0, [pc, #0]	; (800a5a4 <_localeconv_r+0x4>)
 800a5a2:	4770      	bx	lr
 800a5a4:	20000268 	.word	0x20000268

0800a5a8 <_close_r>:
 800a5a8:	b538      	push	{r3, r4, r5, lr}
 800a5aa:	4d06      	ldr	r5, [pc, #24]	; (800a5c4 <_close_r+0x1c>)
 800a5ac:	2300      	movs	r3, #0
 800a5ae:	4604      	mov	r4, r0
 800a5b0:	4608      	mov	r0, r1
 800a5b2:	602b      	str	r3, [r5, #0]
 800a5b4:	f7fa f92d 	bl	8004812 <_close>
 800a5b8:	1c43      	adds	r3, r0, #1
 800a5ba:	d102      	bne.n	800a5c2 <_close_r+0x1a>
 800a5bc:	682b      	ldr	r3, [r5, #0]
 800a5be:	b103      	cbz	r3, 800a5c2 <_close_r+0x1a>
 800a5c0:	6023      	str	r3, [r4, #0]
 800a5c2:	bd38      	pop	{r3, r4, r5, pc}
 800a5c4:	20001d28 	.word	0x20001d28

0800a5c8 <_lseek_r>:
 800a5c8:	b538      	push	{r3, r4, r5, lr}
 800a5ca:	4d07      	ldr	r5, [pc, #28]	; (800a5e8 <_lseek_r+0x20>)
 800a5cc:	4604      	mov	r4, r0
 800a5ce:	4608      	mov	r0, r1
 800a5d0:	4611      	mov	r1, r2
 800a5d2:	2200      	movs	r2, #0
 800a5d4:	602a      	str	r2, [r5, #0]
 800a5d6:	461a      	mov	r2, r3
 800a5d8:	f7fa f942 	bl	8004860 <_lseek>
 800a5dc:	1c43      	adds	r3, r0, #1
 800a5de:	d102      	bne.n	800a5e6 <_lseek_r+0x1e>
 800a5e0:	682b      	ldr	r3, [r5, #0]
 800a5e2:	b103      	cbz	r3, 800a5e6 <_lseek_r+0x1e>
 800a5e4:	6023      	str	r3, [r4, #0]
 800a5e6:	bd38      	pop	{r3, r4, r5, pc}
 800a5e8:	20001d28 	.word	0x20001d28

0800a5ec <_read_r>:
 800a5ec:	b538      	push	{r3, r4, r5, lr}
 800a5ee:	4d07      	ldr	r5, [pc, #28]	; (800a60c <_read_r+0x20>)
 800a5f0:	4604      	mov	r4, r0
 800a5f2:	4608      	mov	r0, r1
 800a5f4:	4611      	mov	r1, r2
 800a5f6:	2200      	movs	r2, #0
 800a5f8:	602a      	str	r2, [r5, #0]
 800a5fa:	461a      	mov	r2, r3
 800a5fc:	f7fa f8d0 	bl	80047a0 <_read>
 800a600:	1c43      	adds	r3, r0, #1
 800a602:	d102      	bne.n	800a60a <_read_r+0x1e>
 800a604:	682b      	ldr	r3, [r5, #0]
 800a606:	b103      	cbz	r3, 800a60a <_read_r+0x1e>
 800a608:	6023      	str	r3, [r4, #0]
 800a60a:	bd38      	pop	{r3, r4, r5, pc}
 800a60c:	20001d28 	.word	0x20001d28

0800a610 <_write_r>:
 800a610:	b538      	push	{r3, r4, r5, lr}
 800a612:	4d07      	ldr	r5, [pc, #28]	; (800a630 <_write_r+0x20>)
 800a614:	4604      	mov	r4, r0
 800a616:	4608      	mov	r0, r1
 800a618:	4611      	mov	r1, r2
 800a61a:	2200      	movs	r2, #0
 800a61c:	602a      	str	r2, [r5, #0]
 800a61e:	461a      	mov	r2, r3
 800a620:	f7fa f8db 	bl	80047da <_write>
 800a624:	1c43      	adds	r3, r0, #1
 800a626:	d102      	bne.n	800a62e <_write_r+0x1e>
 800a628:	682b      	ldr	r3, [r5, #0]
 800a62a:	b103      	cbz	r3, 800a62e <_write_r+0x1e>
 800a62c:	6023      	str	r3, [r4, #0]
 800a62e:	bd38      	pop	{r3, r4, r5, pc}
 800a630:	20001d28 	.word	0x20001d28

0800a634 <__errno>:
 800a634:	4b01      	ldr	r3, [pc, #4]	; (800a63c <__errno+0x8>)
 800a636:	6818      	ldr	r0, [r3, #0]
 800a638:	4770      	bx	lr
 800a63a:	bf00      	nop
 800a63c:	20000174 	.word	0x20000174

0800a640 <__libc_init_array>:
 800a640:	b570      	push	{r4, r5, r6, lr}
 800a642:	4d0d      	ldr	r5, [pc, #52]	; (800a678 <__libc_init_array+0x38>)
 800a644:	4c0d      	ldr	r4, [pc, #52]	; (800a67c <__libc_init_array+0x3c>)
 800a646:	1b64      	subs	r4, r4, r5
 800a648:	10a4      	asrs	r4, r4, #2
 800a64a:	2600      	movs	r6, #0
 800a64c:	42a6      	cmp	r6, r4
 800a64e:	d109      	bne.n	800a664 <__libc_init_array+0x24>
 800a650:	4d0b      	ldr	r5, [pc, #44]	; (800a680 <__libc_init_array+0x40>)
 800a652:	4c0c      	ldr	r4, [pc, #48]	; (800a684 <__libc_init_array+0x44>)
 800a654:	f001 fe56 	bl	800c304 <_init>
 800a658:	1b64      	subs	r4, r4, r5
 800a65a:	10a4      	asrs	r4, r4, #2
 800a65c:	2600      	movs	r6, #0
 800a65e:	42a6      	cmp	r6, r4
 800a660:	d105      	bne.n	800a66e <__libc_init_array+0x2e>
 800a662:	bd70      	pop	{r4, r5, r6, pc}
 800a664:	f855 3b04 	ldr.w	r3, [r5], #4
 800a668:	4798      	blx	r3
 800a66a:	3601      	adds	r6, #1
 800a66c:	e7ee      	b.n	800a64c <__libc_init_array+0xc>
 800a66e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a672:	4798      	blx	r3
 800a674:	3601      	adds	r6, #1
 800a676:	e7f2      	b.n	800a65e <__libc_init_array+0x1e>
 800a678:	0800d0dc 	.word	0x0800d0dc
 800a67c:	0800d0dc 	.word	0x0800d0dc
 800a680:	0800d0dc 	.word	0x0800d0dc
 800a684:	0800d0e0 	.word	0x0800d0e0

0800a688 <__retarget_lock_acquire_recursive>:
 800a688:	4770      	bx	lr

0800a68a <__retarget_lock_release_recursive>:
 800a68a:	4770      	bx	lr

0800a68c <memcpy>:
 800a68c:	440a      	add	r2, r1
 800a68e:	4291      	cmp	r1, r2
 800a690:	f100 33ff 	add.w	r3, r0, #4294967295
 800a694:	d100      	bne.n	800a698 <memcpy+0xc>
 800a696:	4770      	bx	lr
 800a698:	b510      	push	{r4, lr}
 800a69a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a69e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a6a2:	4291      	cmp	r1, r2
 800a6a4:	d1f9      	bne.n	800a69a <memcpy+0xe>
 800a6a6:	bd10      	pop	{r4, pc}

0800a6a8 <quorem>:
 800a6a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6ac:	6903      	ldr	r3, [r0, #16]
 800a6ae:	690c      	ldr	r4, [r1, #16]
 800a6b0:	42a3      	cmp	r3, r4
 800a6b2:	4607      	mov	r7, r0
 800a6b4:	db7e      	blt.n	800a7b4 <quorem+0x10c>
 800a6b6:	3c01      	subs	r4, #1
 800a6b8:	f101 0814 	add.w	r8, r1, #20
 800a6bc:	f100 0514 	add.w	r5, r0, #20
 800a6c0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a6c4:	9301      	str	r3, [sp, #4]
 800a6c6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a6ca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a6ce:	3301      	adds	r3, #1
 800a6d0:	429a      	cmp	r2, r3
 800a6d2:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a6d6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a6da:	fbb2 f6f3 	udiv	r6, r2, r3
 800a6de:	d331      	bcc.n	800a744 <quorem+0x9c>
 800a6e0:	f04f 0e00 	mov.w	lr, #0
 800a6e4:	4640      	mov	r0, r8
 800a6e6:	46ac      	mov	ip, r5
 800a6e8:	46f2      	mov	sl, lr
 800a6ea:	f850 2b04 	ldr.w	r2, [r0], #4
 800a6ee:	b293      	uxth	r3, r2
 800a6f0:	fb06 e303 	mla	r3, r6, r3, lr
 800a6f4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a6f8:	0c1a      	lsrs	r2, r3, #16
 800a6fa:	b29b      	uxth	r3, r3
 800a6fc:	ebaa 0303 	sub.w	r3, sl, r3
 800a700:	f8dc a000 	ldr.w	sl, [ip]
 800a704:	fa13 f38a 	uxtah	r3, r3, sl
 800a708:	fb06 220e 	mla	r2, r6, lr, r2
 800a70c:	9300      	str	r3, [sp, #0]
 800a70e:	9b00      	ldr	r3, [sp, #0]
 800a710:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a714:	b292      	uxth	r2, r2
 800a716:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a71a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a71e:	f8bd 3000 	ldrh.w	r3, [sp]
 800a722:	4581      	cmp	r9, r0
 800a724:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a728:	f84c 3b04 	str.w	r3, [ip], #4
 800a72c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a730:	d2db      	bcs.n	800a6ea <quorem+0x42>
 800a732:	f855 300b 	ldr.w	r3, [r5, fp]
 800a736:	b92b      	cbnz	r3, 800a744 <quorem+0x9c>
 800a738:	9b01      	ldr	r3, [sp, #4]
 800a73a:	3b04      	subs	r3, #4
 800a73c:	429d      	cmp	r5, r3
 800a73e:	461a      	mov	r2, r3
 800a740:	d32c      	bcc.n	800a79c <quorem+0xf4>
 800a742:	613c      	str	r4, [r7, #16]
 800a744:	4638      	mov	r0, r7
 800a746:	f001 f9a5 	bl	800ba94 <__mcmp>
 800a74a:	2800      	cmp	r0, #0
 800a74c:	db22      	blt.n	800a794 <quorem+0xec>
 800a74e:	3601      	adds	r6, #1
 800a750:	4629      	mov	r1, r5
 800a752:	2000      	movs	r0, #0
 800a754:	f858 2b04 	ldr.w	r2, [r8], #4
 800a758:	f8d1 c000 	ldr.w	ip, [r1]
 800a75c:	b293      	uxth	r3, r2
 800a75e:	1ac3      	subs	r3, r0, r3
 800a760:	0c12      	lsrs	r2, r2, #16
 800a762:	fa13 f38c 	uxtah	r3, r3, ip
 800a766:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800a76a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a76e:	b29b      	uxth	r3, r3
 800a770:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a774:	45c1      	cmp	r9, r8
 800a776:	f841 3b04 	str.w	r3, [r1], #4
 800a77a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a77e:	d2e9      	bcs.n	800a754 <quorem+0xac>
 800a780:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a784:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a788:	b922      	cbnz	r2, 800a794 <quorem+0xec>
 800a78a:	3b04      	subs	r3, #4
 800a78c:	429d      	cmp	r5, r3
 800a78e:	461a      	mov	r2, r3
 800a790:	d30a      	bcc.n	800a7a8 <quorem+0x100>
 800a792:	613c      	str	r4, [r7, #16]
 800a794:	4630      	mov	r0, r6
 800a796:	b003      	add	sp, #12
 800a798:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a79c:	6812      	ldr	r2, [r2, #0]
 800a79e:	3b04      	subs	r3, #4
 800a7a0:	2a00      	cmp	r2, #0
 800a7a2:	d1ce      	bne.n	800a742 <quorem+0x9a>
 800a7a4:	3c01      	subs	r4, #1
 800a7a6:	e7c9      	b.n	800a73c <quorem+0x94>
 800a7a8:	6812      	ldr	r2, [r2, #0]
 800a7aa:	3b04      	subs	r3, #4
 800a7ac:	2a00      	cmp	r2, #0
 800a7ae:	d1f0      	bne.n	800a792 <quorem+0xea>
 800a7b0:	3c01      	subs	r4, #1
 800a7b2:	e7eb      	b.n	800a78c <quorem+0xe4>
 800a7b4:	2000      	movs	r0, #0
 800a7b6:	e7ee      	b.n	800a796 <quorem+0xee>

0800a7b8 <_dtoa_r>:
 800a7b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7bc:	ed2d 8b04 	vpush	{d8-d9}
 800a7c0:	69c5      	ldr	r5, [r0, #28]
 800a7c2:	b093      	sub	sp, #76	; 0x4c
 800a7c4:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a7c8:	ec57 6b10 	vmov	r6, r7, d0
 800a7cc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a7d0:	9107      	str	r1, [sp, #28]
 800a7d2:	4604      	mov	r4, r0
 800a7d4:	920a      	str	r2, [sp, #40]	; 0x28
 800a7d6:	930d      	str	r3, [sp, #52]	; 0x34
 800a7d8:	b975      	cbnz	r5, 800a7f8 <_dtoa_r+0x40>
 800a7da:	2010      	movs	r0, #16
 800a7dc:	f000 fe2a 	bl	800b434 <malloc>
 800a7e0:	4602      	mov	r2, r0
 800a7e2:	61e0      	str	r0, [r4, #28]
 800a7e4:	b920      	cbnz	r0, 800a7f0 <_dtoa_r+0x38>
 800a7e6:	4bae      	ldr	r3, [pc, #696]	; (800aaa0 <_dtoa_r+0x2e8>)
 800a7e8:	21ef      	movs	r1, #239	; 0xef
 800a7ea:	48ae      	ldr	r0, [pc, #696]	; (800aaa4 <_dtoa_r+0x2ec>)
 800a7ec:	f001 fcd8 	bl	800c1a0 <__assert_func>
 800a7f0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a7f4:	6005      	str	r5, [r0, #0]
 800a7f6:	60c5      	str	r5, [r0, #12]
 800a7f8:	69e3      	ldr	r3, [r4, #28]
 800a7fa:	6819      	ldr	r1, [r3, #0]
 800a7fc:	b151      	cbz	r1, 800a814 <_dtoa_r+0x5c>
 800a7fe:	685a      	ldr	r2, [r3, #4]
 800a800:	604a      	str	r2, [r1, #4]
 800a802:	2301      	movs	r3, #1
 800a804:	4093      	lsls	r3, r2
 800a806:	608b      	str	r3, [r1, #8]
 800a808:	4620      	mov	r0, r4
 800a80a:	f000 ff07 	bl	800b61c <_Bfree>
 800a80e:	69e3      	ldr	r3, [r4, #28]
 800a810:	2200      	movs	r2, #0
 800a812:	601a      	str	r2, [r3, #0]
 800a814:	1e3b      	subs	r3, r7, #0
 800a816:	bfbb      	ittet	lt
 800a818:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a81c:	9303      	strlt	r3, [sp, #12]
 800a81e:	2300      	movge	r3, #0
 800a820:	2201      	movlt	r2, #1
 800a822:	bfac      	ite	ge
 800a824:	f8c8 3000 	strge.w	r3, [r8]
 800a828:	f8c8 2000 	strlt.w	r2, [r8]
 800a82c:	4b9e      	ldr	r3, [pc, #632]	; (800aaa8 <_dtoa_r+0x2f0>)
 800a82e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800a832:	ea33 0308 	bics.w	r3, r3, r8
 800a836:	d11b      	bne.n	800a870 <_dtoa_r+0xb8>
 800a838:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a83a:	f242 730f 	movw	r3, #9999	; 0x270f
 800a83e:	6013      	str	r3, [r2, #0]
 800a840:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800a844:	4333      	orrs	r3, r6
 800a846:	f000 8593 	beq.w	800b370 <_dtoa_r+0xbb8>
 800a84a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a84c:	b963      	cbnz	r3, 800a868 <_dtoa_r+0xb0>
 800a84e:	4b97      	ldr	r3, [pc, #604]	; (800aaac <_dtoa_r+0x2f4>)
 800a850:	e027      	b.n	800a8a2 <_dtoa_r+0xea>
 800a852:	4b97      	ldr	r3, [pc, #604]	; (800aab0 <_dtoa_r+0x2f8>)
 800a854:	9300      	str	r3, [sp, #0]
 800a856:	3308      	adds	r3, #8
 800a858:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a85a:	6013      	str	r3, [r2, #0]
 800a85c:	9800      	ldr	r0, [sp, #0]
 800a85e:	b013      	add	sp, #76	; 0x4c
 800a860:	ecbd 8b04 	vpop	{d8-d9}
 800a864:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a868:	4b90      	ldr	r3, [pc, #576]	; (800aaac <_dtoa_r+0x2f4>)
 800a86a:	9300      	str	r3, [sp, #0]
 800a86c:	3303      	adds	r3, #3
 800a86e:	e7f3      	b.n	800a858 <_dtoa_r+0xa0>
 800a870:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a874:	2200      	movs	r2, #0
 800a876:	ec51 0b17 	vmov	r0, r1, d7
 800a87a:	eeb0 8a47 	vmov.f32	s16, s14
 800a87e:	eef0 8a67 	vmov.f32	s17, s15
 800a882:	2300      	movs	r3, #0
 800a884:	f7f6 f930 	bl	8000ae8 <__aeabi_dcmpeq>
 800a888:	4681      	mov	r9, r0
 800a88a:	b160      	cbz	r0, 800a8a6 <_dtoa_r+0xee>
 800a88c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a88e:	2301      	movs	r3, #1
 800a890:	6013      	str	r3, [r2, #0]
 800a892:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a894:	2b00      	cmp	r3, #0
 800a896:	f000 8568 	beq.w	800b36a <_dtoa_r+0xbb2>
 800a89a:	4b86      	ldr	r3, [pc, #536]	; (800aab4 <_dtoa_r+0x2fc>)
 800a89c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a89e:	6013      	str	r3, [r2, #0]
 800a8a0:	3b01      	subs	r3, #1
 800a8a2:	9300      	str	r3, [sp, #0]
 800a8a4:	e7da      	b.n	800a85c <_dtoa_r+0xa4>
 800a8a6:	aa10      	add	r2, sp, #64	; 0x40
 800a8a8:	a911      	add	r1, sp, #68	; 0x44
 800a8aa:	4620      	mov	r0, r4
 800a8ac:	eeb0 0a48 	vmov.f32	s0, s16
 800a8b0:	eef0 0a68 	vmov.f32	s1, s17
 800a8b4:	f001 f994 	bl	800bbe0 <__d2b>
 800a8b8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800a8bc:	4682      	mov	sl, r0
 800a8be:	2d00      	cmp	r5, #0
 800a8c0:	d07f      	beq.n	800a9c2 <_dtoa_r+0x20a>
 800a8c2:	ee18 3a90 	vmov	r3, s17
 800a8c6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a8ca:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800a8ce:	ec51 0b18 	vmov	r0, r1, d8
 800a8d2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a8d6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a8da:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800a8de:	4619      	mov	r1, r3
 800a8e0:	2200      	movs	r2, #0
 800a8e2:	4b75      	ldr	r3, [pc, #468]	; (800aab8 <_dtoa_r+0x300>)
 800a8e4:	f7f5 fce0 	bl	80002a8 <__aeabi_dsub>
 800a8e8:	a367      	add	r3, pc, #412	; (adr r3, 800aa88 <_dtoa_r+0x2d0>)
 800a8ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8ee:	f7f5 fe93 	bl	8000618 <__aeabi_dmul>
 800a8f2:	a367      	add	r3, pc, #412	; (adr r3, 800aa90 <_dtoa_r+0x2d8>)
 800a8f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8f8:	f7f5 fcd8 	bl	80002ac <__adddf3>
 800a8fc:	4606      	mov	r6, r0
 800a8fe:	4628      	mov	r0, r5
 800a900:	460f      	mov	r7, r1
 800a902:	f7f5 fe1f 	bl	8000544 <__aeabi_i2d>
 800a906:	a364      	add	r3, pc, #400	; (adr r3, 800aa98 <_dtoa_r+0x2e0>)
 800a908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a90c:	f7f5 fe84 	bl	8000618 <__aeabi_dmul>
 800a910:	4602      	mov	r2, r0
 800a912:	460b      	mov	r3, r1
 800a914:	4630      	mov	r0, r6
 800a916:	4639      	mov	r1, r7
 800a918:	f7f5 fcc8 	bl	80002ac <__adddf3>
 800a91c:	4606      	mov	r6, r0
 800a91e:	460f      	mov	r7, r1
 800a920:	f7f6 f92a 	bl	8000b78 <__aeabi_d2iz>
 800a924:	2200      	movs	r2, #0
 800a926:	4683      	mov	fp, r0
 800a928:	2300      	movs	r3, #0
 800a92a:	4630      	mov	r0, r6
 800a92c:	4639      	mov	r1, r7
 800a92e:	f7f6 f8e5 	bl	8000afc <__aeabi_dcmplt>
 800a932:	b148      	cbz	r0, 800a948 <_dtoa_r+0x190>
 800a934:	4658      	mov	r0, fp
 800a936:	f7f5 fe05 	bl	8000544 <__aeabi_i2d>
 800a93a:	4632      	mov	r2, r6
 800a93c:	463b      	mov	r3, r7
 800a93e:	f7f6 f8d3 	bl	8000ae8 <__aeabi_dcmpeq>
 800a942:	b908      	cbnz	r0, 800a948 <_dtoa_r+0x190>
 800a944:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a948:	f1bb 0f16 	cmp.w	fp, #22
 800a94c:	d857      	bhi.n	800a9fe <_dtoa_r+0x246>
 800a94e:	4b5b      	ldr	r3, [pc, #364]	; (800aabc <_dtoa_r+0x304>)
 800a950:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a954:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a958:	ec51 0b18 	vmov	r0, r1, d8
 800a95c:	f7f6 f8ce 	bl	8000afc <__aeabi_dcmplt>
 800a960:	2800      	cmp	r0, #0
 800a962:	d04e      	beq.n	800aa02 <_dtoa_r+0x24a>
 800a964:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a968:	2300      	movs	r3, #0
 800a96a:	930c      	str	r3, [sp, #48]	; 0x30
 800a96c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a96e:	1b5b      	subs	r3, r3, r5
 800a970:	1e5a      	subs	r2, r3, #1
 800a972:	bf45      	ittet	mi
 800a974:	f1c3 0301 	rsbmi	r3, r3, #1
 800a978:	9305      	strmi	r3, [sp, #20]
 800a97a:	2300      	movpl	r3, #0
 800a97c:	2300      	movmi	r3, #0
 800a97e:	9206      	str	r2, [sp, #24]
 800a980:	bf54      	ite	pl
 800a982:	9305      	strpl	r3, [sp, #20]
 800a984:	9306      	strmi	r3, [sp, #24]
 800a986:	f1bb 0f00 	cmp.w	fp, #0
 800a98a:	db3c      	blt.n	800aa06 <_dtoa_r+0x24e>
 800a98c:	9b06      	ldr	r3, [sp, #24]
 800a98e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800a992:	445b      	add	r3, fp
 800a994:	9306      	str	r3, [sp, #24]
 800a996:	2300      	movs	r3, #0
 800a998:	9308      	str	r3, [sp, #32]
 800a99a:	9b07      	ldr	r3, [sp, #28]
 800a99c:	2b09      	cmp	r3, #9
 800a99e:	d868      	bhi.n	800aa72 <_dtoa_r+0x2ba>
 800a9a0:	2b05      	cmp	r3, #5
 800a9a2:	bfc4      	itt	gt
 800a9a4:	3b04      	subgt	r3, #4
 800a9a6:	9307      	strgt	r3, [sp, #28]
 800a9a8:	9b07      	ldr	r3, [sp, #28]
 800a9aa:	f1a3 0302 	sub.w	r3, r3, #2
 800a9ae:	bfcc      	ite	gt
 800a9b0:	2500      	movgt	r5, #0
 800a9b2:	2501      	movle	r5, #1
 800a9b4:	2b03      	cmp	r3, #3
 800a9b6:	f200 8085 	bhi.w	800aac4 <_dtoa_r+0x30c>
 800a9ba:	e8df f003 	tbb	[pc, r3]
 800a9be:	3b2e      	.short	0x3b2e
 800a9c0:	5839      	.short	0x5839
 800a9c2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a9c6:	441d      	add	r5, r3
 800a9c8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a9cc:	2b20      	cmp	r3, #32
 800a9ce:	bfc1      	itttt	gt
 800a9d0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a9d4:	fa08 f803 	lslgt.w	r8, r8, r3
 800a9d8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800a9dc:	fa26 f303 	lsrgt.w	r3, r6, r3
 800a9e0:	bfd6      	itet	le
 800a9e2:	f1c3 0320 	rsble	r3, r3, #32
 800a9e6:	ea48 0003 	orrgt.w	r0, r8, r3
 800a9ea:	fa06 f003 	lslle.w	r0, r6, r3
 800a9ee:	f7f5 fd99 	bl	8000524 <__aeabi_ui2d>
 800a9f2:	2201      	movs	r2, #1
 800a9f4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800a9f8:	3d01      	subs	r5, #1
 800a9fa:	920e      	str	r2, [sp, #56]	; 0x38
 800a9fc:	e76f      	b.n	800a8de <_dtoa_r+0x126>
 800a9fe:	2301      	movs	r3, #1
 800aa00:	e7b3      	b.n	800a96a <_dtoa_r+0x1b2>
 800aa02:	900c      	str	r0, [sp, #48]	; 0x30
 800aa04:	e7b2      	b.n	800a96c <_dtoa_r+0x1b4>
 800aa06:	9b05      	ldr	r3, [sp, #20]
 800aa08:	eba3 030b 	sub.w	r3, r3, fp
 800aa0c:	9305      	str	r3, [sp, #20]
 800aa0e:	f1cb 0300 	rsb	r3, fp, #0
 800aa12:	9308      	str	r3, [sp, #32]
 800aa14:	2300      	movs	r3, #0
 800aa16:	930b      	str	r3, [sp, #44]	; 0x2c
 800aa18:	e7bf      	b.n	800a99a <_dtoa_r+0x1e2>
 800aa1a:	2300      	movs	r3, #0
 800aa1c:	9309      	str	r3, [sp, #36]	; 0x24
 800aa1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	dc52      	bgt.n	800aaca <_dtoa_r+0x312>
 800aa24:	2301      	movs	r3, #1
 800aa26:	9301      	str	r3, [sp, #4]
 800aa28:	9304      	str	r3, [sp, #16]
 800aa2a:	461a      	mov	r2, r3
 800aa2c:	920a      	str	r2, [sp, #40]	; 0x28
 800aa2e:	e00b      	b.n	800aa48 <_dtoa_r+0x290>
 800aa30:	2301      	movs	r3, #1
 800aa32:	e7f3      	b.n	800aa1c <_dtoa_r+0x264>
 800aa34:	2300      	movs	r3, #0
 800aa36:	9309      	str	r3, [sp, #36]	; 0x24
 800aa38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa3a:	445b      	add	r3, fp
 800aa3c:	9301      	str	r3, [sp, #4]
 800aa3e:	3301      	adds	r3, #1
 800aa40:	2b01      	cmp	r3, #1
 800aa42:	9304      	str	r3, [sp, #16]
 800aa44:	bfb8      	it	lt
 800aa46:	2301      	movlt	r3, #1
 800aa48:	69e0      	ldr	r0, [r4, #28]
 800aa4a:	2100      	movs	r1, #0
 800aa4c:	2204      	movs	r2, #4
 800aa4e:	f102 0614 	add.w	r6, r2, #20
 800aa52:	429e      	cmp	r6, r3
 800aa54:	d93d      	bls.n	800aad2 <_dtoa_r+0x31a>
 800aa56:	6041      	str	r1, [r0, #4]
 800aa58:	4620      	mov	r0, r4
 800aa5a:	f000 fd9f 	bl	800b59c <_Balloc>
 800aa5e:	9000      	str	r0, [sp, #0]
 800aa60:	2800      	cmp	r0, #0
 800aa62:	d139      	bne.n	800aad8 <_dtoa_r+0x320>
 800aa64:	4b16      	ldr	r3, [pc, #88]	; (800aac0 <_dtoa_r+0x308>)
 800aa66:	4602      	mov	r2, r0
 800aa68:	f240 11af 	movw	r1, #431	; 0x1af
 800aa6c:	e6bd      	b.n	800a7ea <_dtoa_r+0x32>
 800aa6e:	2301      	movs	r3, #1
 800aa70:	e7e1      	b.n	800aa36 <_dtoa_r+0x27e>
 800aa72:	2501      	movs	r5, #1
 800aa74:	2300      	movs	r3, #0
 800aa76:	9307      	str	r3, [sp, #28]
 800aa78:	9509      	str	r5, [sp, #36]	; 0x24
 800aa7a:	f04f 33ff 	mov.w	r3, #4294967295
 800aa7e:	9301      	str	r3, [sp, #4]
 800aa80:	9304      	str	r3, [sp, #16]
 800aa82:	2200      	movs	r2, #0
 800aa84:	2312      	movs	r3, #18
 800aa86:	e7d1      	b.n	800aa2c <_dtoa_r+0x274>
 800aa88:	636f4361 	.word	0x636f4361
 800aa8c:	3fd287a7 	.word	0x3fd287a7
 800aa90:	8b60c8b3 	.word	0x8b60c8b3
 800aa94:	3fc68a28 	.word	0x3fc68a28
 800aa98:	509f79fb 	.word	0x509f79fb
 800aa9c:	3fd34413 	.word	0x3fd34413
 800aaa0:	0800cda5 	.word	0x0800cda5
 800aaa4:	0800cdbc 	.word	0x0800cdbc
 800aaa8:	7ff00000 	.word	0x7ff00000
 800aaac:	0800cda1 	.word	0x0800cda1
 800aab0:	0800cd98 	.word	0x0800cd98
 800aab4:	0800cd75 	.word	0x0800cd75
 800aab8:	3ff80000 	.word	0x3ff80000
 800aabc:	0800cea8 	.word	0x0800cea8
 800aac0:	0800ce14 	.word	0x0800ce14
 800aac4:	2301      	movs	r3, #1
 800aac6:	9309      	str	r3, [sp, #36]	; 0x24
 800aac8:	e7d7      	b.n	800aa7a <_dtoa_r+0x2c2>
 800aaca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aacc:	9301      	str	r3, [sp, #4]
 800aace:	9304      	str	r3, [sp, #16]
 800aad0:	e7ba      	b.n	800aa48 <_dtoa_r+0x290>
 800aad2:	3101      	adds	r1, #1
 800aad4:	0052      	lsls	r2, r2, #1
 800aad6:	e7ba      	b.n	800aa4e <_dtoa_r+0x296>
 800aad8:	69e3      	ldr	r3, [r4, #28]
 800aada:	9a00      	ldr	r2, [sp, #0]
 800aadc:	601a      	str	r2, [r3, #0]
 800aade:	9b04      	ldr	r3, [sp, #16]
 800aae0:	2b0e      	cmp	r3, #14
 800aae2:	f200 80a8 	bhi.w	800ac36 <_dtoa_r+0x47e>
 800aae6:	2d00      	cmp	r5, #0
 800aae8:	f000 80a5 	beq.w	800ac36 <_dtoa_r+0x47e>
 800aaec:	f1bb 0f00 	cmp.w	fp, #0
 800aaf0:	dd38      	ble.n	800ab64 <_dtoa_r+0x3ac>
 800aaf2:	4bc0      	ldr	r3, [pc, #768]	; (800adf4 <_dtoa_r+0x63c>)
 800aaf4:	f00b 020f 	and.w	r2, fp, #15
 800aaf8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aafc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800ab00:	e9d3 6700 	ldrd	r6, r7, [r3]
 800ab04:	ea4f 182b 	mov.w	r8, fp, asr #4
 800ab08:	d019      	beq.n	800ab3e <_dtoa_r+0x386>
 800ab0a:	4bbb      	ldr	r3, [pc, #748]	; (800adf8 <_dtoa_r+0x640>)
 800ab0c:	ec51 0b18 	vmov	r0, r1, d8
 800ab10:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ab14:	f7f5 feaa 	bl	800086c <__aeabi_ddiv>
 800ab18:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ab1c:	f008 080f 	and.w	r8, r8, #15
 800ab20:	2503      	movs	r5, #3
 800ab22:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800adf8 <_dtoa_r+0x640>
 800ab26:	f1b8 0f00 	cmp.w	r8, #0
 800ab2a:	d10a      	bne.n	800ab42 <_dtoa_r+0x38a>
 800ab2c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ab30:	4632      	mov	r2, r6
 800ab32:	463b      	mov	r3, r7
 800ab34:	f7f5 fe9a 	bl	800086c <__aeabi_ddiv>
 800ab38:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ab3c:	e02b      	b.n	800ab96 <_dtoa_r+0x3de>
 800ab3e:	2502      	movs	r5, #2
 800ab40:	e7ef      	b.n	800ab22 <_dtoa_r+0x36a>
 800ab42:	f018 0f01 	tst.w	r8, #1
 800ab46:	d008      	beq.n	800ab5a <_dtoa_r+0x3a2>
 800ab48:	4630      	mov	r0, r6
 800ab4a:	4639      	mov	r1, r7
 800ab4c:	e9d9 2300 	ldrd	r2, r3, [r9]
 800ab50:	f7f5 fd62 	bl	8000618 <__aeabi_dmul>
 800ab54:	3501      	adds	r5, #1
 800ab56:	4606      	mov	r6, r0
 800ab58:	460f      	mov	r7, r1
 800ab5a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800ab5e:	f109 0908 	add.w	r9, r9, #8
 800ab62:	e7e0      	b.n	800ab26 <_dtoa_r+0x36e>
 800ab64:	f000 809f 	beq.w	800aca6 <_dtoa_r+0x4ee>
 800ab68:	f1cb 0600 	rsb	r6, fp, #0
 800ab6c:	4ba1      	ldr	r3, [pc, #644]	; (800adf4 <_dtoa_r+0x63c>)
 800ab6e:	4fa2      	ldr	r7, [pc, #648]	; (800adf8 <_dtoa_r+0x640>)
 800ab70:	f006 020f 	and.w	r2, r6, #15
 800ab74:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ab78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab7c:	ec51 0b18 	vmov	r0, r1, d8
 800ab80:	f7f5 fd4a 	bl	8000618 <__aeabi_dmul>
 800ab84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ab88:	1136      	asrs	r6, r6, #4
 800ab8a:	2300      	movs	r3, #0
 800ab8c:	2502      	movs	r5, #2
 800ab8e:	2e00      	cmp	r6, #0
 800ab90:	d17e      	bne.n	800ac90 <_dtoa_r+0x4d8>
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d1d0      	bne.n	800ab38 <_dtoa_r+0x380>
 800ab96:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ab98:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	f000 8084 	beq.w	800acaa <_dtoa_r+0x4f2>
 800aba2:	4b96      	ldr	r3, [pc, #600]	; (800adfc <_dtoa_r+0x644>)
 800aba4:	2200      	movs	r2, #0
 800aba6:	4640      	mov	r0, r8
 800aba8:	4649      	mov	r1, r9
 800abaa:	f7f5 ffa7 	bl	8000afc <__aeabi_dcmplt>
 800abae:	2800      	cmp	r0, #0
 800abb0:	d07b      	beq.n	800acaa <_dtoa_r+0x4f2>
 800abb2:	9b04      	ldr	r3, [sp, #16]
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d078      	beq.n	800acaa <_dtoa_r+0x4f2>
 800abb8:	9b01      	ldr	r3, [sp, #4]
 800abba:	2b00      	cmp	r3, #0
 800abbc:	dd39      	ble.n	800ac32 <_dtoa_r+0x47a>
 800abbe:	4b90      	ldr	r3, [pc, #576]	; (800ae00 <_dtoa_r+0x648>)
 800abc0:	2200      	movs	r2, #0
 800abc2:	4640      	mov	r0, r8
 800abc4:	4649      	mov	r1, r9
 800abc6:	f7f5 fd27 	bl	8000618 <__aeabi_dmul>
 800abca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800abce:	9e01      	ldr	r6, [sp, #4]
 800abd0:	f10b 37ff 	add.w	r7, fp, #4294967295
 800abd4:	3501      	adds	r5, #1
 800abd6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800abda:	4628      	mov	r0, r5
 800abdc:	f7f5 fcb2 	bl	8000544 <__aeabi_i2d>
 800abe0:	4642      	mov	r2, r8
 800abe2:	464b      	mov	r3, r9
 800abe4:	f7f5 fd18 	bl	8000618 <__aeabi_dmul>
 800abe8:	4b86      	ldr	r3, [pc, #536]	; (800ae04 <_dtoa_r+0x64c>)
 800abea:	2200      	movs	r2, #0
 800abec:	f7f5 fb5e 	bl	80002ac <__adddf3>
 800abf0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800abf4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800abf8:	9303      	str	r3, [sp, #12]
 800abfa:	2e00      	cmp	r6, #0
 800abfc:	d158      	bne.n	800acb0 <_dtoa_r+0x4f8>
 800abfe:	4b82      	ldr	r3, [pc, #520]	; (800ae08 <_dtoa_r+0x650>)
 800ac00:	2200      	movs	r2, #0
 800ac02:	4640      	mov	r0, r8
 800ac04:	4649      	mov	r1, r9
 800ac06:	f7f5 fb4f 	bl	80002a8 <__aeabi_dsub>
 800ac0a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ac0e:	4680      	mov	r8, r0
 800ac10:	4689      	mov	r9, r1
 800ac12:	f7f5 ff91 	bl	8000b38 <__aeabi_dcmpgt>
 800ac16:	2800      	cmp	r0, #0
 800ac18:	f040 8296 	bne.w	800b148 <_dtoa_r+0x990>
 800ac1c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800ac20:	4640      	mov	r0, r8
 800ac22:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ac26:	4649      	mov	r1, r9
 800ac28:	f7f5 ff68 	bl	8000afc <__aeabi_dcmplt>
 800ac2c:	2800      	cmp	r0, #0
 800ac2e:	f040 8289 	bne.w	800b144 <_dtoa_r+0x98c>
 800ac32:	ed8d 8b02 	vstr	d8, [sp, #8]
 800ac36:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	f2c0 814e 	blt.w	800aeda <_dtoa_r+0x722>
 800ac3e:	f1bb 0f0e 	cmp.w	fp, #14
 800ac42:	f300 814a 	bgt.w	800aeda <_dtoa_r+0x722>
 800ac46:	4b6b      	ldr	r3, [pc, #428]	; (800adf4 <_dtoa_r+0x63c>)
 800ac48:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800ac4c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ac50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	f280 80dc 	bge.w	800ae10 <_dtoa_r+0x658>
 800ac58:	9b04      	ldr	r3, [sp, #16]
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	f300 80d8 	bgt.w	800ae10 <_dtoa_r+0x658>
 800ac60:	f040 826f 	bne.w	800b142 <_dtoa_r+0x98a>
 800ac64:	4b68      	ldr	r3, [pc, #416]	; (800ae08 <_dtoa_r+0x650>)
 800ac66:	2200      	movs	r2, #0
 800ac68:	4640      	mov	r0, r8
 800ac6a:	4649      	mov	r1, r9
 800ac6c:	f7f5 fcd4 	bl	8000618 <__aeabi_dmul>
 800ac70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ac74:	f7f5 ff56 	bl	8000b24 <__aeabi_dcmpge>
 800ac78:	9e04      	ldr	r6, [sp, #16]
 800ac7a:	4637      	mov	r7, r6
 800ac7c:	2800      	cmp	r0, #0
 800ac7e:	f040 8245 	bne.w	800b10c <_dtoa_r+0x954>
 800ac82:	9d00      	ldr	r5, [sp, #0]
 800ac84:	2331      	movs	r3, #49	; 0x31
 800ac86:	f805 3b01 	strb.w	r3, [r5], #1
 800ac8a:	f10b 0b01 	add.w	fp, fp, #1
 800ac8e:	e241      	b.n	800b114 <_dtoa_r+0x95c>
 800ac90:	07f2      	lsls	r2, r6, #31
 800ac92:	d505      	bpl.n	800aca0 <_dtoa_r+0x4e8>
 800ac94:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ac98:	f7f5 fcbe 	bl	8000618 <__aeabi_dmul>
 800ac9c:	3501      	adds	r5, #1
 800ac9e:	2301      	movs	r3, #1
 800aca0:	1076      	asrs	r6, r6, #1
 800aca2:	3708      	adds	r7, #8
 800aca4:	e773      	b.n	800ab8e <_dtoa_r+0x3d6>
 800aca6:	2502      	movs	r5, #2
 800aca8:	e775      	b.n	800ab96 <_dtoa_r+0x3de>
 800acaa:	9e04      	ldr	r6, [sp, #16]
 800acac:	465f      	mov	r7, fp
 800acae:	e792      	b.n	800abd6 <_dtoa_r+0x41e>
 800acb0:	9900      	ldr	r1, [sp, #0]
 800acb2:	4b50      	ldr	r3, [pc, #320]	; (800adf4 <_dtoa_r+0x63c>)
 800acb4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800acb8:	4431      	add	r1, r6
 800acba:	9102      	str	r1, [sp, #8]
 800acbc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800acbe:	eeb0 9a47 	vmov.f32	s18, s14
 800acc2:	eef0 9a67 	vmov.f32	s19, s15
 800acc6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800acca:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800acce:	2900      	cmp	r1, #0
 800acd0:	d044      	beq.n	800ad5c <_dtoa_r+0x5a4>
 800acd2:	494e      	ldr	r1, [pc, #312]	; (800ae0c <_dtoa_r+0x654>)
 800acd4:	2000      	movs	r0, #0
 800acd6:	f7f5 fdc9 	bl	800086c <__aeabi_ddiv>
 800acda:	ec53 2b19 	vmov	r2, r3, d9
 800acde:	f7f5 fae3 	bl	80002a8 <__aeabi_dsub>
 800ace2:	9d00      	ldr	r5, [sp, #0]
 800ace4:	ec41 0b19 	vmov	d9, r0, r1
 800ace8:	4649      	mov	r1, r9
 800acea:	4640      	mov	r0, r8
 800acec:	f7f5 ff44 	bl	8000b78 <__aeabi_d2iz>
 800acf0:	4606      	mov	r6, r0
 800acf2:	f7f5 fc27 	bl	8000544 <__aeabi_i2d>
 800acf6:	4602      	mov	r2, r0
 800acf8:	460b      	mov	r3, r1
 800acfa:	4640      	mov	r0, r8
 800acfc:	4649      	mov	r1, r9
 800acfe:	f7f5 fad3 	bl	80002a8 <__aeabi_dsub>
 800ad02:	3630      	adds	r6, #48	; 0x30
 800ad04:	f805 6b01 	strb.w	r6, [r5], #1
 800ad08:	ec53 2b19 	vmov	r2, r3, d9
 800ad0c:	4680      	mov	r8, r0
 800ad0e:	4689      	mov	r9, r1
 800ad10:	f7f5 fef4 	bl	8000afc <__aeabi_dcmplt>
 800ad14:	2800      	cmp	r0, #0
 800ad16:	d164      	bne.n	800ade2 <_dtoa_r+0x62a>
 800ad18:	4642      	mov	r2, r8
 800ad1a:	464b      	mov	r3, r9
 800ad1c:	4937      	ldr	r1, [pc, #220]	; (800adfc <_dtoa_r+0x644>)
 800ad1e:	2000      	movs	r0, #0
 800ad20:	f7f5 fac2 	bl	80002a8 <__aeabi_dsub>
 800ad24:	ec53 2b19 	vmov	r2, r3, d9
 800ad28:	f7f5 fee8 	bl	8000afc <__aeabi_dcmplt>
 800ad2c:	2800      	cmp	r0, #0
 800ad2e:	f040 80b6 	bne.w	800ae9e <_dtoa_r+0x6e6>
 800ad32:	9b02      	ldr	r3, [sp, #8]
 800ad34:	429d      	cmp	r5, r3
 800ad36:	f43f af7c 	beq.w	800ac32 <_dtoa_r+0x47a>
 800ad3a:	4b31      	ldr	r3, [pc, #196]	; (800ae00 <_dtoa_r+0x648>)
 800ad3c:	ec51 0b19 	vmov	r0, r1, d9
 800ad40:	2200      	movs	r2, #0
 800ad42:	f7f5 fc69 	bl	8000618 <__aeabi_dmul>
 800ad46:	4b2e      	ldr	r3, [pc, #184]	; (800ae00 <_dtoa_r+0x648>)
 800ad48:	ec41 0b19 	vmov	d9, r0, r1
 800ad4c:	2200      	movs	r2, #0
 800ad4e:	4640      	mov	r0, r8
 800ad50:	4649      	mov	r1, r9
 800ad52:	f7f5 fc61 	bl	8000618 <__aeabi_dmul>
 800ad56:	4680      	mov	r8, r0
 800ad58:	4689      	mov	r9, r1
 800ad5a:	e7c5      	b.n	800ace8 <_dtoa_r+0x530>
 800ad5c:	ec51 0b17 	vmov	r0, r1, d7
 800ad60:	f7f5 fc5a 	bl	8000618 <__aeabi_dmul>
 800ad64:	9b02      	ldr	r3, [sp, #8]
 800ad66:	9d00      	ldr	r5, [sp, #0]
 800ad68:	930f      	str	r3, [sp, #60]	; 0x3c
 800ad6a:	ec41 0b19 	vmov	d9, r0, r1
 800ad6e:	4649      	mov	r1, r9
 800ad70:	4640      	mov	r0, r8
 800ad72:	f7f5 ff01 	bl	8000b78 <__aeabi_d2iz>
 800ad76:	4606      	mov	r6, r0
 800ad78:	f7f5 fbe4 	bl	8000544 <__aeabi_i2d>
 800ad7c:	3630      	adds	r6, #48	; 0x30
 800ad7e:	4602      	mov	r2, r0
 800ad80:	460b      	mov	r3, r1
 800ad82:	4640      	mov	r0, r8
 800ad84:	4649      	mov	r1, r9
 800ad86:	f7f5 fa8f 	bl	80002a8 <__aeabi_dsub>
 800ad8a:	f805 6b01 	strb.w	r6, [r5], #1
 800ad8e:	9b02      	ldr	r3, [sp, #8]
 800ad90:	429d      	cmp	r5, r3
 800ad92:	4680      	mov	r8, r0
 800ad94:	4689      	mov	r9, r1
 800ad96:	f04f 0200 	mov.w	r2, #0
 800ad9a:	d124      	bne.n	800ade6 <_dtoa_r+0x62e>
 800ad9c:	4b1b      	ldr	r3, [pc, #108]	; (800ae0c <_dtoa_r+0x654>)
 800ad9e:	ec51 0b19 	vmov	r0, r1, d9
 800ada2:	f7f5 fa83 	bl	80002ac <__adddf3>
 800ada6:	4602      	mov	r2, r0
 800ada8:	460b      	mov	r3, r1
 800adaa:	4640      	mov	r0, r8
 800adac:	4649      	mov	r1, r9
 800adae:	f7f5 fec3 	bl	8000b38 <__aeabi_dcmpgt>
 800adb2:	2800      	cmp	r0, #0
 800adb4:	d173      	bne.n	800ae9e <_dtoa_r+0x6e6>
 800adb6:	ec53 2b19 	vmov	r2, r3, d9
 800adba:	4914      	ldr	r1, [pc, #80]	; (800ae0c <_dtoa_r+0x654>)
 800adbc:	2000      	movs	r0, #0
 800adbe:	f7f5 fa73 	bl	80002a8 <__aeabi_dsub>
 800adc2:	4602      	mov	r2, r0
 800adc4:	460b      	mov	r3, r1
 800adc6:	4640      	mov	r0, r8
 800adc8:	4649      	mov	r1, r9
 800adca:	f7f5 fe97 	bl	8000afc <__aeabi_dcmplt>
 800adce:	2800      	cmp	r0, #0
 800add0:	f43f af2f 	beq.w	800ac32 <_dtoa_r+0x47a>
 800add4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800add6:	1e6b      	subs	r3, r5, #1
 800add8:	930f      	str	r3, [sp, #60]	; 0x3c
 800adda:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800adde:	2b30      	cmp	r3, #48	; 0x30
 800ade0:	d0f8      	beq.n	800add4 <_dtoa_r+0x61c>
 800ade2:	46bb      	mov	fp, r7
 800ade4:	e04a      	b.n	800ae7c <_dtoa_r+0x6c4>
 800ade6:	4b06      	ldr	r3, [pc, #24]	; (800ae00 <_dtoa_r+0x648>)
 800ade8:	f7f5 fc16 	bl	8000618 <__aeabi_dmul>
 800adec:	4680      	mov	r8, r0
 800adee:	4689      	mov	r9, r1
 800adf0:	e7bd      	b.n	800ad6e <_dtoa_r+0x5b6>
 800adf2:	bf00      	nop
 800adf4:	0800cea8 	.word	0x0800cea8
 800adf8:	0800ce80 	.word	0x0800ce80
 800adfc:	3ff00000 	.word	0x3ff00000
 800ae00:	40240000 	.word	0x40240000
 800ae04:	401c0000 	.word	0x401c0000
 800ae08:	40140000 	.word	0x40140000
 800ae0c:	3fe00000 	.word	0x3fe00000
 800ae10:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800ae14:	9d00      	ldr	r5, [sp, #0]
 800ae16:	4642      	mov	r2, r8
 800ae18:	464b      	mov	r3, r9
 800ae1a:	4630      	mov	r0, r6
 800ae1c:	4639      	mov	r1, r7
 800ae1e:	f7f5 fd25 	bl	800086c <__aeabi_ddiv>
 800ae22:	f7f5 fea9 	bl	8000b78 <__aeabi_d2iz>
 800ae26:	9001      	str	r0, [sp, #4]
 800ae28:	f7f5 fb8c 	bl	8000544 <__aeabi_i2d>
 800ae2c:	4642      	mov	r2, r8
 800ae2e:	464b      	mov	r3, r9
 800ae30:	f7f5 fbf2 	bl	8000618 <__aeabi_dmul>
 800ae34:	4602      	mov	r2, r0
 800ae36:	460b      	mov	r3, r1
 800ae38:	4630      	mov	r0, r6
 800ae3a:	4639      	mov	r1, r7
 800ae3c:	f7f5 fa34 	bl	80002a8 <__aeabi_dsub>
 800ae40:	9e01      	ldr	r6, [sp, #4]
 800ae42:	9f04      	ldr	r7, [sp, #16]
 800ae44:	3630      	adds	r6, #48	; 0x30
 800ae46:	f805 6b01 	strb.w	r6, [r5], #1
 800ae4a:	9e00      	ldr	r6, [sp, #0]
 800ae4c:	1bae      	subs	r6, r5, r6
 800ae4e:	42b7      	cmp	r7, r6
 800ae50:	4602      	mov	r2, r0
 800ae52:	460b      	mov	r3, r1
 800ae54:	d134      	bne.n	800aec0 <_dtoa_r+0x708>
 800ae56:	f7f5 fa29 	bl	80002ac <__adddf3>
 800ae5a:	4642      	mov	r2, r8
 800ae5c:	464b      	mov	r3, r9
 800ae5e:	4606      	mov	r6, r0
 800ae60:	460f      	mov	r7, r1
 800ae62:	f7f5 fe69 	bl	8000b38 <__aeabi_dcmpgt>
 800ae66:	b9c8      	cbnz	r0, 800ae9c <_dtoa_r+0x6e4>
 800ae68:	4642      	mov	r2, r8
 800ae6a:	464b      	mov	r3, r9
 800ae6c:	4630      	mov	r0, r6
 800ae6e:	4639      	mov	r1, r7
 800ae70:	f7f5 fe3a 	bl	8000ae8 <__aeabi_dcmpeq>
 800ae74:	b110      	cbz	r0, 800ae7c <_dtoa_r+0x6c4>
 800ae76:	9b01      	ldr	r3, [sp, #4]
 800ae78:	07db      	lsls	r3, r3, #31
 800ae7a:	d40f      	bmi.n	800ae9c <_dtoa_r+0x6e4>
 800ae7c:	4651      	mov	r1, sl
 800ae7e:	4620      	mov	r0, r4
 800ae80:	f000 fbcc 	bl	800b61c <_Bfree>
 800ae84:	2300      	movs	r3, #0
 800ae86:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ae88:	702b      	strb	r3, [r5, #0]
 800ae8a:	f10b 0301 	add.w	r3, fp, #1
 800ae8e:	6013      	str	r3, [r2, #0]
 800ae90:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	f43f ace2 	beq.w	800a85c <_dtoa_r+0xa4>
 800ae98:	601d      	str	r5, [r3, #0]
 800ae9a:	e4df      	b.n	800a85c <_dtoa_r+0xa4>
 800ae9c:	465f      	mov	r7, fp
 800ae9e:	462b      	mov	r3, r5
 800aea0:	461d      	mov	r5, r3
 800aea2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800aea6:	2a39      	cmp	r2, #57	; 0x39
 800aea8:	d106      	bne.n	800aeb8 <_dtoa_r+0x700>
 800aeaa:	9a00      	ldr	r2, [sp, #0]
 800aeac:	429a      	cmp	r2, r3
 800aeae:	d1f7      	bne.n	800aea0 <_dtoa_r+0x6e8>
 800aeb0:	9900      	ldr	r1, [sp, #0]
 800aeb2:	2230      	movs	r2, #48	; 0x30
 800aeb4:	3701      	adds	r7, #1
 800aeb6:	700a      	strb	r2, [r1, #0]
 800aeb8:	781a      	ldrb	r2, [r3, #0]
 800aeba:	3201      	adds	r2, #1
 800aebc:	701a      	strb	r2, [r3, #0]
 800aebe:	e790      	b.n	800ade2 <_dtoa_r+0x62a>
 800aec0:	4ba3      	ldr	r3, [pc, #652]	; (800b150 <_dtoa_r+0x998>)
 800aec2:	2200      	movs	r2, #0
 800aec4:	f7f5 fba8 	bl	8000618 <__aeabi_dmul>
 800aec8:	2200      	movs	r2, #0
 800aeca:	2300      	movs	r3, #0
 800aecc:	4606      	mov	r6, r0
 800aece:	460f      	mov	r7, r1
 800aed0:	f7f5 fe0a 	bl	8000ae8 <__aeabi_dcmpeq>
 800aed4:	2800      	cmp	r0, #0
 800aed6:	d09e      	beq.n	800ae16 <_dtoa_r+0x65e>
 800aed8:	e7d0      	b.n	800ae7c <_dtoa_r+0x6c4>
 800aeda:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aedc:	2a00      	cmp	r2, #0
 800aede:	f000 80ca 	beq.w	800b076 <_dtoa_r+0x8be>
 800aee2:	9a07      	ldr	r2, [sp, #28]
 800aee4:	2a01      	cmp	r2, #1
 800aee6:	f300 80ad 	bgt.w	800b044 <_dtoa_r+0x88c>
 800aeea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800aeec:	2a00      	cmp	r2, #0
 800aeee:	f000 80a5 	beq.w	800b03c <_dtoa_r+0x884>
 800aef2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800aef6:	9e08      	ldr	r6, [sp, #32]
 800aef8:	9d05      	ldr	r5, [sp, #20]
 800aefa:	9a05      	ldr	r2, [sp, #20]
 800aefc:	441a      	add	r2, r3
 800aefe:	9205      	str	r2, [sp, #20]
 800af00:	9a06      	ldr	r2, [sp, #24]
 800af02:	2101      	movs	r1, #1
 800af04:	441a      	add	r2, r3
 800af06:	4620      	mov	r0, r4
 800af08:	9206      	str	r2, [sp, #24]
 800af0a:	f000 fc3d 	bl	800b788 <__i2b>
 800af0e:	4607      	mov	r7, r0
 800af10:	b165      	cbz	r5, 800af2c <_dtoa_r+0x774>
 800af12:	9b06      	ldr	r3, [sp, #24]
 800af14:	2b00      	cmp	r3, #0
 800af16:	dd09      	ble.n	800af2c <_dtoa_r+0x774>
 800af18:	42ab      	cmp	r3, r5
 800af1a:	9a05      	ldr	r2, [sp, #20]
 800af1c:	bfa8      	it	ge
 800af1e:	462b      	movge	r3, r5
 800af20:	1ad2      	subs	r2, r2, r3
 800af22:	9205      	str	r2, [sp, #20]
 800af24:	9a06      	ldr	r2, [sp, #24]
 800af26:	1aed      	subs	r5, r5, r3
 800af28:	1ad3      	subs	r3, r2, r3
 800af2a:	9306      	str	r3, [sp, #24]
 800af2c:	9b08      	ldr	r3, [sp, #32]
 800af2e:	b1f3      	cbz	r3, 800af6e <_dtoa_r+0x7b6>
 800af30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af32:	2b00      	cmp	r3, #0
 800af34:	f000 80a3 	beq.w	800b07e <_dtoa_r+0x8c6>
 800af38:	2e00      	cmp	r6, #0
 800af3a:	dd10      	ble.n	800af5e <_dtoa_r+0x7a6>
 800af3c:	4639      	mov	r1, r7
 800af3e:	4632      	mov	r2, r6
 800af40:	4620      	mov	r0, r4
 800af42:	f000 fce1 	bl	800b908 <__pow5mult>
 800af46:	4652      	mov	r2, sl
 800af48:	4601      	mov	r1, r0
 800af4a:	4607      	mov	r7, r0
 800af4c:	4620      	mov	r0, r4
 800af4e:	f000 fc31 	bl	800b7b4 <__multiply>
 800af52:	4651      	mov	r1, sl
 800af54:	4680      	mov	r8, r0
 800af56:	4620      	mov	r0, r4
 800af58:	f000 fb60 	bl	800b61c <_Bfree>
 800af5c:	46c2      	mov	sl, r8
 800af5e:	9b08      	ldr	r3, [sp, #32]
 800af60:	1b9a      	subs	r2, r3, r6
 800af62:	d004      	beq.n	800af6e <_dtoa_r+0x7b6>
 800af64:	4651      	mov	r1, sl
 800af66:	4620      	mov	r0, r4
 800af68:	f000 fcce 	bl	800b908 <__pow5mult>
 800af6c:	4682      	mov	sl, r0
 800af6e:	2101      	movs	r1, #1
 800af70:	4620      	mov	r0, r4
 800af72:	f000 fc09 	bl	800b788 <__i2b>
 800af76:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800af78:	2b00      	cmp	r3, #0
 800af7a:	4606      	mov	r6, r0
 800af7c:	f340 8081 	ble.w	800b082 <_dtoa_r+0x8ca>
 800af80:	461a      	mov	r2, r3
 800af82:	4601      	mov	r1, r0
 800af84:	4620      	mov	r0, r4
 800af86:	f000 fcbf 	bl	800b908 <__pow5mult>
 800af8a:	9b07      	ldr	r3, [sp, #28]
 800af8c:	2b01      	cmp	r3, #1
 800af8e:	4606      	mov	r6, r0
 800af90:	dd7a      	ble.n	800b088 <_dtoa_r+0x8d0>
 800af92:	f04f 0800 	mov.w	r8, #0
 800af96:	6933      	ldr	r3, [r6, #16]
 800af98:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800af9c:	6918      	ldr	r0, [r3, #16]
 800af9e:	f000 fba5 	bl	800b6ec <__hi0bits>
 800afa2:	f1c0 0020 	rsb	r0, r0, #32
 800afa6:	9b06      	ldr	r3, [sp, #24]
 800afa8:	4418      	add	r0, r3
 800afaa:	f010 001f 	ands.w	r0, r0, #31
 800afae:	f000 8094 	beq.w	800b0da <_dtoa_r+0x922>
 800afb2:	f1c0 0320 	rsb	r3, r0, #32
 800afb6:	2b04      	cmp	r3, #4
 800afb8:	f340 8085 	ble.w	800b0c6 <_dtoa_r+0x90e>
 800afbc:	9b05      	ldr	r3, [sp, #20]
 800afbe:	f1c0 001c 	rsb	r0, r0, #28
 800afc2:	4403      	add	r3, r0
 800afc4:	9305      	str	r3, [sp, #20]
 800afc6:	9b06      	ldr	r3, [sp, #24]
 800afc8:	4403      	add	r3, r0
 800afca:	4405      	add	r5, r0
 800afcc:	9306      	str	r3, [sp, #24]
 800afce:	9b05      	ldr	r3, [sp, #20]
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	dd05      	ble.n	800afe0 <_dtoa_r+0x828>
 800afd4:	4651      	mov	r1, sl
 800afd6:	461a      	mov	r2, r3
 800afd8:	4620      	mov	r0, r4
 800afda:	f000 fcef 	bl	800b9bc <__lshift>
 800afde:	4682      	mov	sl, r0
 800afe0:	9b06      	ldr	r3, [sp, #24]
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	dd05      	ble.n	800aff2 <_dtoa_r+0x83a>
 800afe6:	4631      	mov	r1, r6
 800afe8:	461a      	mov	r2, r3
 800afea:	4620      	mov	r0, r4
 800afec:	f000 fce6 	bl	800b9bc <__lshift>
 800aff0:	4606      	mov	r6, r0
 800aff2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d072      	beq.n	800b0de <_dtoa_r+0x926>
 800aff8:	4631      	mov	r1, r6
 800affa:	4650      	mov	r0, sl
 800affc:	f000 fd4a 	bl	800ba94 <__mcmp>
 800b000:	2800      	cmp	r0, #0
 800b002:	da6c      	bge.n	800b0de <_dtoa_r+0x926>
 800b004:	2300      	movs	r3, #0
 800b006:	4651      	mov	r1, sl
 800b008:	220a      	movs	r2, #10
 800b00a:	4620      	mov	r0, r4
 800b00c:	f000 fb28 	bl	800b660 <__multadd>
 800b010:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b012:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b016:	4682      	mov	sl, r0
 800b018:	2b00      	cmp	r3, #0
 800b01a:	f000 81b0 	beq.w	800b37e <_dtoa_r+0xbc6>
 800b01e:	2300      	movs	r3, #0
 800b020:	4639      	mov	r1, r7
 800b022:	220a      	movs	r2, #10
 800b024:	4620      	mov	r0, r4
 800b026:	f000 fb1b 	bl	800b660 <__multadd>
 800b02a:	9b01      	ldr	r3, [sp, #4]
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	4607      	mov	r7, r0
 800b030:	f300 8096 	bgt.w	800b160 <_dtoa_r+0x9a8>
 800b034:	9b07      	ldr	r3, [sp, #28]
 800b036:	2b02      	cmp	r3, #2
 800b038:	dc59      	bgt.n	800b0ee <_dtoa_r+0x936>
 800b03a:	e091      	b.n	800b160 <_dtoa_r+0x9a8>
 800b03c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b03e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b042:	e758      	b.n	800aef6 <_dtoa_r+0x73e>
 800b044:	9b04      	ldr	r3, [sp, #16]
 800b046:	1e5e      	subs	r6, r3, #1
 800b048:	9b08      	ldr	r3, [sp, #32]
 800b04a:	42b3      	cmp	r3, r6
 800b04c:	bfbf      	itttt	lt
 800b04e:	9b08      	ldrlt	r3, [sp, #32]
 800b050:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800b052:	9608      	strlt	r6, [sp, #32]
 800b054:	1af3      	sublt	r3, r6, r3
 800b056:	bfb4      	ite	lt
 800b058:	18d2      	addlt	r2, r2, r3
 800b05a:	1b9e      	subge	r6, r3, r6
 800b05c:	9b04      	ldr	r3, [sp, #16]
 800b05e:	bfbc      	itt	lt
 800b060:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800b062:	2600      	movlt	r6, #0
 800b064:	2b00      	cmp	r3, #0
 800b066:	bfb7      	itett	lt
 800b068:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800b06c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800b070:	1a9d      	sublt	r5, r3, r2
 800b072:	2300      	movlt	r3, #0
 800b074:	e741      	b.n	800aefa <_dtoa_r+0x742>
 800b076:	9e08      	ldr	r6, [sp, #32]
 800b078:	9d05      	ldr	r5, [sp, #20]
 800b07a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800b07c:	e748      	b.n	800af10 <_dtoa_r+0x758>
 800b07e:	9a08      	ldr	r2, [sp, #32]
 800b080:	e770      	b.n	800af64 <_dtoa_r+0x7ac>
 800b082:	9b07      	ldr	r3, [sp, #28]
 800b084:	2b01      	cmp	r3, #1
 800b086:	dc19      	bgt.n	800b0bc <_dtoa_r+0x904>
 800b088:	9b02      	ldr	r3, [sp, #8]
 800b08a:	b9bb      	cbnz	r3, 800b0bc <_dtoa_r+0x904>
 800b08c:	9b03      	ldr	r3, [sp, #12]
 800b08e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b092:	b99b      	cbnz	r3, 800b0bc <_dtoa_r+0x904>
 800b094:	9b03      	ldr	r3, [sp, #12]
 800b096:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b09a:	0d1b      	lsrs	r3, r3, #20
 800b09c:	051b      	lsls	r3, r3, #20
 800b09e:	b183      	cbz	r3, 800b0c2 <_dtoa_r+0x90a>
 800b0a0:	9b05      	ldr	r3, [sp, #20]
 800b0a2:	3301      	adds	r3, #1
 800b0a4:	9305      	str	r3, [sp, #20]
 800b0a6:	9b06      	ldr	r3, [sp, #24]
 800b0a8:	3301      	adds	r3, #1
 800b0aa:	9306      	str	r3, [sp, #24]
 800b0ac:	f04f 0801 	mov.w	r8, #1
 800b0b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	f47f af6f 	bne.w	800af96 <_dtoa_r+0x7de>
 800b0b8:	2001      	movs	r0, #1
 800b0ba:	e774      	b.n	800afa6 <_dtoa_r+0x7ee>
 800b0bc:	f04f 0800 	mov.w	r8, #0
 800b0c0:	e7f6      	b.n	800b0b0 <_dtoa_r+0x8f8>
 800b0c2:	4698      	mov	r8, r3
 800b0c4:	e7f4      	b.n	800b0b0 <_dtoa_r+0x8f8>
 800b0c6:	d082      	beq.n	800afce <_dtoa_r+0x816>
 800b0c8:	9a05      	ldr	r2, [sp, #20]
 800b0ca:	331c      	adds	r3, #28
 800b0cc:	441a      	add	r2, r3
 800b0ce:	9205      	str	r2, [sp, #20]
 800b0d0:	9a06      	ldr	r2, [sp, #24]
 800b0d2:	441a      	add	r2, r3
 800b0d4:	441d      	add	r5, r3
 800b0d6:	9206      	str	r2, [sp, #24]
 800b0d8:	e779      	b.n	800afce <_dtoa_r+0x816>
 800b0da:	4603      	mov	r3, r0
 800b0dc:	e7f4      	b.n	800b0c8 <_dtoa_r+0x910>
 800b0de:	9b04      	ldr	r3, [sp, #16]
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	dc37      	bgt.n	800b154 <_dtoa_r+0x99c>
 800b0e4:	9b07      	ldr	r3, [sp, #28]
 800b0e6:	2b02      	cmp	r3, #2
 800b0e8:	dd34      	ble.n	800b154 <_dtoa_r+0x99c>
 800b0ea:	9b04      	ldr	r3, [sp, #16]
 800b0ec:	9301      	str	r3, [sp, #4]
 800b0ee:	9b01      	ldr	r3, [sp, #4]
 800b0f0:	b963      	cbnz	r3, 800b10c <_dtoa_r+0x954>
 800b0f2:	4631      	mov	r1, r6
 800b0f4:	2205      	movs	r2, #5
 800b0f6:	4620      	mov	r0, r4
 800b0f8:	f000 fab2 	bl	800b660 <__multadd>
 800b0fc:	4601      	mov	r1, r0
 800b0fe:	4606      	mov	r6, r0
 800b100:	4650      	mov	r0, sl
 800b102:	f000 fcc7 	bl	800ba94 <__mcmp>
 800b106:	2800      	cmp	r0, #0
 800b108:	f73f adbb 	bgt.w	800ac82 <_dtoa_r+0x4ca>
 800b10c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b10e:	9d00      	ldr	r5, [sp, #0]
 800b110:	ea6f 0b03 	mvn.w	fp, r3
 800b114:	f04f 0800 	mov.w	r8, #0
 800b118:	4631      	mov	r1, r6
 800b11a:	4620      	mov	r0, r4
 800b11c:	f000 fa7e 	bl	800b61c <_Bfree>
 800b120:	2f00      	cmp	r7, #0
 800b122:	f43f aeab 	beq.w	800ae7c <_dtoa_r+0x6c4>
 800b126:	f1b8 0f00 	cmp.w	r8, #0
 800b12a:	d005      	beq.n	800b138 <_dtoa_r+0x980>
 800b12c:	45b8      	cmp	r8, r7
 800b12e:	d003      	beq.n	800b138 <_dtoa_r+0x980>
 800b130:	4641      	mov	r1, r8
 800b132:	4620      	mov	r0, r4
 800b134:	f000 fa72 	bl	800b61c <_Bfree>
 800b138:	4639      	mov	r1, r7
 800b13a:	4620      	mov	r0, r4
 800b13c:	f000 fa6e 	bl	800b61c <_Bfree>
 800b140:	e69c      	b.n	800ae7c <_dtoa_r+0x6c4>
 800b142:	2600      	movs	r6, #0
 800b144:	4637      	mov	r7, r6
 800b146:	e7e1      	b.n	800b10c <_dtoa_r+0x954>
 800b148:	46bb      	mov	fp, r7
 800b14a:	4637      	mov	r7, r6
 800b14c:	e599      	b.n	800ac82 <_dtoa_r+0x4ca>
 800b14e:	bf00      	nop
 800b150:	40240000 	.word	0x40240000
 800b154:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b156:	2b00      	cmp	r3, #0
 800b158:	f000 80c8 	beq.w	800b2ec <_dtoa_r+0xb34>
 800b15c:	9b04      	ldr	r3, [sp, #16]
 800b15e:	9301      	str	r3, [sp, #4]
 800b160:	2d00      	cmp	r5, #0
 800b162:	dd05      	ble.n	800b170 <_dtoa_r+0x9b8>
 800b164:	4639      	mov	r1, r7
 800b166:	462a      	mov	r2, r5
 800b168:	4620      	mov	r0, r4
 800b16a:	f000 fc27 	bl	800b9bc <__lshift>
 800b16e:	4607      	mov	r7, r0
 800b170:	f1b8 0f00 	cmp.w	r8, #0
 800b174:	d05b      	beq.n	800b22e <_dtoa_r+0xa76>
 800b176:	6879      	ldr	r1, [r7, #4]
 800b178:	4620      	mov	r0, r4
 800b17a:	f000 fa0f 	bl	800b59c <_Balloc>
 800b17e:	4605      	mov	r5, r0
 800b180:	b928      	cbnz	r0, 800b18e <_dtoa_r+0x9d6>
 800b182:	4b83      	ldr	r3, [pc, #524]	; (800b390 <_dtoa_r+0xbd8>)
 800b184:	4602      	mov	r2, r0
 800b186:	f240 21ef 	movw	r1, #751	; 0x2ef
 800b18a:	f7ff bb2e 	b.w	800a7ea <_dtoa_r+0x32>
 800b18e:	693a      	ldr	r2, [r7, #16]
 800b190:	3202      	adds	r2, #2
 800b192:	0092      	lsls	r2, r2, #2
 800b194:	f107 010c 	add.w	r1, r7, #12
 800b198:	300c      	adds	r0, #12
 800b19a:	f7ff fa77 	bl	800a68c <memcpy>
 800b19e:	2201      	movs	r2, #1
 800b1a0:	4629      	mov	r1, r5
 800b1a2:	4620      	mov	r0, r4
 800b1a4:	f000 fc0a 	bl	800b9bc <__lshift>
 800b1a8:	9b00      	ldr	r3, [sp, #0]
 800b1aa:	3301      	adds	r3, #1
 800b1ac:	9304      	str	r3, [sp, #16]
 800b1ae:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b1b2:	4413      	add	r3, r2
 800b1b4:	9308      	str	r3, [sp, #32]
 800b1b6:	9b02      	ldr	r3, [sp, #8]
 800b1b8:	f003 0301 	and.w	r3, r3, #1
 800b1bc:	46b8      	mov	r8, r7
 800b1be:	9306      	str	r3, [sp, #24]
 800b1c0:	4607      	mov	r7, r0
 800b1c2:	9b04      	ldr	r3, [sp, #16]
 800b1c4:	4631      	mov	r1, r6
 800b1c6:	3b01      	subs	r3, #1
 800b1c8:	4650      	mov	r0, sl
 800b1ca:	9301      	str	r3, [sp, #4]
 800b1cc:	f7ff fa6c 	bl	800a6a8 <quorem>
 800b1d0:	4641      	mov	r1, r8
 800b1d2:	9002      	str	r0, [sp, #8]
 800b1d4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b1d8:	4650      	mov	r0, sl
 800b1da:	f000 fc5b 	bl	800ba94 <__mcmp>
 800b1de:	463a      	mov	r2, r7
 800b1e0:	9005      	str	r0, [sp, #20]
 800b1e2:	4631      	mov	r1, r6
 800b1e4:	4620      	mov	r0, r4
 800b1e6:	f000 fc71 	bl	800bacc <__mdiff>
 800b1ea:	68c2      	ldr	r2, [r0, #12]
 800b1ec:	4605      	mov	r5, r0
 800b1ee:	bb02      	cbnz	r2, 800b232 <_dtoa_r+0xa7a>
 800b1f0:	4601      	mov	r1, r0
 800b1f2:	4650      	mov	r0, sl
 800b1f4:	f000 fc4e 	bl	800ba94 <__mcmp>
 800b1f8:	4602      	mov	r2, r0
 800b1fa:	4629      	mov	r1, r5
 800b1fc:	4620      	mov	r0, r4
 800b1fe:	9209      	str	r2, [sp, #36]	; 0x24
 800b200:	f000 fa0c 	bl	800b61c <_Bfree>
 800b204:	9b07      	ldr	r3, [sp, #28]
 800b206:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b208:	9d04      	ldr	r5, [sp, #16]
 800b20a:	ea43 0102 	orr.w	r1, r3, r2
 800b20e:	9b06      	ldr	r3, [sp, #24]
 800b210:	4319      	orrs	r1, r3
 800b212:	d110      	bne.n	800b236 <_dtoa_r+0xa7e>
 800b214:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b218:	d029      	beq.n	800b26e <_dtoa_r+0xab6>
 800b21a:	9b05      	ldr	r3, [sp, #20]
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	dd02      	ble.n	800b226 <_dtoa_r+0xa6e>
 800b220:	9b02      	ldr	r3, [sp, #8]
 800b222:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800b226:	9b01      	ldr	r3, [sp, #4]
 800b228:	f883 9000 	strb.w	r9, [r3]
 800b22c:	e774      	b.n	800b118 <_dtoa_r+0x960>
 800b22e:	4638      	mov	r0, r7
 800b230:	e7ba      	b.n	800b1a8 <_dtoa_r+0x9f0>
 800b232:	2201      	movs	r2, #1
 800b234:	e7e1      	b.n	800b1fa <_dtoa_r+0xa42>
 800b236:	9b05      	ldr	r3, [sp, #20]
 800b238:	2b00      	cmp	r3, #0
 800b23a:	db04      	blt.n	800b246 <_dtoa_r+0xa8e>
 800b23c:	9907      	ldr	r1, [sp, #28]
 800b23e:	430b      	orrs	r3, r1
 800b240:	9906      	ldr	r1, [sp, #24]
 800b242:	430b      	orrs	r3, r1
 800b244:	d120      	bne.n	800b288 <_dtoa_r+0xad0>
 800b246:	2a00      	cmp	r2, #0
 800b248:	dded      	ble.n	800b226 <_dtoa_r+0xa6e>
 800b24a:	4651      	mov	r1, sl
 800b24c:	2201      	movs	r2, #1
 800b24e:	4620      	mov	r0, r4
 800b250:	f000 fbb4 	bl	800b9bc <__lshift>
 800b254:	4631      	mov	r1, r6
 800b256:	4682      	mov	sl, r0
 800b258:	f000 fc1c 	bl	800ba94 <__mcmp>
 800b25c:	2800      	cmp	r0, #0
 800b25e:	dc03      	bgt.n	800b268 <_dtoa_r+0xab0>
 800b260:	d1e1      	bne.n	800b226 <_dtoa_r+0xa6e>
 800b262:	f019 0f01 	tst.w	r9, #1
 800b266:	d0de      	beq.n	800b226 <_dtoa_r+0xa6e>
 800b268:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b26c:	d1d8      	bne.n	800b220 <_dtoa_r+0xa68>
 800b26e:	9a01      	ldr	r2, [sp, #4]
 800b270:	2339      	movs	r3, #57	; 0x39
 800b272:	7013      	strb	r3, [r2, #0]
 800b274:	462b      	mov	r3, r5
 800b276:	461d      	mov	r5, r3
 800b278:	3b01      	subs	r3, #1
 800b27a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b27e:	2a39      	cmp	r2, #57	; 0x39
 800b280:	d06c      	beq.n	800b35c <_dtoa_r+0xba4>
 800b282:	3201      	adds	r2, #1
 800b284:	701a      	strb	r2, [r3, #0]
 800b286:	e747      	b.n	800b118 <_dtoa_r+0x960>
 800b288:	2a00      	cmp	r2, #0
 800b28a:	dd07      	ble.n	800b29c <_dtoa_r+0xae4>
 800b28c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b290:	d0ed      	beq.n	800b26e <_dtoa_r+0xab6>
 800b292:	9a01      	ldr	r2, [sp, #4]
 800b294:	f109 0301 	add.w	r3, r9, #1
 800b298:	7013      	strb	r3, [r2, #0]
 800b29a:	e73d      	b.n	800b118 <_dtoa_r+0x960>
 800b29c:	9b04      	ldr	r3, [sp, #16]
 800b29e:	9a08      	ldr	r2, [sp, #32]
 800b2a0:	f803 9c01 	strb.w	r9, [r3, #-1]
 800b2a4:	4293      	cmp	r3, r2
 800b2a6:	d043      	beq.n	800b330 <_dtoa_r+0xb78>
 800b2a8:	4651      	mov	r1, sl
 800b2aa:	2300      	movs	r3, #0
 800b2ac:	220a      	movs	r2, #10
 800b2ae:	4620      	mov	r0, r4
 800b2b0:	f000 f9d6 	bl	800b660 <__multadd>
 800b2b4:	45b8      	cmp	r8, r7
 800b2b6:	4682      	mov	sl, r0
 800b2b8:	f04f 0300 	mov.w	r3, #0
 800b2bc:	f04f 020a 	mov.w	r2, #10
 800b2c0:	4641      	mov	r1, r8
 800b2c2:	4620      	mov	r0, r4
 800b2c4:	d107      	bne.n	800b2d6 <_dtoa_r+0xb1e>
 800b2c6:	f000 f9cb 	bl	800b660 <__multadd>
 800b2ca:	4680      	mov	r8, r0
 800b2cc:	4607      	mov	r7, r0
 800b2ce:	9b04      	ldr	r3, [sp, #16]
 800b2d0:	3301      	adds	r3, #1
 800b2d2:	9304      	str	r3, [sp, #16]
 800b2d4:	e775      	b.n	800b1c2 <_dtoa_r+0xa0a>
 800b2d6:	f000 f9c3 	bl	800b660 <__multadd>
 800b2da:	4639      	mov	r1, r7
 800b2dc:	4680      	mov	r8, r0
 800b2de:	2300      	movs	r3, #0
 800b2e0:	220a      	movs	r2, #10
 800b2e2:	4620      	mov	r0, r4
 800b2e4:	f000 f9bc 	bl	800b660 <__multadd>
 800b2e8:	4607      	mov	r7, r0
 800b2ea:	e7f0      	b.n	800b2ce <_dtoa_r+0xb16>
 800b2ec:	9b04      	ldr	r3, [sp, #16]
 800b2ee:	9301      	str	r3, [sp, #4]
 800b2f0:	9d00      	ldr	r5, [sp, #0]
 800b2f2:	4631      	mov	r1, r6
 800b2f4:	4650      	mov	r0, sl
 800b2f6:	f7ff f9d7 	bl	800a6a8 <quorem>
 800b2fa:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b2fe:	9b00      	ldr	r3, [sp, #0]
 800b300:	f805 9b01 	strb.w	r9, [r5], #1
 800b304:	1aea      	subs	r2, r5, r3
 800b306:	9b01      	ldr	r3, [sp, #4]
 800b308:	4293      	cmp	r3, r2
 800b30a:	dd07      	ble.n	800b31c <_dtoa_r+0xb64>
 800b30c:	4651      	mov	r1, sl
 800b30e:	2300      	movs	r3, #0
 800b310:	220a      	movs	r2, #10
 800b312:	4620      	mov	r0, r4
 800b314:	f000 f9a4 	bl	800b660 <__multadd>
 800b318:	4682      	mov	sl, r0
 800b31a:	e7ea      	b.n	800b2f2 <_dtoa_r+0xb3a>
 800b31c:	9b01      	ldr	r3, [sp, #4]
 800b31e:	2b00      	cmp	r3, #0
 800b320:	bfc8      	it	gt
 800b322:	461d      	movgt	r5, r3
 800b324:	9b00      	ldr	r3, [sp, #0]
 800b326:	bfd8      	it	le
 800b328:	2501      	movle	r5, #1
 800b32a:	441d      	add	r5, r3
 800b32c:	f04f 0800 	mov.w	r8, #0
 800b330:	4651      	mov	r1, sl
 800b332:	2201      	movs	r2, #1
 800b334:	4620      	mov	r0, r4
 800b336:	f000 fb41 	bl	800b9bc <__lshift>
 800b33a:	4631      	mov	r1, r6
 800b33c:	4682      	mov	sl, r0
 800b33e:	f000 fba9 	bl	800ba94 <__mcmp>
 800b342:	2800      	cmp	r0, #0
 800b344:	dc96      	bgt.n	800b274 <_dtoa_r+0xabc>
 800b346:	d102      	bne.n	800b34e <_dtoa_r+0xb96>
 800b348:	f019 0f01 	tst.w	r9, #1
 800b34c:	d192      	bne.n	800b274 <_dtoa_r+0xabc>
 800b34e:	462b      	mov	r3, r5
 800b350:	461d      	mov	r5, r3
 800b352:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b356:	2a30      	cmp	r2, #48	; 0x30
 800b358:	d0fa      	beq.n	800b350 <_dtoa_r+0xb98>
 800b35a:	e6dd      	b.n	800b118 <_dtoa_r+0x960>
 800b35c:	9a00      	ldr	r2, [sp, #0]
 800b35e:	429a      	cmp	r2, r3
 800b360:	d189      	bne.n	800b276 <_dtoa_r+0xabe>
 800b362:	f10b 0b01 	add.w	fp, fp, #1
 800b366:	2331      	movs	r3, #49	; 0x31
 800b368:	e796      	b.n	800b298 <_dtoa_r+0xae0>
 800b36a:	4b0a      	ldr	r3, [pc, #40]	; (800b394 <_dtoa_r+0xbdc>)
 800b36c:	f7ff ba99 	b.w	800a8a2 <_dtoa_r+0xea>
 800b370:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b372:	2b00      	cmp	r3, #0
 800b374:	f47f aa6d 	bne.w	800a852 <_dtoa_r+0x9a>
 800b378:	4b07      	ldr	r3, [pc, #28]	; (800b398 <_dtoa_r+0xbe0>)
 800b37a:	f7ff ba92 	b.w	800a8a2 <_dtoa_r+0xea>
 800b37e:	9b01      	ldr	r3, [sp, #4]
 800b380:	2b00      	cmp	r3, #0
 800b382:	dcb5      	bgt.n	800b2f0 <_dtoa_r+0xb38>
 800b384:	9b07      	ldr	r3, [sp, #28]
 800b386:	2b02      	cmp	r3, #2
 800b388:	f73f aeb1 	bgt.w	800b0ee <_dtoa_r+0x936>
 800b38c:	e7b0      	b.n	800b2f0 <_dtoa_r+0xb38>
 800b38e:	bf00      	nop
 800b390:	0800ce14 	.word	0x0800ce14
 800b394:	0800cd74 	.word	0x0800cd74
 800b398:	0800cd98 	.word	0x0800cd98

0800b39c <_free_r>:
 800b39c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b39e:	2900      	cmp	r1, #0
 800b3a0:	d044      	beq.n	800b42c <_free_r+0x90>
 800b3a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b3a6:	9001      	str	r0, [sp, #4]
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	f1a1 0404 	sub.w	r4, r1, #4
 800b3ae:	bfb8      	it	lt
 800b3b0:	18e4      	addlt	r4, r4, r3
 800b3b2:	f000 f8e7 	bl	800b584 <__malloc_lock>
 800b3b6:	4a1e      	ldr	r2, [pc, #120]	; (800b430 <_free_r+0x94>)
 800b3b8:	9801      	ldr	r0, [sp, #4]
 800b3ba:	6813      	ldr	r3, [r2, #0]
 800b3bc:	b933      	cbnz	r3, 800b3cc <_free_r+0x30>
 800b3be:	6063      	str	r3, [r4, #4]
 800b3c0:	6014      	str	r4, [r2, #0]
 800b3c2:	b003      	add	sp, #12
 800b3c4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b3c8:	f000 b8e2 	b.w	800b590 <__malloc_unlock>
 800b3cc:	42a3      	cmp	r3, r4
 800b3ce:	d908      	bls.n	800b3e2 <_free_r+0x46>
 800b3d0:	6825      	ldr	r5, [r4, #0]
 800b3d2:	1961      	adds	r1, r4, r5
 800b3d4:	428b      	cmp	r3, r1
 800b3d6:	bf01      	itttt	eq
 800b3d8:	6819      	ldreq	r1, [r3, #0]
 800b3da:	685b      	ldreq	r3, [r3, #4]
 800b3dc:	1949      	addeq	r1, r1, r5
 800b3de:	6021      	streq	r1, [r4, #0]
 800b3e0:	e7ed      	b.n	800b3be <_free_r+0x22>
 800b3e2:	461a      	mov	r2, r3
 800b3e4:	685b      	ldr	r3, [r3, #4]
 800b3e6:	b10b      	cbz	r3, 800b3ec <_free_r+0x50>
 800b3e8:	42a3      	cmp	r3, r4
 800b3ea:	d9fa      	bls.n	800b3e2 <_free_r+0x46>
 800b3ec:	6811      	ldr	r1, [r2, #0]
 800b3ee:	1855      	adds	r5, r2, r1
 800b3f0:	42a5      	cmp	r5, r4
 800b3f2:	d10b      	bne.n	800b40c <_free_r+0x70>
 800b3f4:	6824      	ldr	r4, [r4, #0]
 800b3f6:	4421      	add	r1, r4
 800b3f8:	1854      	adds	r4, r2, r1
 800b3fa:	42a3      	cmp	r3, r4
 800b3fc:	6011      	str	r1, [r2, #0]
 800b3fe:	d1e0      	bne.n	800b3c2 <_free_r+0x26>
 800b400:	681c      	ldr	r4, [r3, #0]
 800b402:	685b      	ldr	r3, [r3, #4]
 800b404:	6053      	str	r3, [r2, #4]
 800b406:	440c      	add	r4, r1
 800b408:	6014      	str	r4, [r2, #0]
 800b40a:	e7da      	b.n	800b3c2 <_free_r+0x26>
 800b40c:	d902      	bls.n	800b414 <_free_r+0x78>
 800b40e:	230c      	movs	r3, #12
 800b410:	6003      	str	r3, [r0, #0]
 800b412:	e7d6      	b.n	800b3c2 <_free_r+0x26>
 800b414:	6825      	ldr	r5, [r4, #0]
 800b416:	1961      	adds	r1, r4, r5
 800b418:	428b      	cmp	r3, r1
 800b41a:	bf04      	itt	eq
 800b41c:	6819      	ldreq	r1, [r3, #0]
 800b41e:	685b      	ldreq	r3, [r3, #4]
 800b420:	6063      	str	r3, [r4, #4]
 800b422:	bf04      	itt	eq
 800b424:	1949      	addeq	r1, r1, r5
 800b426:	6021      	streq	r1, [r4, #0]
 800b428:	6054      	str	r4, [r2, #4]
 800b42a:	e7ca      	b.n	800b3c2 <_free_r+0x26>
 800b42c:	b003      	add	sp, #12
 800b42e:	bd30      	pop	{r4, r5, pc}
 800b430:	20001d30 	.word	0x20001d30

0800b434 <malloc>:
 800b434:	4b02      	ldr	r3, [pc, #8]	; (800b440 <malloc+0xc>)
 800b436:	4601      	mov	r1, r0
 800b438:	6818      	ldr	r0, [r3, #0]
 800b43a:	f000 b823 	b.w	800b484 <_malloc_r>
 800b43e:	bf00      	nop
 800b440:	20000174 	.word	0x20000174

0800b444 <sbrk_aligned>:
 800b444:	b570      	push	{r4, r5, r6, lr}
 800b446:	4e0e      	ldr	r6, [pc, #56]	; (800b480 <sbrk_aligned+0x3c>)
 800b448:	460c      	mov	r4, r1
 800b44a:	6831      	ldr	r1, [r6, #0]
 800b44c:	4605      	mov	r5, r0
 800b44e:	b911      	cbnz	r1, 800b456 <sbrk_aligned+0x12>
 800b450:	f000 fe96 	bl	800c180 <_sbrk_r>
 800b454:	6030      	str	r0, [r6, #0]
 800b456:	4621      	mov	r1, r4
 800b458:	4628      	mov	r0, r5
 800b45a:	f000 fe91 	bl	800c180 <_sbrk_r>
 800b45e:	1c43      	adds	r3, r0, #1
 800b460:	d00a      	beq.n	800b478 <sbrk_aligned+0x34>
 800b462:	1cc4      	adds	r4, r0, #3
 800b464:	f024 0403 	bic.w	r4, r4, #3
 800b468:	42a0      	cmp	r0, r4
 800b46a:	d007      	beq.n	800b47c <sbrk_aligned+0x38>
 800b46c:	1a21      	subs	r1, r4, r0
 800b46e:	4628      	mov	r0, r5
 800b470:	f000 fe86 	bl	800c180 <_sbrk_r>
 800b474:	3001      	adds	r0, #1
 800b476:	d101      	bne.n	800b47c <sbrk_aligned+0x38>
 800b478:	f04f 34ff 	mov.w	r4, #4294967295
 800b47c:	4620      	mov	r0, r4
 800b47e:	bd70      	pop	{r4, r5, r6, pc}
 800b480:	20001d34 	.word	0x20001d34

0800b484 <_malloc_r>:
 800b484:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b488:	1ccd      	adds	r5, r1, #3
 800b48a:	f025 0503 	bic.w	r5, r5, #3
 800b48e:	3508      	adds	r5, #8
 800b490:	2d0c      	cmp	r5, #12
 800b492:	bf38      	it	cc
 800b494:	250c      	movcc	r5, #12
 800b496:	2d00      	cmp	r5, #0
 800b498:	4607      	mov	r7, r0
 800b49a:	db01      	blt.n	800b4a0 <_malloc_r+0x1c>
 800b49c:	42a9      	cmp	r1, r5
 800b49e:	d905      	bls.n	800b4ac <_malloc_r+0x28>
 800b4a0:	230c      	movs	r3, #12
 800b4a2:	603b      	str	r3, [r7, #0]
 800b4a4:	2600      	movs	r6, #0
 800b4a6:	4630      	mov	r0, r6
 800b4a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b4ac:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800b580 <_malloc_r+0xfc>
 800b4b0:	f000 f868 	bl	800b584 <__malloc_lock>
 800b4b4:	f8d8 3000 	ldr.w	r3, [r8]
 800b4b8:	461c      	mov	r4, r3
 800b4ba:	bb5c      	cbnz	r4, 800b514 <_malloc_r+0x90>
 800b4bc:	4629      	mov	r1, r5
 800b4be:	4638      	mov	r0, r7
 800b4c0:	f7ff ffc0 	bl	800b444 <sbrk_aligned>
 800b4c4:	1c43      	adds	r3, r0, #1
 800b4c6:	4604      	mov	r4, r0
 800b4c8:	d155      	bne.n	800b576 <_malloc_r+0xf2>
 800b4ca:	f8d8 4000 	ldr.w	r4, [r8]
 800b4ce:	4626      	mov	r6, r4
 800b4d0:	2e00      	cmp	r6, #0
 800b4d2:	d145      	bne.n	800b560 <_malloc_r+0xdc>
 800b4d4:	2c00      	cmp	r4, #0
 800b4d6:	d048      	beq.n	800b56a <_malloc_r+0xe6>
 800b4d8:	6823      	ldr	r3, [r4, #0]
 800b4da:	4631      	mov	r1, r6
 800b4dc:	4638      	mov	r0, r7
 800b4de:	eb04 0903 	add.w	r9, r4, r3
 800b4e2:	f000 fe4d 	bl	800c180 <_sbrk_r>
 800b4e6:	4581      	cmp	r9, r0
 800b4e8:	d13f      	bne.n	800b56a <_malloc_r+0xe6>
 800b4ea:	6821      	ldr	r1, [r4, #0]
 800b4ec:	1a6d      	subs	r5, r5, r1
 800b4ee:	4629      	mov	r1, r5
 800b4f0:	4638      	mov	r0, r7
 800b4f2:	f7ff ffa7 	bl	800b444 <sbrk_aligned>
 800b4f6:	3001      	adds	r0, #1
 800b4f8:	d037      	beq.n	800b56a <_malloc_r+0xe6>
 800b4fa:	6823      	ldr	r3, [r4, #0]
 800b4fc:	442b      	add	r3, r5
 800b4fe:	6023      	str	r3, [r4, #0]
 800b500:	f8d8 3000 	ldr.w	r3, [r8]
 800b504:	2b00      	cmp	r3, #0
 800b506:	d038      	beq.n	800b57a <_malloc_r+0xf6>
 800b508:	685a      	ldr	r2, [r3, #4]
 800b50a:	42a2      	cmp	r2, r4
 800b50c:	d12b      	bne.n	800b566 <_malloc_r+0xe2>
 800b50e:	2200      	movs	r2, #0
 800b510:	605a      	str	r2, [r3, #4]
 800b512:	e00f      	b.n	800b534 <_malloc_r+0xb0>
 800b514:	6822      	ldr	r2, [r4, #0]
 800b516:	1b52      	subs	r2, r2, r5
 800b518:	d41f      	bmi.n	800b55a <_malloc_r+0xd6>
 800b51a:	2a0b      	cmp	r2, #11
 800b51c:	d917      	bls.n	800b54e <_malloc_r+0xca>
 800b51e:	1961      	adds	r1, r4, r5
 800b520:	42a3      	cmp	r3, r4
 800b522:	6025      	str	r5, [r4, #0]
 800b524:	bf18      	it	ne
 800b526:	6059      	strne	r1, [r3, #4]
 800b528:	6863      	ldr	r3, [r4, #4]
 800b52a:	bf08      	it	eq
 800b52c:	f8c8 1000 	streq.w	r1, [r8]
 800b530:	5162      	str	r2, [r4, r5]
 800b532:	604b      	str	r3, [r1, #4]
 800b534:	4638      	mov	r0, r7
 800b536:	f104 060b 	add.w	r6, r4, #11
 800b53a:	f000 f829 	bl	800b590 <__malloc_unlock>
 800b53e:	f026 0607 	bic.w	r6, r6, #7
 800b542:	1d23      	adds	r3, r4, #4
 800b544:	1af2      	subs	r2, r6, r3
 800b546:	d0ae      	beq.n	800b4a6 <_malloc_r+0x22>
 800b548:	1b9b      	subs	r3, r3, r6
 800b54a:	50a3      	str	r3, [r4, r2]
 800b54c:	e7ab      	b.n	800b4a6 <_malloc_r+0x22>
 800b54e:	42a3      	cmp	r3, r4
 800b550:	6862      	ldr	r2, [r4, #4]
 800b552:	d1dd      	bne.n	800b510 <_malloc_r+0x8c>
 800b554:	f8c8 2000 	str.w	r2, [r8]
 800b558:	e7ec      	b.n	800b534 <_malloc_r+0xb0>
 800b55a:	4623      	mov	r3, r4
 800b55c:	6864      	ldr	r4, [r4, #4]
 800b55e:	e7ac      	b.n	800b4ba <_malloc_r+0x36>
 800b560:	4634      	mov	r4, r6
 800b562:	6876      	ldr	r6, [r6, #4]
 800b564:	e7b4      	b.n	800b4d0 <_malloc_r+0x4c>
 800b566:	4613      	mov	r3, r2
 800b568:	e7cc      	b.n	800b504 <_malloc_r+0x80>
 800b56a:	230c      	movs	r3, #12
 800b56c:	603b      	str	r3, [r7, #0]
 800b56e:	4638      	mov	r0, r7
 800b570:	f000 f80e 	bl	800b590 <__malloc_unlock>
 800b574:	e797      	b.n	800b4a6 <_malloc_r+0x22>
 800b576:	6025      	str	r5, [r4, #0]
 800b578:	e7dc      	b.n	800b534 <_malloc_r+0xb0>
 800b57a:	605b      	str	r3, [r3, #4]
 800b57c:	deff      	udf	#255	; 0xff
 800b57e:	bf00      	nop
 800b580:	20001d30 	.word	0x20001d30

0800b584 <__malloc_lock>:
 800b584:	4801      	ldr	r0, [pc, #4]	; (800b58c <__malloc_lock+0x8>)
 800b586:	f7ff b87f 	b.w	800a688 <__retarget_lock_acquire_recursive>
 800b58a:	bf00      	nop
 800b58c:	20001d2c 	.word	0x20001d2c

0800b590 <__malloc_unlock>:
 800b590:	4801      	ldr	r0, [pc, #4]	; (800b598 <__malloc_unlock+0x8>)
 800b592:	f7ff b87a 	b.w	800a68a <__retarget_lock_release_recursive>
 800b596:	bf00      	nop
 800b598:	20001d2c 	.word	0x20001d2c

0800b59c <_Balloc>:
 800b59c:	b570      	push	{r4, r5, r6, lr}
 800b59e:	69c6      	ldr	r6, [r0, #28]
 800b5a0:	4604      	mov	r4, r0
 800b5a2:	460d      	mov	r5, r1
 800b5a4:	b976      	cbnz	r6, 800b5c4 <_Balloc+0x28>
 800b5a6:	2010      	movs	r0, #16
 800b5a8:	f7ff ff44 	bl	800b434 <malloc>
 800b5ac:	4602      	mov	r2, r0
 800b5ae:	61e0      	str	r0, [r4, #28]
 800b5b0:	b920      	cbnz	r0, 800b5bc <_Balloc+0x20>
 800b5b2:	4b18      	ldr	r3, [pc, #96]	; (800b614 <_Balloc+0x78>)
 800b5b4:	4818      	ldr	r0, [pc, #96]	; (800b618 <_Balloc+0x7c>)
 800b5b6:	216b      	movs	r1, #107	; 0x6b
 800b5b8:	f000 fdf2 	bl	800c1a0 <__assert_func>
 800b5bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b5c0:	6006      	str	r6, [r0, #0]
 800b5c2:	60c6      	str	r6, [r0, #12]
 800b5c4:	69e6      	ldr	r6, [r4, #28]
 800b5c6:	68f3      	ldr	r3, [r6, #12]
 800b5c8:	b183      	cbz	r3, 800b5ec <_Balloc+0x50>
 800b5ca:	69e3      	ldr	r3, [r4, #28]
 800b5cc:	68db      	ldr	r3, [r3, #12]
 800b5ce:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b5d2:	b9b8      	cbnz	r0, 800b604 <_Balloc+0x68>
 800b5d4:	2101      	movs	r1, #1
 800b5d6:	fa01 f605 	lsl.w	r6, r1, r5
 800b5da:	1d72      	adds	r2, r6, #5
 800b5dc:	0092      	lsls	r2, r2, #2
 800b5de:	4620      	mov	r0, r4
 800b5e0:	f000 fdfc 	bl	800c1dc <_calloc_r>
 800b5e4:	b160      	cbz	r0, 800b600 <_Balloc+0x64>
 800b5e6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b5ea:	e00e      	b.n	800b60a <_Balloc+0x6e>
 800b5ec:	2221      	movs	r2, #33	; 0x21
 800b5ee:	2104      	movs	r1, #4
 800b5f0:	4620      	mov	r0, r4
 800b5f2:	f000 fdf3 	bl	800c1dc <_calloc_r>
 800b5f6:	69e3      	ldr	r3, [r4, #28]
 800b5f8:	60f0      	str	r0, [r6, #12]
 800b5fa:	68db      	ldr	r3, [r3, #12]
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d1e4      	bne.n	800b5ca <_Balloc+0x2e>
 800b600:	2000      	movs	r0, #0
 800b602:	bd70      	pop	{r4, r5, r6, pc}
 800b604:	6802      	ldr	r2, [r0, #0]
 800b606:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b60a:	2300      	movs	r3, #0
 800b60c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b610:	e7f7      	b.n	800b602 <_Balloc+0x66>
 800b612:	bf00      	nop
 800b614:	0800cda5 	.word	0x0800cda5
 800b618:	0800ce25 	.word	0x0800ce25

0800b61c <_Bfree>:
 800b61c:	b570      	push	{r4, r5, r6, lr}
 800b61e:	69c6      	ldr	r6, [r0, #28]
 800b620:	4605      	mov	r5, r0
 800b622:	460c      	mov	r4, r1
 800b624:	b976      	cbnz	r6, 800b644 <_Bfree+0x28>
 800b626:	2010      	movs	r0, #16
 800b628:	f7ff ff04 	bl	800b434 <malloc>
 800b62c:	4602      	mov	r2, r0
 800b62e:	61e8      	str	r0, [r5, #28]
 800b630:	b920      	cbnz	r0, 800b63c <_Bfree+0x20>
 800b632:	4b09      	ldr	r3, [pc, #36]	; (800b658 <_Bfree+0x3c>)
 800b634:	4809      	ldr	r0, [pc, #36]	; (800b65c <_Bfree+0x40>)
 800b636:	218f      	movs	r1, #143	; 0x8f
 800b638:	f000 fdb2 	bl	800c1a0 <__assert_func>
 800b63c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b640:	6006      	str	r6, [r0, #0]
 800b642:	60c6      	str	r6, [r0, #12]
 800b644:	b13c      	cbz	r4, 800b656 <_Bfree+0x3a>
 800b646:	69eb      	ldr	r3, [r5, #28]
 800b648:	6862      	ldr	r2, [r4, #4]
 800b64a:	68db      	ldr	r3, [r3, #12]
 800b64c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b650:	6021      	str	r1, [r4, #0]
 800b652:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b656:	bd70      	pop	{r4, r5, r6, pc}
 800b658:	0800cda5 	.word	0x0800cda5
 800b65c:	0800ce25 	.word	0x0800ce25

0800b660 <__multadd>:
 800b660:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b664:	690d      	ldr	r5, [r1, #16]
 800b666:	4607      	mov	r7, r0
 800b668:	460c      	mov	r4, r1
 800b66a:	461e      	mov	r6, r3
 800b66c:	f101 0c14 	add.w	ip, r1, #20
 800b670:	2000      	movs	r0, #0
 800b672:	f8dc 3000 	ldr.w	r3, [ip]
 800b676:	b299      	uxth	r1, r3
 800b678:	fb02 6101 	mla	r1, r2, r1, r6
 800b67c:	0c1e      	lsrs	r6, r3, #16
 800b67e:	0c0b      	lsrs	r3, r1, #16
 800b680:	fb02 3306 	mla	r3, r2, r6, r3
 800b684:	b289      	uxth	r1, r1
 800b686:	3001      	adds	r0, #1
 800b688:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b68c:	4285      	cmp	r5, r0
 800b68e:	f84c 1b04 	str.w	r1, [ip], #4
 800b692:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b696:	dcec      	bgt.n	800b672 <__multadd+0x12>
 800b698:	b30e      	cbz	r6, 800b6de <__multadd+0x7e>
 800b69a:	68a3      	ldr	r3, [r4, #8]
 800b69c:	42ab      	cmp	r3, r5
 800b69e:	dc19      	bgt.n	800b6d4 <__multadd+0x74>
 800b6a0:	6861      	ldr	r1, [r4, #4]
 800b6a2:	4638      	mov	r0, r7
 800b6a4:	3101      	adds	r1, #1
 800b6a6:	f7ff ff79 	bl	800b59c <_Balloc>
 800b6aa:	4680      	mov	r8, r0
 800b6ac:	b928      	cbnz	r0, 800b6ba <__multadd+0x5a>
 800b6ae:	4602      	mov	r2, r0
 800b6b0:	4b0c      	ldr	r3, [pc, #48]	; (800b6e4 <__multadd+0x84>)
 800b6b2:	480d      	ldr	r0, [pc, #52]	; (800b6e8 <__multadd+0x88>)
 800b6b4:	21ba      	movs	r1, #186	; 0xba
 800b6b6:	f000 fd73 	bl	800c1a0 <__assert_func>
 800b6ba:	6922      	ldr	r2, [r4, #16]
 800b6bc:	3202      	adds	r2, #2
 800b6be:	f104 010c 	add.w	r1, r4, #12
 800b6c2:	0092      	lsls	r2, r2, #2
 800b6c4:	300c      	adds	r0, #12
 800b6c6:	f7fe ffe1 	bl	800a68c <memcpy>
 800b6ca:	4621      	mov	r1, r4
 800b6cc:	4638      	mov	r0, r7
 800b6ce:	f7ff ffa5 	bl	800b61c <_Bfree>
 800b6d2:	4644      	mov	r4, r8
 800b6d4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b6d8:	3501      	adds	r5, #1
 800b6da:	615e      	str	r6, [r3, #20]
 800b6dc:	6125      	str	r5, [r4, #16]
 800b6de:	4620      	mov	r0, r4
 800b6e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b6e4:	0800ce14 	.word	0x0800ce14
 800b6e8:	0800ce25 	.word	0x0800ce25

0800b6ec <__hi0bits>:
 800b6ec:	0c03      	lsrs	r3, r0, #16
 800b6ee:	041b      	lsls	r3, r3, #16
 800b6f0:	b9d3      	cbnz	r3, 800b728 <__hi0bits+0x3c>
 800b6f2:	0400      	lsls	r0, r0, #16
 800b6f4:	2310      	movs	r3, #16
 800b6f6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b6fa:	bf04      	itt	eq
 800b6fc:	0200      	lsleq	r0, r0, #8
 800b6fe:	3308      	addeq	r3, #8
 800b700:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b704:	bf04      	itt	eq
 800b706:	0100      	lsleq	r0, r0, #4
 800b708:	3304      	addeq	r3, #4
 800b70a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b70e:	bf04      	itt	eq
 800b710:	0080      	lsleq	r0, r0, #2
 800b712:	3302      	addeq	r3, #2
 800b714:	2800      	cmp	r0, #0
 800b716:	db05      	blt.n	800b724 <__hi0bits+0x38>
 800b718:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b71c:	f103 0301 	add.w	r3, r3, #1
 800b720:	bf08      	it	eq
 800b722:	2320      	moveq	r3, #32
 800b724:	4618      	mov	r0, r3
 800b726:	4770      	bx	lr
 800b728:	2300      	movs	r3, #0
 800b72a:	e7e4      	b.n	800b6f6 <__hi0bits+0xa>

0800b72c <__lo0bits>:
 800b72c:	6803      	ldr	r3, [r0, #0]
 800b72e:	f013 0207 	ands.w	r2, r3, #7
 800b732:	d00c      	beq.n	800b74e <__lo0bits+0x22>
 800b734:	07d9      	lsls	r1, r3, #31
 800b736:	d422      	bmi.n	800b77e <__lo0bits+0x52>
 800b738:	079a      	lsls	r2, r3, #30
 800b73a:	bf49      	itett	mi
 800b73c:	085b      	lsrmi	r3, r3, #1
 800b73e:	089b      	lsrpl	r3, r3, #2
 800b740:	6003      	strmi	r3, [r0, #0]
 800b742:	2201      	movmi	r2, #1
 800b744:	bf5c      	itt	pl
 800b746:	6003      	strpl	r3, [r0, #0]
 800b748:	2202      	movpl	r2, #2
 800b74a:	4610      	mov	r0, r2
 800b74c:	4770      	bx	lr
 800b74e:	b299      	uxth	r1, r3
 800b750:	b909      	cbnz	r1, 800b756 <__lo0bits+0x2a>
 800b752:	0c1b      	lsrs	r3, r3, #16
 800b754:	2210      	movs	r2, #16
 800b756:	b2d9      	uxtb	r1, r3
 800b758:	b909      	cbnz	r1, 800b75e <__lo0bits+0x32>
 800b75a:	3208      	adds	r2, #8
 800b75c:	0a1b      	lsrs	r3, r3, #8
 800b75e:	0719      	lsls	r1, r3, #28
 800b760:	bf04      	itt	eq
 800b762:	091b      	lsreq	r3, r3, #4
 800b764:	3204      	addeq	r2, #4
 800b766:	0799      	lsls	r1, r3, #30
 800b768:	bf04      	itt	eq
 800b76a:	089b      	lsreq	r3, r3, #2
 800b76c:	3202      	addeq	r2, #2
 800b76e:	07d9      	lsls	r1, r3, #31
 800b770:	d403      	bmi.n	800b77a <__lo0bits+0x4e>
 800b772:	085b      	lsrs	r3, r3, #1
 800b774:	f102 0201 	add.w	r2, r2, #1
 800b778:	d003      	beq.n	800b782 <__lo0bits+0x56>
 800b77a:	6003      	str	r3, [r0, #0]
 800b77c:	e7e5      	b.n	800b74a <__lo0bits+0x1e>
 800b77e:	2200      	movs	r2, #0
 800b780:	e7e3      	b.n	800b74a <__lo0bits+0x1e>
 800b782:	2220      	movs	r2, #32
 800b784:	e7e1      	b.n	800b74a <__lo0bits+0x1e>
	...

0800b788 <__i2b>:
 800b788:	b510      	push	{r4, lr}
 800b78a:	460c      	mov	r4, r1
 800b78c:	2101      	movs	r1, #1
 800b78e:	f7ff ff05 	bl	800b59c <_Balloc>
 800b792:	4602      	mov	r2, r0
 800b794:	b928      	cbnz	r0, 800b7a2 <__i2b+0x1a>
 800b796:	4b05      	ldr	r3, [pc, #20]	; (800b7ac <__i2b+0x24>)
 800b798:	4805      	ldr	r0, [pc, #20]	; (800b7b0 <__i2b+0x28>)
 800b79a:	f240 1145 	movw	r1, #325	; 0x145
 800b79e:	f000 fcff 	bl	800c1a0 <__assert_func>
 800b7a2:	2301      	movs	r3, #1
 800b7a4:	6144      	str	r4, [r0, #20]
 800b7a6:	6103      	str	r3, [r0, #16]
 800b7a8:	bd10      	pop	{r4, pc}
 800b7aa:	bf00      	nop
 800b7ac:	0800ce14 	.word	0x0800ce14
 800b7b0:	0800ce25 	.word	0x0800ce25

0800b7b4 <__multiply>:
 800b7b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7b8:	4691      	mov	r9, r2
 800b7ba:	690a      	ldr	r2, [r1, #16]
 800b7bc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b7c0:	429a      	cmp	r2, r3
 800b7c2:	bfb8      	it	lt
 800b7c4:	460b      	movlt	r3, r1
 800b7c6:	460c      	mov	r4, r1
 800b7c8:	bfbc      	itt	lt
 800b7ca:	464c      	movlt	r4, r9
 800b7cc:	4699      	movlt	r9, r3
 800b7ce:	6927      	ldr	r7, [r4, #16]
 800b7d0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b7d4:	68a3      	ldr	r3, [r4, #8]
 800b7d6:	6861      	ldr	r1, [r4, #4]
 800b7d8:	eb07 060a 	add.w	r6, r7, sl
 800b7dc:	42b3      	cmp	r3, r6
 800b7de:	b085      	sub	sp, #20
 800b7e0:	bfb8      	it	lt
 800b7e2:	3101      	addlt	r1, #1
 800b7e4:	f7ff feda 	bl	800b59c <_Balloc>
 800b7e8:	b930      	cbnz	r0, 800b7f8 <__multiply+0x44>
 800b7ea:	4602      	mov	r2, r0
 800b7ec:	4b44      	ldr	r3, [pc, #272]	; (800b900 <__multiply+0x14c>)
 800b7ee:	4845      	ldr	r0, [pc, #276]	; (800b904 <__multiply+0x150>)
 800b7f0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800b7f4:	f000 fcd4 	bl	800c1a0 <__assert_func>
 800b7f8:	f100 0514 	add.w	r5, r0, #20
 800b7fc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b800:	462b      	mov	r3, r5
 800b802:	2200      	movs	r2, #0
 800b804:	4543      	cmp	r3, r8
 800b806:	d321      	bcc.n	800b84c <__multiply+0x98>
 800b808:	f104 0314 	add.w	r3, r4, #20
 800b80c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b810:	f109 0314 	add.w	r3, r9, #20
 800b814:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b818:	9202      	str	r2, [sp, #8]
 800b81a:	1b3a      	subs	r2, r7, r4
 800b81c:	3a15      	subs	r2, #21
 800b81e:	f022 0203 	bic.w	r2, r2, #3
 800b822:	3204      	adds	r2, #4
 800b824:	f104 0115 	add.w	r1, r4, #21
 800b828:	428f      	cmp	r7, r1
 800b82a:	bf38      	it	cc
 800b82c:	2204      	movcc	r2, #4
 800b82e:	9201      	str	r2, [sp, #4]
 800b830:	9a02      	ldr	r2, [sp, #8]
 800b832:	9303      	str	r3, [sp, #12]
 800b834:	429a      	cmp	r2, r3
 800b836:	d80c      	bhi.n	800b852 <__multiply+0x9e>
 800b838:	2e00      	cmp	r6, #0
 800b83a:	dd03      	ble.n	800b844 <__multiply+0x90>
 800b83c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b840:	2b00      	cmp	r3, #0
 800b842:	d05b      	beq.n	800b8fc <__multiply+0x148>
 800b844:	6106      	str	r6, [r0, #16]
 800b846:	b005      	add	sp, #20
 800b848:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b84c:	f843 2b04 	str.w	r2, [r3], #4
 800b850:	e7d8      	b.n	800b804 <__multiply+0x50>
 800b852:	f8b3 a000 	ldrh.w	sl, [r3]
 800b856:	f1ba 0f00 	cmp.w	sl, #0
 800b85a:	d024      	beq.n	800b8a6 <__multiply+0xf2>
 800b85c:	f104 0e14 	add.w	lr, r4, #20
 800b860:	46a9      	mov	r9, r5
 800b862:	f04f 0c00 	mov.w	ip, #0
 800b866:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b86a:	f8d9 1000 	ldr.w	r1, [r9]
 800b86e:	fa1f fb82 	uxth.w	fp, r2
 800b872:	b289      	uxth	r1, r1
 800b874:	fb0a 110b 	mla	r1, sl, fp, r1
 800b878:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b87c:	f8d9 2000 	ldr.w	r2, [r9]
 800b880:	4461      	add	r1, ip
 800b882:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b886:	fb0a c20b 	mla	r2, sl, fp, ip
 800b88a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b88e:	b289      	uxth	r1, r1
 800b890:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b894:	4577      	cmp	r7, lr
 800b896:	f849 1b04 	str.w	r1, [r9], #4
 800b89a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b89e:	d8e2      	bhi.n	800b866 <__multiply+0xb2>
 800b8a0:	9a01      	ldr	r2, [sp, #4]
 800b8a2:	f845 c002 	str.w	ip, [r5, r2]
 800b8a6:	9a03      	ldr	r2, [sp, #12]
 800b8a8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b8ac:	3304      	adds	r3, #4
 800b8ae:	f1b9 0f00 	cmp.w	r9, #0
 800b8b2:	d021      	beq.n	800b8f8 <__multiply+0x144>
 800b8b4:	6829      	ldr	r1, [r5, #0]
 800b8b6:	f104 0c14 	add.w	ip, r4, #20
 800b8ba:	46ae      	mov	lr, r5
 800b8bc:	f04f 0a00 	mov.w	sl, #0
 800b8c0:	f8bc b000 	ldrh.w	fp, [ip]
 800b8c4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b8c8:	fb09 220b 	mla	r2, r9, fp, r2
 800b8cc:	4452      	add	r2, sl
 800b8ce:	b289      	uxth	r1, r1
 800b8d0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b8d4:	f84e 1b04 	str.w	r1, [lr], #4
 800b8d8:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b8dc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b8e0:	f8be 1000 	ldrh.w	r1, [lr]
 800b8e4:	fb09 110a 	mla	r1, r9, sl, r1
 800b8e8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800b8ec:	4567      	cmp	r7, ip
 800b8ee:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b8f2:	d8e5      	bhi.n	800b8c0 <__multiply+0x10c>
 800b8f4:	9a01      	ldr	r2, [sp, #4]
 800b8f6:	50a9      	str	r1, [r5, r2]
 800b8f8:	3504      	adds	r5, #4
 800b8fa:	e799      	b.n	800b830 <__multiply+0x7c>
 800b8fc:	3e01      	subs	r6, #1
 800b8fe:	e79b      	b.n	800b838 <__multiply+0x84>
 800b900:	0800ce14 	.word	0x0800ce14
 800b904:	0800ce25 	.word	0x0800ce25

0800b908 <__pow5mult>:
 800b908:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b90c:	4615      	mov	r5, r2
 800b90e:	f012 0203 	ands.w	r2, r2, #3
 800b912:	4606      	mov	r6, r0
 800b914:	460f      	mov	r7, r1
 800b916:	d007      	beq.n	800b928 <__pow5mult+0x20>
 800b918:	4c25      	ldr	r4, [pc, #148]	; (800b9b0 <__pow5mult+0xa8>)
 800b91a:	3a01      	subs	r2, #1
 800b91c:	2300      	movs	r3, #0
 800b91e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b922:	f7ff fe9d 	bl	800b660 <__multadd>
 800b926:	4607      	mov	r7, r0
 800b928:	10ad      	asrs	r5, r5, #2
 800b92a:	d03d      	beq.n	800b9a8 <__pow5mult+0xa0>
 800b92c:	69f4      	ldr	r4, [r6, #28]
 800b92e:	b97c      	cbnz	r4, 800b950 <__pow5mult+0x48>
 800b930:	2010      	movs	r0, #16
 800b932:	f7ff fd7f 	bl	800b434 <malloc>
 800b936:	4602      	mov	r2, r0
 800b938:	61f0      	str	r0, [r6, #28]
 800b93a:	b928      	cbnz	r0, 800b948 <__pow5mult+0x40>
 800b93c:	4b1d      	ldr	r3, [pc, #116]	; (800b9b4 <__pow5mult+0xac>)
 800b93e:	481e      	ldr	r0, [pc, #120]	; (800b9b8 <__pow5mult+0xb0>)
 800b940:	f240 11b3 	movw	r1, #435	; 0x1b3
 800b944:	f000 fc2c 	bl	800c1a0 <__assert_func>
 800b948:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b94c:	6004      	str	r4, [r0, #0]
 800b94e:	60c4      	str	r4, [r0, #12]
 800b950:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800b954:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b958:	b94c      	cbnz	r4, 800b96e <__pow5mult+0x66>
 800b95a:	f240 2171 	movw	r1, #625	; 0x271
 800b95e:	4630      	mov	r0, r6
 800b960:	f7ff ff12 	bl	800b788 <__i2b>
 800b964:	2300      	movs	r3, #0
 800b966:	f8c8 0008 	str.w	r0, [r8, #8]
 800b96a:	4604      	mov	r4, r0
 800b96c:	6003      	str	r3, [r0, #0]
 800b96e:	f04f 0900 	mov.w	r9, #0
 800b972:	07eb      	lsls	r3, r5, #31
 800b974:	d50a      	bpl.n	800b98c <__pow5mult+0x84>
 800b976:	4639      	mov	r1, r7
 800b978:	4622      	mov	r2, r4
 800b97a:	4630      	mov	r0, r6
 800b97c:	f7ff ff1a 	bl	800b7b4 <__multiply>
 800b980:	4639      	mov	r1, r7
 800b982:	4680      	mov	r8, r0
 800b984:	4630      	mov	r0, r6
 800b986:	f7ff fe49 	bl	800b61c <_Bfree>
 800b98a:	4647      	mov	r7, r8
 800b98c:	106d      	asrs	r5, r5, #1
 800b98e:	d00b      	beq.n	800b9a8 <__pow5mult+0xa0>
 800b990:	6820      	ldr	r0, [r4, #0]
 800b992:	b938      	cbnz	r0, 800b9a4 <__pow5mult+0x9c>
 800b994:	4622      	mov	r2, r4
 800b996:	4621      	mov	r1, r4
 800b998:	4630      	mov	r0, r6
 800b99a:	f7ff ff0b 	bl	800b7b4 <__multiply>
 800b99e:	6020      	str	r0, [r4, #0]
 800b9a0:	f8c0 9000 	str.w	r9, [r0]
 800b9a4:	4604      	mov	r4, r0
 800b9a6:	e7e4      	b.n	800b972 <__pow5mult+0x6a>
 800b9a8:	4638      	mov	r0, r7
 800b9aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b9ae:	bf00      	nop
 800b9b0:	0800cf70 	.word	0x0800cf70
 800b9b4:	0800cda5 	.word	0x0800cda5
 800b9b8:	0800ce25 	.word	0x0800ce25

0800b9bc <__lshift>:
 800b9bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b9c0:	460c      	mov	r4, r1
 800b9c2:	6849      	ldr	r1, [r1, #4]
 800b9c4:	6923      	ldr	r3, [r4, #16]
 800b9c6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b9ca:	68a3      	ldr	r3, [r4, #8]
 800b9cc:	4607      	mov	r7, r0
 800b9ce:	4691      	mov	r9, r2
 800b9d0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b9d4:	f108 0601 	add.w	r6, r8, #1
 800b9d8:	42b3      	cmp	r3, r6
 800b9da:	db0b      	blt.n	800b9f4 <__lshift+0x38>
 800b9dc:	4638      	mov	r0, r7
 800b9de:	f7ff fddd 	bl	800b59c <_Balloc>
 800b9e2:	4605      	mov	r5, r0
 800b9e4:	b948      	cbnz	r0, 800b9fa <__lshift+0x3e>
 800b9e6:	4602      	mov	r2, r0
 800b9e8:	4b28      	ldr	r3, [pc, #160]	; (800ba8c <__lshift+0xd0>)
 800b9ea:	4829      	ldr	r0, [pc, #164]	; (800ba90 <__lshift+0xd4>)
 800b9ec:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800b9f0:	f000 fbd6 	bl	800c1a0 <__assert_func>
 800b9f4:	3101      	adds	r1, #1
 800b9f6:	005b      	lsls	r3, r3, #1
 800b9f8:	e7ee      	b.n	800b9d8 <__lshift+0x1c>
 800b9fa:	2300      	movs	r3, #0
 800b9fc:	f100 0114 	add.w	r1, r0, #20
 800ba00:	f100 0210 	add.w	r2, r0, #16
 800ba04:	4618      	mov	r0, r3
 800ba06:	4553      	cmp	r3, sl
 800ba08:	db33      	blt.n	800ba72 <__lshift+0xb6>
 800ba0a:	6920      	ldr	r0, [r4, #16]
 800ba0c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ba10:	f104 0314 	add.w	r3, r4, #20
 800ba14:	f019 091f 	ands.w	r9, r9, #31
 800ba18:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ba1c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ba20:	d02b      	beq.n	800ba7a <__lshift+0xbe>
 800ba22:	f1c9 0e20 	rsb	lr, r9, #32
 800ba26:	468a      	mov	sl, r1
 800ba28:	2200      	movs	r2, #0
 800ba2a:	6818      	ldr	r0, [r3, #0]
 800ba2c:	fa00 f009 	lsl.w	r0, r0, r9
 800ba30:	4310      	orrs	r0, r2
 800ba32:	f84a 0b04 	str.w	r0, [sl], #4
 800ba36:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba3a:	459c      	cmp	ip, r3
 800ba3c:	fa22 f20e 	lsr.w	r2, r2, lr
 800ba40:	d8f3      	bhi.n	800ba2a <__lshift+0x6e>
 800ba42:	ebac 0304 	sub.w	r3, ip, r4
 800ba46:	3b15      	subs	r3, #21
 800ba48:	f023 0303 	bic.w	r3, r3, #3
 800ba4c:	3304      	adds	r3, #4
 800ba4e:	f104 0015 	add.w	r0, r4, #21
 800ba52:	4584      	cmp	ip, r0
 800ba54:	bf38      	it	cc
 800ba56:	2304      	movcc	r3, #4
 800ba58:	50ca      	str	r2, [r1, r3]
 800ba5a:	b10a      	cbz	r2, 800ba60 <__lshift+0xa4>
 800ba5c:	f108 0602 	add.w	r6, r8, #2
 800ba60:	3e01      	subs	r6, #1
 800ba62:	4638      	mov	r0, r7
 800ba64:	612e      	str	r6, [r5, #16]
 800ba66:	4621      	mov	r1, r4
 800ba68:	f7ff fdd8 	bl	800b61c <_Bfree>
 800ba6c:	4628      	mov	r0, r5
 800ba6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba72:	f842 0f04 	str.w	r0, [r2, #4]!
 800ba76:	3301      	adds	r3, #1
 800ba78:	e7c5      	b.n	800ba06 <__lshift+0x4a>
 800ba7a:	3904      	subs	r1, #4
 800ba7c:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba80:	f841 2f04 	str.w	r2, [r1, #4]!
 800ba84:	459c      	cmp	ip, r3
 800ba86:	d8f9      	bhi.n	800ba7c <__lshift+0xc0>
 800ba88:	e7ea      	b.n	800ba60 <__lshift+0xa4>
 800ba8a:	bf00      	nop
 800ba8c:	0800ce14 	.word	0x0800ce14
 800ba90:	0800ce25 	.word	0x0800ce25

0800ba94 <__mcmp>:
 800ba94:	b530      	push	{r4, r5, lr}
 800ba96:	6902      	ldr	r2, [r0, #16]
 800ba98:	690c      	ldr	r4, [r1, #16]
 800ba9a:	1b12      	subs	r2, r2, r4
 800ba9c:	d10e      	bne.n	800babc <__mcmp+0x28>
 800ba9e:	f100 0314 	add.w	r3, r0, #20
 800baa2:	3114      	adds	r1, #20
 800baa4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800baa8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800baac:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800bab0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800bab4:	42a5      	cmp	r5, r4
 800bab6:	d003      	beq.n	800bac0 <__mcmp+0x2c>
 800bab8:	d305      	bcc.n	800bac6 <__mcmp+0x32>
 800baba:	2201      	movs	r2, #1
 800babc:	4610      	mov	r0, r2
 800babe:	bd30      	pop	{r4, r5, pc}
 800bac0:	4283      	cmp	r3, r0
 800bac2:	d3f3      	bcc.n	800baac <__mcmp+0x18>
 800bac4:	e7fa      	b.n	800babc <__mcmp+0x28>
 800bac6:	f04f 32ff 	mov.w	r2, #4294967295
 800baca:	e7f7      	b.n	800babc <__mcmp+0x28>

0800bacc <__mdiff>:
 800bacc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bad0:	460c      	mov	r4, r1
 800bad2:	4606      	mov	r6, r0
 800bad4:	4611      	mov	r1, r2
 800bad6:	4620      	mov	r0, r4
 800bad8:	4690      	mov	r8, r2
 800bada:	f7ff ffdb 	bl	800ba94 <__mcmp>
 800bade:	1e05      	subs	r5, r0, #0
 800bae0:	d110      	bne.n	800bb04 <__mdiff+0x38>
 800bae2:	4629      	mov	r1, r5
 800bae4:	4630      	mov	r0, r6
 800bae6:	f7ff fd59 	bl	800b59c <_Balloc>
 800baea:	b930      	cbnz	r0, 800bafa <__mdiff+0x2e>
 800baec:	4b3a      	ldr	r3, [pc, #232]	; (800bbd8 <__mdiff+0x10c>)
 800baee:	4602      	mov	r2, r0
 800baf0:	f240 2137 	movw	r1, #567	; 0x237
 800baf4:	4839      	ldr	r0, [pc, #228]	; (800bbdc <__mdiff+0x110>)
 800baf6:	f000 fb53 	bl	800c1a0 <__assert_func>
 800bafa:	2301      	movs	r3, #1
 800bafc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bb00:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb04:	bfa4      	itt	ge
 800bb06:	4643      	movge	r3, r8
 800bb08:	46a0      	movge	r8, r4
 800bb0a:	4630      	mov	r0, r6
 800bb0c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800bb10:	bfa6      	itte	ge
 800bb12:	461c      	movge	r4, r3
 800bb14:	2500      	movge	r5, #0
 800bb16:	2501      	movlt	r5, #1
 800bb18:	f7ff fd40 	bl	800b59c <_Balloc>
 800bb1c:	b920      	cbnz	r0, 800bb28 <__mdiff+0x5c>
 800bb1e:	4b2e      	ldr	r3, [pc, #184]	; (800bbd8 <__mdiff+0x10c>)
 800bb20:	4602      	mov	r2, r0
 800bb22:	f240 2145 	movw	r1, #581	; 0x245
 800bb26:	e7e5      	b.n	800baf4 <__mdiff+0x28>
 800bb28:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800bb2c:	6926      	ldr	r6, [r4, #16]
 800bb2e:	60c5      	str	r5, [r0, #12]
 800bb30:	f104 0914 	add.w	r9, r4, #20
 800bb34:	f108 0514 	add.w	r5, r8, #20
 800bb38:	f100 0e14 	add.w	lr, r0, #20
 800bb3c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800bb40:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800bb44:	f108 0210 	add.w	r2, r8, #16
 800bb48:	46f2      	mov	sl, lr
 800bb4a:	2100      	movs	r1, #0
 800bb4c:	f859 3b04 	ldr.w	r3, [r9], #4
 800bb50:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800bb54:	fa11 f88b 	uxtah	r8, r1, fp
 800bb58:	b299      	uxth	r1, r3
 800bb5a:	0c1b      	lsrs	r3, r3, #16
 800bb5c:	eba8 0801 	sub.w	r8, r8, r1
 800bb60:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800bb64:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800bb68:	fa1f f888 	uxth.w	r8, r8
 800bb6c:	1419      	asrs	r1, r3, #16
 800bb6e:	454e      	cmp	r6, r9
 800bb70:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800bb74:	f84a 3b04 	str.w	r3, [sl], #4
 800bb78:	d8e8      	bhi.n	800bb4c <__mdiff+0x80>
 800bb7a:	1b33      	subs	r3, r6, r4
 800bb7c:	3b15      	subs	r3, #21
 800bb7e:	f023 0303 	bic.w	r3, r3, #3
 800bb82:	3304      	adds	r3, #4
 800bb84:	3415      	adds	r4, #21
 800bb86:	42a6      	cmp	r6, r4
 800bb88:	bf38      	it	cc
 800bb8a:	2304      	movcc	r3, #4
 800bb8c:	441d      	add	r5, r3
 800bb8e:	4473      	add	r3, lr
 800bb90:	469e      	mov	lr, r3
 800bb92:	462e      	mov	r6, r5
 800bb94:	4566      	cmp	r6, ip
 800bb96:	d30e      	bcc.n	800bbb6 <__mdiff+0xea>
 800bb98:	f10c 0203 	add.w	r2, ip, #3
 800bb9c:	1b52      	subs	r2, r2, r5
 800bb9e:	f022 0203 	bic.w	r2, r2, #3
 800bba2:	3d03      	subs	r5, #3
 800bba4:	45ac      	cmp	ip, r5
 800bba6:	bf38      	it	cc
 800bba8:	2200      	movcc	r2, #0
 800bbaa:	4413      	add	r3, r2
 800bbac:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800bbb0:	b17a      	cbz	r2, 800bbd2 <__mdiff+0x106>
 800bbb2:	6107      	str	r7, [r0, #16]
 800bbb4:	e7a4      	b.n	800bb00 <__mdiff+0x34>
 800bbb6:	f856 8b04 	ldr.w	r8, [r6], #4
 800bbba:	fa11 f288 	uxtah	r2, r1, r8
 800bbbe:	1414      	asrs	r4, r2, #16
 800bbc0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800bbc4:	b292      	uxth	r2, r2
 800bbc6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800bbca:	f84e 2b04 	str.w	r2, [lr], #4
 800bbce:	1421      	asrs	r1, r4, #16
 800bbd0:	e7e0      	b.n	800bb94 <__mdiff+0xc8>
 800bbd2:	3f01      	subs	r7, #1
 800bbd4:	e7ea      	b.n	800bbac <__mdiff+0xe0>
 800bbd6:	bf00      	nop
 800bbd8:	0800ce14 	.word	0x0800ce14
 800bbdc:	0800ce25 	.word	0x0800ce25

0800bbe0 <__d2b>:
 800bbe0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bbe4:	460f      	mov	r7, r1
 800bbe6:	2101      	movs	r1, #1
 800bbe8:	ec59 8b10 	vmov	r8, r9, d0
 800bbec:	4616      	mov	r6, r2
 800bbee:	f7ff fcd5 	bl	800b59c <_Balloc>
 800bbf2:	4604      	mov	r4, r0
 800bbf4:	b930      	cbnz	r0, 800bc04 <__d2b+0x24>
 800bbf6:	4602      	mov	r2, r0
 800bbf8:	4b24      	ldr	r3, [pc, #144]	; (800bc8c <__d2b+0xac>)
 800bbfa:	4825      	ldr	r0, [pc, #148]	; (800bc90 <__d2b+0xb0>)
 800bbfc:	f240 310f 	movw	r1, #783	; 0x30f
 800bc00:	f000 face 	bl	800c1a0 <__assert_func>
 800bc04:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bc08:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bc0c:	bb2d      	cbnz	r5, 800bc5a <__d2b+0x7a>
 800bc0e:	9301      	str	r3, [sp, #4]
 800bc10:	f1b8 0300 	subs.w	r3, r8, #0
 800bc14:	d026      	beq.n	800bc64 <__d2b+0x84>
 800bc16:	4668      	mov	r0, sp
 800bc18:	9300      	str	r3, [sp, #0]
 800bc1a:	f7ff fd87 	bl	800b72c <__lo0bits>
 800bc1e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bc22:	b1e8      	cbz	r0, 800bc60 <__d2b+0x80>
 800bc24:	f1c0 0320 	rsb	r3, r0, #32
 800bc28:	fa02 f303 	lsl.w	r3, r2, r3
 800bc2c:	430b      	orrs	r3, r1
 800bc2e:	40c2      	lsrs	r2, r0
 800bc30:	6163      	str	r3, [r4, #20]
 800bc32:	9201      	str	r2, [sp, #4]
 800bc34:	9b01      	ldr	r3, [sp, #4]
 800bc36:	61a3      	str	r3, [r4, #24]
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	bf14      	ite	ne
 800bc3c:	2202      	movne	r2, #2
 800bc3e:	2201      	moveq	r2, #1
 800bc40:	6122      	str	r2, [r4, #16]
 800bc42:	b1bd      	cbz	r5, 800bc74 <__d2b+0x94>
 800bc44:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800bc48:	4405      	add	r5, r0
 800bc4a:	603d      	str	r5, [r7, #0]
 800bc4c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bc50:	6030      	str	r0, [r6, #0]
 800bc52:	4620      	mov	r0, r4
 800bc54:	b003      	add	sp, #12
 800bc56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bc5a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bc5e:	e7d6      	b.n	800bc0e <__d2b+0x2e>
 800bc60:	6161      	str	r1, [r4, #20]
 800bc62:	e7e7      	b.n	800bc34 <__d2b+0x54>
 800bc64:	a801      	add	r0, sp, #4
 800bc66:	f7ff fd61 	bl	800b72c <__lo0bits>
 800bc6a:	9b01      	ldr	r3, [sp, #4]
 800bc6c:	6163      	str	r3, [r4, #20]
 800bc6e:	3020      	adds	r0, #32
 800bc70:	2201      	movs	r2, #1
 800bc72:	e7e5      	b.n	800bc40 <__d2b+0x60>
 800bc74:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bc78:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bc7c:	6038      	str	r0, [r7, #0]
 800bc7e:	6918      	ldr	r0, [r3, #16]
 800bc80:	f7ff fd34 	bl	800b6ec <__hi0bits>
 800bc84:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bc88:	e7e2      	b.n	800bc50 <__d2b+0x70>
 800bc8a:	bf00      	nop
 800bc8c:	0800ce14 	.word	0x0800ce14
 800bc90:	0800ce25 	.word	0x0800ce25

0800bc94 <__sfputc_r>:
 800bc94:	6893      	ldr	r3, [r2, #8]
 800bc96:	3b01      	subs	r3, #1
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	b410      	push	{r4}
 800bc9c:	6093      	str	r3, [r2, #8]
 800bc9e:	da08      	bge.n	800bcb2 <__sfputc_r+0x1e>
 800bca0:	6994      	ldr	r4, [r2, #24]
 800bca2:	42a3      	cmp	r3, r4
 800bca4:	db01      	blt.n	800bcaa <__sfputc_r+0x16>
 800bca6:	290a      	cmp	r1, #10
 800bca8:	d103      	bne.n	800bcb2 <__sfputc_r+0x1e>
 800bcaa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bcae:	f7fe bbda 	b.w	800a466 <__swbuf_r>
 800bcb2:	6813      	ldr	r3, [r2, #0]
 800bcb4:	1c58      	adds	r0, r3, #1
 800bcb6:	6010      	str	r0, [r2, #0]
 800bcb8:	7019      	strb	r1, [r3, #0]
 800bcba:	4608      	mov	r0, r1
 800bcbc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bcc0:	4770      	bx	lr

0800bcc2 <__sfputs_r>:
 800bcc2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcc4:	4606      	mov	r6, r0
 800bcc6:	460f      	mov	r7, r1
 800bcc8:	4614      	mov	r4, r2
 800bcca:	18d5      	adds	r5, r2, r3
 800bccc:	42ac      	cmp	r4, r5
 800bcce:	d101      	bne.n	800bcd4 <__sfputs_r+0x12>
 800bcd0:	2000      	movs	r0, #0
 800bcd2:	e007      	b.n	800bce4 <__sfputs_r+0x22>
 800bcd4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bcd8:	463a      	mov	r2, r7
 800bcda:	4630      	mov	r0, r6
 800bcdc:	f7ff ffda 	bl	800bc94 <__sfputc_r>
 800bce0:	1c43      	adds	r3, r0, #1
 800bce2:	d1f3      	bne.n	800bccc <__sfputs_r+0xa>
 800bce4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bce8 <_vfiprintf_r>:
 800bce8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcec:	460d      	mov	r5, r1
 800bcee:	b09d      	sub	sp, #116	; 0x74
 800bcf0:	4614      	mov	r4, r2
 800bcf2:	4698      	mov	r8, r3
 800bcf4:	4606      	mov	r6, r0
 800bcf6:	b118      	cbz	r0, 800bd00 <_vfiprintf_r+0x18>
 800bcf8:	6a03      	ldr	r3, [r0, #32]
 800bcfa:	b90b      	cbnz	r3, 800bd00 <_vfiprintf_r+0x18>
 800bcfc:	f7fe facc 	bl	800a298 <__sinit>
 800bd00:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bd02:	07d9      	lsls	r1, r3, #31
 800bd04:	d405      	bmi.n	800bd12 <_vfiprintf_r+0x2a>
 800bd06:	89ab      	ldrh	r3, [r5, #12]
 800bd08:	059a      	lsls	r2, r3, #22
 800bd0a:	d402      	bmi.n	800bd12 <_vfiprintf_r+0x2a>
 800bd0c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bd0e:	f7fe fcbb 	bl	800a688 <__retarget_lock_acquire_recursive>
 800bd12:	89ab      	ldrh	r3, [r5, #12]
 800bd14:	071b      	lsls	r3, r3, #28
 800bd16:	d501      	bpl.n	800bd1c <_vfiprintf_r+0x34>
 800bd18:	692b      	ldr	r3, [r5, #16]
 800bd1a:	b99b      	cbnz	r3, 800bd44 <_vfiprintf_r+0x5c>
 800bd1c:	4629      	mov	r1, r5
 800bd1e:	4630      	mov	r0, r6
 800bd20:	f7fe fbde 	bl	800a4e0 <__swsetup_r>
 800bd24:	b170      	cbz	r0, 800bd44 <_vfiprintf_r+0x5c>
 800bd26:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bd28:	07dc      	lsls	r4, r3, #31
 800bd2a:	d504      	bpl.n	800bd36 <_vfiprintf_r+0x4e>
 800bd2c:	f04f 30ff 	mov.w	r0, #4294967295
 800bd30:	b01d      	add	sp, #116	; 0x74
 800bd32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd36:	89ab      	ldrh	r3, [r5, #12]
 800bd38:	0598      	lsls	r0, r3, #22
 800bd3a:	d4f7      	bmi.n	800bd2c <_vfiprintf_r+0x44>
 800bd3c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bd3e:	f7fe fca4 	bl	800a68a <__retarget_lock_release_recursive>
 800bd42:	e7f3      	b.n	800bd2c <_vfiprintf_r+0x44>
 800bd44:	2300      	movs	r3, #0
 800bd46:	9309      	str	r3, [sp, #36]	; 0x24
 800bd48:	2320      	movs	r3, #32
 800bd4a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bd4e:	f8cd 800c 	str.w	r8, [sp, #12]
 800bd52:	2330      	movs	r3, #48	; 0x30
 800bd54:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800bf08 <_vfiprintf_r+0x220>
 800bd58:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bd5c:	f04f 0901 	mov.w	r9, #1
 800bd60:	4623      	mov	r3, r4
 800bd62:	469a      	mov	sl, r3
 800bd64:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bd68:	b10a      	cbz	r2, 800bd6e <_vfiprintf_r+0x86>
 800bd6a:	2a25      	cmp	r2, #37	; 0x25
 800bd6c:	d1f9      	bne.n	800bd62 <_vfiprintf_r+0x7a>
 800bd6e:	ebba 0b04 	subs.w	fp, sl, r4
 800bd72:	d00b      	beq.n	800bd8c <_vfiprintf_r+0xa4>
 800bd74:	465b      	mov	r3, fp
 800bd76:	4622      	mov	r2, r4
 800bd78:	4629      	mov	r1, r5
 800bd7a:	4630      	mov	r0, r6
 800bd7c:	f7ff ffa1 	bl	800bcc2 <__sfputs_r>
 800bd80:	3001      	adds	r0, #1
 800bd82:	f000 80a9 	beq.w	800bed8 <_vfiprintf_r+0x1f0>
 800bd86:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bd88:	445a      	add	r2, fp
 800bd8a:	9209      	str	r2, [sp, #36]	; 0x24
 800bd8c:	f89a 3000 	ldrb.w	r3, [sl]
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	f000 80a1 	beq.w	800bed8 <_vfiprintf_r+0x1f0>
 800bd96:	2300      	movs	r3, #0
 800bd98:	f04f 32ff 	mov.w	r2, #4294967295
 800bd9c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bda0:	f10a 0a01 	add.w	sl, sl, #1
 800bda4:	9304      	str	r3, [sp, #16]
 800bda6:	9307      	str	r3, [sp, #28]
 800bda8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bdac:	931a      	str	r3, [sp, #104]	; 0x68
 800bdae:	4654      	mov	r4, sl
 800bdb0:	2205      	movs	r2, #5
 800bdb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bdb6:	4854      	ldr	r0, [pc, #336]	; (800bf08 <_vfiprintf_r+0x220>)
 800bdb8:	f7f4 fa1a 	bl	80001f0 <memchr>
 800bdbc:	9a04      	ldr	r2, [sp, #16]
 800bdbe:	b9d8      	cbnz	r0, 800bdf8 <_vfiprintf_r+0x110>
 800bdc0:	06d1      	lsls	r1, r2, #27
 800bdc2:	bf44      	itt	mi
 800bdc4:	2320      	movmi	r3, #32
 800bdc6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bdca:	0713      	lsls	r3, r2, #28
 800bdcc:	bf44      	itt	mi
 800bdce:	232b      	movmi	r3, #43	; 0x2b
 800bdd0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bdd4:	f89a 3000 	ldrb.w	r3, [sl]
 800bdd8:	2b2a      	cmp	r3, #42	; 0x2a
 800bdda:	d015      	beq.n	800be08 <_vfiprintf_r+0x120>
 800bddc:	9a07      	ldr	r2, [sp, #28]
 800bdde:	4654      	mov	r4, sl
 800bde0:	2000      	movs	r0, #0
 800bde2:	f04f 0c0a 	mov.w	ip, #10
 800bde6:	4621      	mov	r1, r4
 800bde8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bdec:	3b30      	subs	r3, #48	; 0x30
 800bdee:	2b09      	cmp	r3, #9
 800bdf0:	d94d      	bls.n	800be8e <_vfiprintf_r+0x1a6>
 800bdf2:	b1b0      	cbz	r0, 800be22 <_vfiprintf_r+0x13a>
 800bdf4:	9207      	str	r2, [sp, #28]
 800bdf6:	e014      	b.n	800be22 <_vfiprintf_r+0x13a>
 800bdf8:	eba0 0308 	sub.w	r3, r0, r8
 800bdfc:	fa09 f303 	lsl.w	r3, r9, r3
 800be00:	4313      	orrs	r3, r2
 800be02:	9304      	str	r3, [sp, #16]
 800be04:	46a2      	mov	sl, r4
 800be06:	e7d2      	b.n	800bdae <_vfiprintf_r+0xc6>
 800be08:	9b03      	ldr	r3, [sp, #12]
 800be0a:	1d19      	adds	r1, r3, #4
 800be0c:	681b      	ldr	r3, [r3, #0]
 800be0e:	9103      	str	r1, [sp, #12]
 800be10:	2b00      	cmp	r3, #0
 800be12:	bfbb      	ittet	lt
 800be14:	425b      	neglt	r3, r3
 800be16:	f042 0202 	orrlt.w	r2, r2, #2
 800be1a:	9307      	strge	r3, [sp, #28]
 800be1c:	9307      	strlt	r3, [sp, #28]
 800be1e:	bfb8      	it	lt
 800be20:	9204      	strlt	r2, [sp, #16]
 800be22:	7823      	ldrb	r3, [r4, #0]
 800be24:	2b2e      	cmp	r3, #46	; 0x2e
 800be26:	d10c      	bne.n	800be42 <_vfiprintf_r+0x15a>
 800be28:	7863      	ldrb	r3, [r4, #1]
 800be2a:	2b2a      	cmp	r3, #42	; 0x2a
 800be2c:	d134      	bne.n	800be98 <_vfiprintf_r+0x1b0>
 800be2e:	9b03      	ldr	r3, [sp, #12]
 800be30:	1d1a      	adds	r2, r3, #4
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	9203      	str	r2, [sp, #12]
 800be36:	2b00      	cmp	r3, #0
 800be38:	bfb8      	it	lt
 800be3a:	f04f 33ff 	movlt.w	r3, #4294967295
 800be3e:	3402      	adds	r4, #2
 800be40:	9305      	str	r3, [sp, #20]
 800be42:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800bf18 <_vfiprintf_r+0x230>
 800be46:	7821      	ldrb	r1, [r4, #0]
 800be48:	2203      	movs	r2, #3
 800be4a:	4650      	mov	r0, sl
 800be4c:	f7f4 f9d0 	bl	80001f0 <memchr>
 800be50:	b138      	cbz	r0, 800be62 <_vfiprintf_r+0x17a>
 800be52:	9b04      	ldr	r3, [sp, #16]
 800be54:	eba0 000a 	sub.w	r0, r0, sl
 800be58:	2240      	movs	r2, #64	; 0x40
 800be5a:	4082      	lsls	r2, r0
 800be5c:	4313      	orrs	r3, r2
 800be5e:	3401      	adds	r4, #1
 800be60:	9304      	str	r3, [sp, #16]
 800be62:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be66:	4829      	ldr	r0, [pc, #164]	; (800bf0c <_vfiprintf_r+0x224>)
 800be68:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800be6c:	2206      	movs	r2, #6
 800be6e:	f7f4 f9bf 	bl	80001f0 <memchr>
 800be72:	2800      	cmp	r0, #0
 800be74:	d03f      	beq.n	800bef6 <_vfiprintf_r+0x20e>
 800be76:	4b26      	ldr	r3, [pc, #152]	; (800bf10 <_vfiprintf_r+0x228>)
 800be78:	bb1b      	cbnz	r3, 800bec2 <_vfiprintf_r+0x1da>
 800be7a:	9b03      	ldr	r3, [sp, #12]
 800be7c:	3307      	adds	r3, #7
 800be7e:	f023 0307 	bic.w	r3, r3, #7
 800be82:	3308      	adds	r3, #8
 800be84:	9303      	str	r3, [sp, #12]
 800be86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be88:	443b      	add	r3, r7
 800be8a:	9309      	str	r3, [sp, #36]	; 0x24
 800be8c:	e768      	b.n	800bd60 <_vfiprintf_r+0x78>
 800be8e:	fb0c 3202 	mla	r2, ip, r2, r3
 800be92:	460c      	mov	r4, r1
 800be94:	2001      	movs	r0, #1
 800be96:	e7a6      	b.n	800bde6 <_vfiprintf_r+0xfe>
 800be98:	2300      	movs	r3, #0
 800be9a:	3401      	adds	r4, #1
 800be9c:	9305      	str	r3, [sp, #20]
 800be9e:	4619      	mov	r1, r3
 800bea0:	f04f 0c0a 	mov.w	ip, #10
 800bea4:	4620      	mov	r0, r4
 800bea6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800beaa:	3a30      	subs	r2, #48	; 0x30
 800beac:	2a09      	cmp	r2, #9
 800beae:	d903      	bls.n	800beb8 <_vfiprintf_r+0x1d0>
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	d0c6      	beq.n	800be42 <_vfiprintf_r+0x15a>
 800beb4:	9105      	str	r1, [sp, #20]
 800beb6:	e7c4      	b.n	800be42 <_vfiprintf_r+0x15a>
 800beb8:	fb0c 2101 	mla	r1, ip, r1, r2
 800bebc:	4604      	mov	r4, r0
 800bebe:	2301      	movs	r3, #1
 800bec0:	e7f0      	b.n	800bea4 <_vfiprintf_r+0x1bc>
 800bec2:	ab03      	add	r3, sp, #12
 800bec4:	9300      	str	r3, [sp, #0]
 800bec6:	462a      	mov	r2, r5
 800bec8:	4b12      	ldr	r3, [pc, #72]	; (800bf14 <_vfiprintf_r+0x22c>)
 800beca:	a904      	add	r1, sp, #16
 800becc:	4630      	mov	r0, r6
 800bece:	f7fd fda3 	bl	8009a18 <_printf_float>
 800bed2:	4607      	mov	r7, r0
 800bed4:	1c78      	adds	r0, r7, #1
 800bed6:	d1d6      	bne.n	800be86 <_vfiprintf_r+0x19e>
 800bed8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800beda:	07d9      	lsls	r1, r3, #31
 800bedc:	d405      	bmi.n	800beea <_vfiprintf_r+0x202>
 800bede:	89ab      	ldrh	r3, [r5, #12]
 800bee0:	059a      	lsls	r2, r3, #22
 800bee2:	d402      	bmi.n	800beea <_vfiprintf_r+0x202>
 800bee4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bee6:	f7fe fbd0 	bl	800a68a <__retarget_lock_release_recursive>
 800beea:	89ab      	ldrh	r3, [r5, #12]
 800beec:	065b      	lsls	r3, r3, #25
 800beee:	f53f af1d 	bmi.w	800bd2c <_vfiprintf_r+0x44>
 800bef2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bef4:	e71c      	b.n	800bd30 <_vfiprintf_r+0x48>
 800bef6:	ab03      	add	r3, sp, #12
 800bef8:	9300      	str	r3, [sp, #0]
 800befa:	462a      	mov	r2, r5
 800befc:	4b05      	ldr	r3, [pc, #20]	; (800bf14 <_vfiprintf_r+0x22c>)
 800befe:	a904      	add	r1, sp, #16
 800bf00:	4630      	mov	r0, r6
 800bf02:	f7fe f82d 	bl	8009f60 <_printf_i>
 800bf06:	e7e4      	b.n	800bed2 <_vfiprintf_r+0x1ea>
 800bf08:	0800cf7c 	.word	0x0800cf7c
 800bf0c:	0800cf86 	.word	0x0800cf86
 800bf10:	08009a19 	.word	0x08009a19
 800bf14:	0800bcc3 	.word	0x0800bcc3
 800bf18:	0800cf82 	.word	0x0800cf82

0800bf1c <__sflush_r>:
 800bf1c:	898a      	ldrh	r2, [r1, #12]
 800bf1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf22:	4605      	mov	r5, r0
 800bf24:	0710      	lsls	r0, r2, #28
 800bf26:	460c      	mov	r4, r1
 800bf28:	d458      	bmi.n	800bfdc <__sflush_r+0xc0>
 800bf2a:	684b      	ldr	r3, [r1, #4]
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	dc05      	bgt.n	800bf3c <__sflush_r+0x20>
 800bf30:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	dc02      	bgt.n	800bf3c <__sflush_r+0x20>
 800bf36:	2000      	movs	r0, #0
 800bf38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf3c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bf3e:	2e00      	cmp	r6, #0
 800bf40:	d0f9      	beq.n	800bf36 <__sflush_r+0x1a>
 800bf42:	2300      	movs	r3, #0
 800bf44:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800bf48:	682f      	ldr	r7, [r5, #0]
 800bf4a:	6a21      	ldr	r1, [r4, #32]
 800bf4c:	602b      	str	r3, [r5, #0]
 800bf4e:	d032      	beq.n	800bfb6 <__sflush_r+0x9a>
 800bf50:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800bf52:	89a3      	ldrh	r3, [r4, #12]
 800bf54:	075a      	lsls	r2, r3, #29
 800bf56:	d505      	bpl.n	800bf64 <__sflush_r+0x48>
 800bf58:	6863      	ldr	r3, [r4, #4]
 800bf5a:	1ac0      	subs	r0, r0, r3
 800bf5c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bf5e:	b10b      	cbz	r3, 800bf64 <__sflush_r+0x48>
 800bf60:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bf62:	1ac0      	subs	r0, r0, r3
 800bf64:	2300      	movs	r3, #0
 800bf66:	4602      	mov	r2, r0
 800bf68:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bf6a:	6a21      	ldr	r1, [r4, #32]
 800bf6c:	4628      	mov	r0, r5
 800bf6e:	47b0      	blx	r6
 800bf70:	1c43      	adds	r3, r0, #1
 800bf72:	89a3      	ldrh	r3, [r4, #12]
 800bf74:	d106      	bne.n	800bf84 <__sflush_r+0x68>
 800bf76:	6829      	ldr	r1, [r5, #0]
 800bf78:	291d      	cmp	r1, #29
 800bf7a:	d82b      	bhi.n	800bfd4 <__sflush_r+0xb8>
 800bf7c:	4a29      	ldr	r2, [pc, #164]	; (800c024 <__sflush_r+0x108>)
 800bf7e:	410a      	asrs	r2, r1
 800bf80:	07d6      	lsls	r6, r2, #31
 800bf82:	d427      	bmi.n	800bfd4 <__sflush_r+0xb8>
 800bf84:	2200      	movs	r2, #0
 800bf86:	6062      	str	r2, [r4, #4]
 800bf88:	04d9      	lsls	r1, r3, #19
 800bf8a:	6922      	ldr	r2, [r4, #16]
 800bf8c:	6022      	str	r2, [r4, #0]
 800bf8e:	d504      	bpl.n	800bf9a <__sflush_r+0x7e>
 800bf90:	1c42      	adds	r2, r0, #1
 800bf92:	d101      	bne.n	800bf98 <__sflush_r+0x7c>
 800bf94:	682b      	ldr	r3, [r5, #0]
 800bf96:	b903      	cbnz	r3, 800bf9a <__sflush_r+0x7e>
 800bf98:	6560      	str	r0, [r4, #84]	; 0x54
 800bf9a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bf9c:	602f      	str	r7, [r5, #0]
 800bf9e:	2900      	cmp	r1, #0
 800bfa0:	d0c9      	beq.n	800bf36 <__sflush_r+0x1a>
 800bfa2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bfa6:	4299      	cmp	r1, r3
 800bfa8:	d002      	beq.n	800bfb0 <__sflush_r+0x94>
 800bfaa:	4628      	mov	r0, r5
 800bfac:	f7ff f9f6 	bl	800b39c <_free_r>
 800bfb0:	2000      	movs	r0, #0
 800bfb2:	6360      	str	r0, [r4, #52]	; 0x34
 800bfb4:	e7c0      	b.n	800bf38 <__sflush_r+0x1c>
 800bfb6:	2301      	movs	r3, #1
 800bfb8:	4628      	mov	r0, r5
 800bfba:	47b0      	blx	r6
 800bfbc:	1c41      	adds	r1, r0, #1
 800bfbe:	d1c8      	bne.n	800bf52 <__sflush_r+0x36>
 800bfc0:	682b      	ldr	r3, [r5, #0]
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d0c5      	beq.n	800bf52 <__sflush_r+0x36>
 800bfc6:	2b1d      	cmp	r3, #29
 800bfc8:	d001      	beq.n	800bfce <__sflush_r+0xb2>
 800bfca:	2b16      	cmp	r3, #22
 800bfcc:	d101      	bne.n	800bfd2 <__sflush_r+0xb6>
 800bfce:	602f      	str	r7, [r5, #0]
 800bfd0:	e7b1      	b.n	800bf36 <__sflush_r+0x1a>
 800bfd2:	89a3      	ldrh	r3, [r4, #12]
 800bfd4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bfd8:	81a3      	strh	r3, [r4, #12]
 800bfda:	e7ad      	b.n	800bf38 <__sflush_r+0x1c>
 800bfdc:	690f      	ldr	r7, [r1, #16]
 800bfde:	2f00      	cmp	r7, #0
 800bfe0:	d0a9      	beq.n	800bf36 <__sflush_r+0x1a>
 800bfe2:	0793      	lsls	r3, r2, #30
 800bfe4:	680e      	ldr	r6, [r1, #0]
 800bfe6:	bf08      	it	eq
 800bfe8:	694b      	ldreq	r3, [r1, #20]
 800bfea:	600f      	str	r7, [r1, #0]
 800bfec:	bf18      	it	ne
 800bfee:	2300      	movne	r3, #0
 800bff0:	eba6 0807 	sub.w	r8, r6, r7
 800bff4:	608b      	str	r3, [r1, #8]
 800bff6:	f1b8 0f00 	cmp.w	r8, #0
 800bffa:	dd9c      	ble.n	800bf36 <__sflush_r+0x1a>
 800bffc:	6a21      	ldr	r1, [r4, #32]
 800bffe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c000:	4643      	mov	r3, r8
 800c002:	463a      	mov	r2, r7
 800c004:	4628      	mov	r0, r5
 800c006:	47b0      	blx	r6
 800c008:	2800      	cmp	r0, #0
 800c00a:	dc06      	bgt.n	800c01a <__sflush_r+0xfe>
 800c00c:	89a3      	ldrh	r3, [r4, #12]
 800c00e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c012:	81a3      	strh	r3, [r4, #12]
 800c014:	f04f 30ff 	mov.w	r0, #4294967295
 800c018:	e78e      	b.n	800bf38 <__sflush_r+0x1c>
 800c01a:	4407      	add	r7, r0
 800c01c:	eba8 0800 	sub.w	r8, r8, r0
 800c020:	e7e9      	b.n	800bff6 <__sflush_r+0xda>
 800c022:	bf00      	nop
 800c024:	dfbffffe 	.word	0xdfbffffe

0800c028 <_fflush_r>:
 800c028:	b538      	push	{r3, r4, r5, lr}
 800c02a:	690b      	ldr	r3, [r1, #16]
 800c02c:	4605      	mov	r5, r0
 800c02e:	460c      	mov	r4, r1
 800c030:	b913      	cbnz	r3, 800c038 <_fflush_r+0x10>
 800c032:	2500      	movs	r5, #0
 800c034:	4628      	mov	r0, r5
 800c036:	bd38      	pop	{r3, r4, r5, pc}
 800c038:	b118      	cbz	r0, 800c042 <_fflush_r+0x1a>
 800c03a:	6a03      	ldr	r3, [r0, #32]
 800c03c:	b90b      	cbnz	r3, 800c042 <_fflush_r+0x1a>
 800c03e:	f7fe f92b 	bl	800a298 <__sinit>
 800c042:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c046:	2b00      	cmp	r3, #0
 800c048:	d0f3      	beq.n	800c032 <_fflush_r+0xa>
 800c04a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c04c:	07d0      	lsls	r0, r2, #31
 800c04e:	d404      	bmi.n	800c05a <_fflush_r+0x32>
 800c050:	0599      	lsls	r1, r3, #22
 800c052:	d402      	bmi.n	800c05a <_fflush_r+0x32>
 800c054:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c056:	f7fe fb17 	bl	800a688 <__retarget_lock_acquire_recursive>
 800c05a:	4628      	mov	r0, r5
 800c05c:	4621      	mov	r1, r4
 800c05e:	f7ff ff5d 	bl	800bf1c <__sflush_r>
 800c062:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c064:	07da      	lsls	r2, r3, #31
 800c066:	4605      	mov	r5, r0
 800c068:	d4e4      	bmi.n	800c034 <_fflush_r+0xc>
 800c06a:	89a3      	ldrh	r3, [r4, #12]
 800c06c:	059b      	lsls	r3, r3, #22
 800c06e:	d4e1      	bmi.n	800c034 <_fflush_r+0xc>
 800c070:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c072:	f7fe fb0a 	bl	800a68a <__retarget_lock_release_recursive>
 800c076:	e7dd      	b.n	800c034 <_fflush_r+0xc>

0800c078 <__swhatbuf_r>:
 800c078:	b570      	push	{r4, r5, r6, lr}
 800c07a:	460c      	mov	r4, r1
 800c07c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c080:	2900      	cmp	r1, #0
 800c082:	b096      	sub	sp, #88	; 0x58
 800c084:	4615      	mov	r5, r2
 800c086:	461e      	mov	r6, r3
 800c088:	da0d      	bge.n	800c0a6 <__swhatbuf_r+0x2e>
 800c08a:	89a3      	ldrh	r3, [r4, #12]
 800c08c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800c090:	f04f 0100 	mov.w	r1, #0
 800c094:	bf0c      	ite	eq
 800c096:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800c09a:	2340      	movne	r3, #64	; 0x40
 800c09c:	2000      	movs	r0, #0
 800c09e:	6031      	str	r1, [r6, #0]
 800c0a0:	602b      	str	r3, [r5, #0]
 800c0a2:	b016      	add	sp, #88	; 0x58
 800c0a4:	bd70      	pop	{r4, r5, r6, pc}
 800c0a6:	466a      	mov	r2, sp
 800c0a8:	f000 f848 	bl	800c13c <_fstat_r>
 800c0ac:	2800      	cmp	r0, #0
 800c0ae:	dbec      	blt.n	800c08a <__swhatbuf_r+0x12>
 800c0b0:	9901      	ldr	r1, [sp, #4]
 800c0b2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800c0b6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800c0ba:	4259      	negs	r1, r3
 800c0bc:	4159      	adcs	r1, r3
 800c0be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c0c2:	e7eb      	b.n	800c09c <__swhatbuf_r+0x24>

0800c0c4 <__smakebuf_r>:
 800c0c4:	898b      	ldrh	r3, [r1, #12]
 800c0c6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c0c8:	079d      	lsls	r5, r3, #30
 800c0ca:	4606      	mov	r6, r0
 800c0cc:	460c      	mov	r4, r1
 800c0ce:	d507      	bpl.n	800c0e0 <__smakebuf_r+0x1c>
 800c0d0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c0d4:	6023      	str	r3, [r4, #0]
 800c0d6:	6123      	str	r3, [r4, #16]
 800c0d8:	2301      	movs	r3, #1
 800c0da:	6163      	str	r3, [r4, #20]
 800c0dc:	b002      	add	sp, #8
 800c0de:	bd70      	pop	{r4, r5, r6, pc}
 800c0e0:	ab01      	add	r3, sp, #4
 800c0e2:	466a      	mov	r2, sp
 800c0e4:	f7ff ffc8 	bl	800c078 <__swhatbuf_r>
 800c0e8:	9900      	ldr	r1, [sp, #0]
 800c0ea:	4605      	mov	r5, r0
 800c0ec:	4630      	mov	r0, r6
 800c0ee:	f7ff f9c9 	bl	800b484 <_malloc_r>
 800c0f2:	b948      	cbnz	r0, 800c108 <__smakebuf_r+0x44>
 800c0f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c0f8:	059a      	lsls	r2, r3, #22
 800c0fa:	d4ef      	bmi.n	800c0dc <__smakebuf_r+0x18>
 800c0fc:	f023 0303 	bic.w	r3, r3, #3
 800c100:	f043 0302 	orr.w	r3, r3, #2
 800c104:	81a3      	strh	r3, [r4, #12]
 800c106:	e7e3      	b.n	800c0d0 <__smakebuf_r+0xc>
 800c108:	89a3      	ldrh	r3, [r4, #12]
 800c10a:	6020      	str	r0, [r4, #0]
 800c10c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c110:	81a3      	strh	r3, [r4, #12]
 800c112:	9b00      	ldr	r3, [sp, #0]
 800c114:	6163      	str	r3, [r4, #20]
 800c116:	9b01      	ldr	r3, [sp, #4]
 800c118:	6120      	str	r0, [r4, #16]
 800c11a:	b15b      	cbz	r3, 800c134 <__smakebuf_r+0x70>
 800c11c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c120:	4630      	mov	r0, r6
 800c122:	f000 f81d 	bl	800c160 <_isatty_r>
 800c126:	b128      	cbz	r0, 800c134 <__smakebuf_r+0x70>
 800c128:	89a3      	ldrh	r3, [r4, #12]
 800c12a:	f023 0303 	bic.w	r3, r3, #3
 800c12e:	f043 0301 	orr.w	r3, r3, #1
 800c132:	81a3      	strh	r3, [r4, #12]
 800c134:	89a3      	ldrh	r3, [r4, #12]
 800c136:	431d      	orrs	r5, r3
 800c138:	81a5      	strh	r5, [r4, #12]
 800c13a:	e7cf      	b.n	800c0dc <__smakebuf_r+0x18>

0800c13c <_fstat_r>:
 800c13c:	b538      	push	{r3, r4, r5, lr}
 800c13e:	4d07      	ldr	r5, [pc, #28]	; (800c15c <_fstat_r+0x20>)
 800c140:	2300      	movs	r3, #0
 800c142:	4604      	mov	r4, r0
 800c144:	4608      	mov	r0, r1
 800c146:	4611      	mov	r1, r2
 800c148:	602b      	str	r3, [r5, #0]
 800c14a:	f7f8 fb6e 	bl	800482a <_fstat>
 800c14e:	1c43      	adds	r3, r0, #1
 800c150:	d102      	bne.n	800c158 <_fstat_r+0x1c>
 800c152:	682b      	ldr	r3, [r5, #0]
 800c154:	b103      	cbz	r3, 800c158 <_fstat_r+0x1c>
 800c156:	6023      	str	r3, [r4, #0]
 800c158:	bd38      	pop	{r3, r4, r5, pc}
 800c15a:	bf00      	nop
 800c15c:	20001d28 	.word	0x20001d28

0800c160 <_isatty_r>:
 800c160:	b538      	push	{r3, r4, r5, lr}
 800c162:	4d06      	ldr	r5, [pc, #24]	; (800c17c <_isatty_r+0x1c>)
 800c164:	2300      	movs	r3, #0
 800c166:	4604      	mov	r4, r0
 800c168:	4608      	mov	r0, r1
 800c16a:	602b      	str	r3, [r5, #0]
 800c16c:	f7f8 fb6d 	bl	800484a <_isatty>
 800c170:	1c43      	adds	r3, r0, #1
 800c172:	d102      	bne.n	800c17a <_isatty_r+0x1a>
 800c174:	682b      	ldr	r3, [r5, #0]
 800c176:	b103      	cbz	r3, 800c17a <_isatty_r+0x1a>
 800c178:	6023      	str	r3, [r4, #0]
 800c17a:	bd38      	pop	{r3, r4, r5, pc}
 800c17c:	20001d28 	.word	0x20001d28

0800c180 <_sbrk_r>:
 800c180:	b538      	push	{r3, r4, r5, lr}
 800c182:	4d06      	ldr	r5, [pc, #24]	; (800c19c <_sbrk_r+0x1c>)
 800c184:	2300      	movs	r3, #0
 800c186:	4604      	mov	r4, r0
 800c188:	4608      	mov	r0, r1
 800c18a:	602b      	str	r3, [r5, #0]
 800c18c:	f7f8 fb76 	bl	800487c <_sbrk>
 800c190:	1c43      	adds	r3, r0, #1
 800c192:	d102      	bne.n	800c19a <_sbrk_r+0x1a>
 800c194:	682b      	ldr	r3, [r5, #0]
 800c196:	b103      	cbz	r3, 800c19a <_sbrk_r+0x1a>
 800c198:	6023      	str	r3, [r4, #0]
 800c19a:	bd38      	pop	{r3, r4, r5, pc}
 800c19c:	20001d28 	.word	0x20001d28

0800c1a0 <__assert_func>:
 800c1a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c1a2:	4614      	mov	r4, r2
 800c1a4:	461a      	mov	r2, r3
 800c1a6:	4b09      	ldr	r3, [pc, #36]	; (800c1cc <__assert_func+0x2c>)
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	4605      	mov	r5, r0
 800c1ac:	68d8      	ldr	r0, [r3, #12]
 800c1ae:	b14c      	cbz	r4, 800c1c4 <__assert_func+0x24>
 800c1b0:	4b07      	ldr	r3, [pc, #28]	; (800c1d0 <__assert_func+0x30>)
 800c1b2:	9100      	str	r1, [sp, #0]
 800c1b4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c1b8:	4906      	ldr	r1, [pc, #24]	; (800c1d4 <__assert_func+0x34>)
 800c1ba:	462b      	mov	r3, r5
 800c1bc:	f000 f844 	bl	800c248 <fiprintf>
 800c1c0:	f000 f854 	bl	800c26c <abort>
 800c1c4:	4b04      	ldr	r3, [pc, #16]	; (800c1d8 <__assert_func+0x38>)
 800c1c6:	461c      	mov	r4, r3
 800c1c8:	e7f3      	b.n	800c1b2 <__assert_func+0x12>
 800c1ca:	bf00      	nop
 800c1cc:	20000174 	.word	0x20000174
 800c1d0:	0800cf97 	.word	0x0800cf97
 800c1d4:	0800cfa4 	.word	0x0800cfa4
 800c1d8:	0800cfd2 	.word	0x0800cfd2

0800c1dc <_calloc_r>:
 800c1dc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c1de:	fba1 2402 	umull	r2, r4, r1, r2
 800c1e2:	b94c      	cbnz	r4, 800c1f8 <_calloc_r+0x1c>
 800c1e4:	4611      	mov	r1, r2
 800c1e6:	9201      	str	r2, [sp, #4]
 800c1e8:	f7ff f94c 	bl	800b484 <_malloc_r>
 800c1ec:	9a01      	ldr	r2, [sp, #4]
 800c1ee:	4605      	mov	r5, r0
 800c1f0:	b930      	cbnz	r0, 800c200 <_calloc_r+0x24>
 800c1f2:	4628      	mov	r0, r5
 800c1f4:	b003      	add	sp, #12
 800c1f6:	bd30      	pop	{r4, r5, pc}
 800c1f8:	220c      	movs	r2, #12
 800c1fa:	6002      	str	r2, [r0, #0]
 800c1fc:	2500      	movs	r5, #0
 800c1fe:	e7f8      	b.n	800c1f2 <_calloc_r+0x16>
 800c200:	4621      	mov	r1, r4
 800c202:	f7fe f9c5 	bl	800a590 <memset>
 800c206:	e7f4      	b.n	800c1f2 <_calloc_r+0x16>

0800c208 <__ascii_mbtowc>:
 800c208:	b082      	sub	sp, #8
 800c20a:	b901      	cbnz	r1, 800c20e <__ascii_mbtowc+0x6>
 800c20c:	a901      	add	r1, sp, #4
 800c20e:	b142      	cbz	r2, 800c222 <__ascii_mbtowc+0x1a>
 800c210:	b14b      	cbz	r3, 800c226 <__ascii_mbtowc+0x1e>
 800c212:	7813      	ldrb	r3, [r2, #0]
 800c214:	600b      	str	r3, [r1, #0]
 800c216:	7812      	ldrb	r2, [r2, #0]
 800c218:	1e10      	subs	r0, r2, #0
 800c21a:	bf18      	it	ne
 800c21c:	2001      	movne	r0, #1
 800c21e:	b002      	add	sp, #8
 800c220:	4770      	bx	lr
 800c222:	4610      	mov	r0, r2
 800c224:	e7fb      	b.n	800c21e <__ascii_mbtowc+0x16>
 800c226:	f06f 0001 	mvn.w	r0, #1
 800c22a:	e7f8      	b.n	800c21e <__ascii_mbtowc+0x16>

0800c22c <__ascii_wctomb>:
 800c22c:	b149      	cbz	r1, 800c242 <__ascii_wctomb+0x16>
 800c22e:	2aff      	cmp	r2, #255	; 0xff
 800c230:	bf85      	ittet	hi
 800c232:	238a      	movhi	r3, #138	; 0x8a
 800c234:	6003      	strhi	r3, [r0, #0]
 800c236:	700a      	strbls	r2, [r1, #0]
 800c238:	f04f 30ff 	movhi.w	r0, #4294967295
 800c23c:	bf98      	it	ls
 800c23e:	2001      	movls	r0, #1
 800c240:	4770      	bx	lr
 800c242:	4608      	mov	r0, r1
 800c244:	4770      	bx	lr
	...

0800c248 <fiprintf>:
 800c248:	b40e      	push	{r1, r2, r3}
 800c24a:	b503      	push	{r0, r1, lr}
 800c24c:	4601      	mov	r1, r0
 800c24e:	ab03      	add	r3, sp, #12
 800c250:	4805      	ldr	r0, [pc, #20]	; (800c268 <fiprintf+0x20>)
 800c252:	f853 2b04 	ldr.w	r2, [r3], #4
 800c256:	6800      	ldr	r0, [r0, #0]
 800c258:	9301      	str	r3, [sp, #4]
 800c25a:	f7ff fd45 	bl	800bce8 <_vfiprintf_r>
 800c25e:	b002      	add	sp, #8
 800c260:	f85d eb04 	ldr.w	lr, [sp], #4
 800c264:	b003      	add	sp, #12
 800c266:	4770      	bx	lr
 800c268:	20000174 	.word	0x20000174

0800c26c <abort>:
 800c26c:	b508      	push	{r3, lr}
 800c26e:	2006      	movs	r0, #6
 800c270:	f000 f82c 	bl	800c2cc <raise>
 800c274:	2001      	movs	r0, #1
 800c276:	f7f8 fa89 	bl	800478c <_exit>

0800c27a <_raise_r>:
 800c27a:	291f      	cmp	r1, #31
 800c27c:	b538      	push	{r3, r4, r5, lr}
 800c27e:	4604      	mov	r4, r0
 800c280:	460d      	mov	r5, r1
 800c282:	d904      	bls.n	800c28e <_raise_r+0x14>
 800c284:	2316      	movs	r3, #22
 800c286:	6003      	str	r3, [r0, #0]
 800c288:	f04f 30ff 	mov.w	r0, #4294967295
 800c28c:	bd38      	pop	{r3, r4, r5, pc}
 800c28e:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800c290:	b112      	cbz	r2, 800c298 <_raise_r+0x1e>
 800c292:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c296:	b94b      	cbnz	r3, 800c2ac <_raise_r+0x32>
 800c298:	4620      	mov	r0, r4
 800c29a:	f000 f831 	bl	800c300 <_getpid_r>
 800c29e:	462a      	mov	r2, r5
 800c2a0:	4601      	mov	r1, r0
 800c2a2:	4620      	mov	r0, r4
 800c2a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c2a8:	f000 b818 	b.w	800c2dc <_kill_r>
 800c2ac:	2b01      	cmp	r3, #1
 800c2ae:	d00a      	beq.n	800c2c6 <_raise_r+0x4c>
 800c2b0:	1c59      	adds	r1, r3, #1
 800c2b2:	d103      	bne.n	800c2bc <_raise_r+0x42>
 800c2b4:	2316      	movs	r3, #22
 800c2b6:	6003      	str	r3, [r0, #0]
 800c2b8:	2001      	movs	r0, #1
 800c2ba:	e7e7      	b.n	800c28c <_raise_r+0x12>
 800c2bc:	2400      	movs	r4, #0
 800c2be:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c2c2:	4628      	mov	r0, r5
 800c2c4:	4798      	blx	r3
 800c2c6:	2000      	movs	r0, #0
 800c2c8:	e7e0      	b.n	800c28c <_raise_r+0x12>
	...

0800c2cc <raise>:
 800c2cc:	4b02      	ldr	r3, [pc, #8]	; (800c2d8 <raise+0xc>)
 800c2ce:	4601      	mov	r1, r0
 800c2d0:	6818      	ldr	r0, [r3, #0]
 800c2d2:	f7ff bfd2 	b.w	800c27a <_raise_r>
 800c2d6:	bf00      	nop
 800c2d8:	20000174 	.word	0x20000174

0800c2dc <_kill_r>:
 800c2dc:	b538      	push	{r3, r4, r5, lr}
 800c2de:	4d07      	ldr	r5, [pc, #28]	; (800c2fc <_kill_r+0x20>)
 800c2e0:	2300      	movs	r3, #0
 800c2e2:	4604      	mov	r4, r0
 800c2e4:	4608      	mov	r0, r1
 800c2e6:	4611      	mov	r1, r2
 800c2e8:	602b      	str	r3, [r5, #0]
 800c2ea:	f7f8 fa3f 	bl	800476c <_kill>
 800c2ee:	1c43      	adds	r3, r0, #1
 800c2f0:	d102      	bne.n	800c2f8 <_kill_r+0x1c>
 800c2f2:	682b      	ldr	r3, [r5, #0]
 800c2f4:	b103      	cbz	r3, 800c2f8 <_kill_r+0x1c>
 800c2f6:	6023      	str	r3, [r4, #0]
 800c2f8:	bd38      	pop	{r3, r4, r5, pc}
 800c2fa:	bf00      	nop
 800c2fc:	20001d28 	.word	0x20001d28

0800c300 <_getpid_r>:
 800c300:	f7f8 ba2c 	b.w	800475c <_getpid>

0800c304 <_init>:
 800c304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c306:	bf00      	nop
 800c308:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c30a:	bc08      	pop	{r3}
 800c30c:	469e      	mov	lr, r3
 800c30e:	4770      	bx	lr

0800c310 <_fini>:
 800c310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c312:	bf00      	nop
 800c314:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c316:	bc08      	pop	{r3}
 800c318:	469e      	mov	lr, r3
 800c31a:	4770      	bx	lr
