// Seed: 2542064443
module module_0 ();
  wire id_1;
  assign id_1 = id_1;
  assign id_1 = {-1, id_1};
  logic id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output logic [7:0] id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output reg id_2;
  output wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always
    if (((1)))
      if (1) begin : LABEL_0
        id_10[-1] <= id_6;
        id_2 <= 1 - 1'b0;
      end
  wire id_11;
  logic [7:0] id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22;
  assign id_9 = id_13[1];
endmodule
