

================================================================
== Vivado HLS Report for 'Loop_unroll1_proc'
================================================================
* Date:           Tue Dec 22 19:03:30 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DES_DEC
* Solution:       Dataflow_DES
* Product family: artix7
* Target device:  xc7a35tl-cpg236-2L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.909|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  129|  129|  129|  129|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- unroll1  |  128|  128|         2|          -|          -|    64|    no    |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|    225|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        0|      -|      7|      7|    -|
|Multiplexer      |        -|      -|      -|     57|    -|
|Register         |        -|      -|    209|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      0|    216|    289|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      0|   ~0  |      1|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |IP_U   |Loop_unroll1_procbkb  |        0|  7|   7|    0|    64|    7|     1|          448|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                      |        0|  7|   7|    0|    64|    7|     1|          448|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+-----+------------+------------+
    |i_fu_85_p2            |     +    |      0|  0|   15|           7|           1|
    |sub_ln174_fu_100_p2   |     -    |      0|  0|   15|           8|           7|
    |icmp_ln171_fu_79_p2   |   icmp   |      0|  0|   11|           7|           8|
    |lshr_ln174_fu_110_p2  |   lshr   |      0|  0|  182|          64|          64|
    |ap_block_state1       |    or    |      0|  0|    2|           1|           1|
    +----------------------+----------+-------+---+-----+------------+------------+
    |Total                 |          |      0|  0|  225|          87|          81|
    +----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_done                       |   9|          2|    1|          2|
    |i_0_i_i_i_reg_68              |   9|          2|    7|         14|
    |init_perm_res_0_loc_s_reg_57  |   9|          2|   64|        128|
    |input_r_blk_n                 |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  57|         12|   74|        150|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   3|   0|    3|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |i_0_i_i_i_reg_68              |   7|   0|    7|          0|
    |i_reg_134                     |   7|   0|    7|          0|
    |init_perm_res_0_loc_s_reg_57  |  64|   0|   64|          0|
    |input_read_reg_126            |  64|   0|   64|          0|
    |trunc_ln174_1_reg_144         |  63|   0|   63|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 209|   0|  209|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------------+-----+-----+------------+-------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | Loop_unroll1_proc | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | Loop_unroll1_proc | return value |
|ap_start         |  in |    1| ap_ctrl_hs | Loop_unroll1_proc | return value |
|ap_done          | out |    1| ap_ctrl_hs | Loop_unroll1_proc | return value |
|ap_continue      |  in |    1| ap_ctrl_hs | Loop_unroll1_proc | return value |
|ap_idle          | out |    1| ap_ctrl_hs | Loop_unroll1_proc | return value |
|ap_ready         | out |    1| ap_ctrl_hs | Loop_unroll1_proc | return value |
|ap_return        | out |   64| ap_ctrl_hs | Loop_unroll1_proc | return value |
|input_r_dout     |  in |   64|   ap_fifo  |      input_r      |    pointer   |
|input_r_empty_n  |  in |    1|   ap_fifo  |      input_r      |    pointer   |
|input_r_read     | out |    1|   ap_fifo  |      input_r      |    pointer   |
+-----------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.18>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i64* %input_r, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 4 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (3.18ns)   --->   "%input_read = call i64 @_ssdm_op_Read.ap_fifo.i64P(i64* %input_r)" [desDecrypt.c:174]   --->   Operation 5 'read' 'input_read' <Predicate = true> <Delay = 3.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (1.35ns)   --->   "br label %0"   --->   Operation 6 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%init_perm_res_0_loc_s = phi i64 [ 0, %entry ], [ %init_perm_res, %1 ]"   --->   Operation 7 'phi' 'init_perm_res_0_loc_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i_0_i_i_i = phi i7 [ 0, %entry ], [ %i, %1 ]"   --->   Operation 8 'phi' 'i_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.23ns)   --->   "%icmp_ln171 = icmp eq i7 %i_0_i_i_i, -64" [desDecrypt.c:171->desDecrypt.c:14]   --->   Operation 9 'icmp' 'icmp_ln171' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 10 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.66ns)   --->   "%i = add i7 %i_0_i_i_i, 1" [desDecrypt.c:171->desDecrypt.c:14]   --->   Operation 11 'add' 'i' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln171, label %.exit, label %1" [desDecrypt.c:171->desDecrypt.c:14]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i7 %i_0_i_i_i to i64" [desDecrypt.c:174->desDecrypt.c:14]   --->   Operation 13 'zext' 'zext_ln174' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%IP_addr = getelementptr [64 x i7]* @IP, i64 0, i64 %zext_ln174" [desDecrypt.c:174->desDecrypt.c:14]   --->   Operation 14 'getelementptr' 'IP_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (2.77ns)   --->   "%IP_load = load i7* %IP_addr, align 1" [desDecrypt.c:174->desDecrypt.c:14]   --->   Operation 15 'load' 'IP_load' <Predicate = (!icmp_ln171)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 64> <ROM>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln174_1 = trunc i64 %init_perm_res_0_loc_s to i63" [desDecrypt.c:174->desDecrypt.c:14]   --->   Operation 16 'trunc' 'trunc_ln174_1' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "ret i64 %init_perm_res_0_loc_s" [desDecrypt.c:14]   --->   Operation 17 'ret' <Predicate = (icmp_ln171)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.90>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str1) nounwind" [desDecrypt.c:171->desDecrypt.c:14]   --->   Operation 18 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/2] (2.77ns)   --->   "%IP_load = load i7* %IP_addr, align 1" [desDecrypt.c:174->desDecrypt.c:14]   --->   Operation 19 'load' 'IP_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 64> <ROM>
ST_3 : Operation 20 [1/1] (1.66ns)   --->   "%sub_ln174 = sub i7 -64, %IP_load" [desDecrypt.c:174->desDecrypt.c:14]   --->   Operation 20 'sub' 'sub_ln174' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln174_1 = zext i7 %sub_ln174 to i64" [desDecrypt.c:174->desDecrypt.c:14]   --->   Operation 21 'zext' 'zext_ln174_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (3.47ns)   --->   "%lshr_ln174 = lshr i64 %input_read, %zext_ln174_1" [desDecrypt.c:174->desDecrypt.c:14]   --->   Operation 22 'lshr' 'lshr_ln174' <Predicate = true> <Delay = 3.47> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln174 = trunc i64 %lshr_ln174 to i1" [desDecrypt.c:174->desDecrypt.c:14]   --->   Operation 23 'trunc' 'trunc_ln174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%init_perm_res = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %trunc_ln174_1, i1 %trunc_ln174)" [desDecrypt.c:174->desDecrypt.c:14]   --->   Operation 24 'bitconcatenate' 'init_perm_res' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br label %0" [desDecrypt.c:171->desDecrypt.c:14]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ IP]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                 (specinterface    ) [ 0000]
input_read            (read             ) [ 0011]
br_ln0                (br               ) [ 0111]
init_perm_res_0_loc_s (phi              ) [ 0010]
i_0_i_i_i             (phi              ) [ 0010]
icmp_ln171            (icmp             ) [ 0011]
empty_64              (speclooptripcount) [ 0000]
i                     (add              ) [ 0111]
br_ln171              (br               ) [ 0000]
zext_ln174            (zext             ) [ 0000]
IP_addr               (getelementptr    ) [ 0001]
trunc_ln174_1         (trunc            ) [ 0001]
ret_ln14              (ret              ) [ 0000]
specloopname_ln171    (specloopname     ) [ 0000]
IP_load               (load             ) [ 0000]
sub_ln174             (sub              ) [ 0000]
zext_ln174_1          (zext             ) [ 0000]
lshr_ln174            (lshr             ) [ 0000]
trunc_ln174           (trunc            ) [ 0000]
init_perm_res         (bitconcatenate   ) [ 0111]
br_ln171              (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="IP">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IP"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i63.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="input_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="64" slack="0"/>
<pin id="40" dir="0" index="1" bw="64" slack="0"/>
<pin id="41" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="IP_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="7" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="7" slack="0"/>
<pin id="48" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IP_addr/2 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="6" slack="0"/>
<pin id="53" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="54" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="IP_load/2 "/>
</bind>
</comp>

<comp id="57" class="1005" name="init_perm_res_0_loc_s_reg_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="64" slack="1"/>
<pin id="59" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="init_perm_res_0_loc_s (phireg) "/>
</bind>
</comp>

<comp id="61" class="1004" name="init_perm_res_0_loc_s_phi_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="1" slack="1"/>
<pin id="63" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="64" slack="1"/>
<pin id="65" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="init_perm_res_0_loc_s/2 "/>
</bind>
</comp>

<comp id="68" class="1005" name="i_0_i_i_i_reg_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="7" slack="1"/>
<pin id="70" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="72" class="1004" name="i_0_i_i_i_phi_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="1"/>
<pin id="74" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="7" slack="0"/>
<pin id="76" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i_i/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="icmp_ln171_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="7" slack="0"/>
<pin id="81" dir="0" index="1" bw="7" slack="0"/>
<pin id="82" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln171/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="i_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="7" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="zext_ln174_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="7" slack="0"/>
<pin id="93" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="trunc_ln174_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln174_1/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="sub_ln174_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="7" slack="0"/>
<pin id="102" dir="0" index="1" bw="7" slack="0"/>
<pin id="103" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln174/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln174_1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="7" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_1/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="lshr_ln174_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="2"/>
<pin id="112" dir="0" index="1" bw="7" slack="0"/>
<pin id="113" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln174/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="trunc_ln174_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="0"/>
<pin id="117" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln174/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="init_perm_res_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="0"/>
<pin id="121" dir="0" index="1" bw="63" slack="1"/>
<pin id="122" dir="0" index="2" bw="1" slack="0"/>
<pin id="123" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="init_perm_res/3 "/>
</bind>
</comp>

<comp id="126" class="1005" name="input_read_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="2"/>
<pin id="128" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="input_read "/>
</bind>
</comp>

<comp id="134" class="1005" name="i_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="0"/>
<pin id="136" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="139" class="1005" name="IP_addr_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="6" slack="1"/>
<pin id="141" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="IP_addr "/>
</bind>
</comp>

<comp id="144" class="1005" name="trunc_ln174_1_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="63" slack="1"/>
<pin id="146" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln174_1 "/>
</bind>
</comp>

<comp id="149" class="1005" name="init_perm_res_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="1"/>
<pin id="151" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="init_perm_res "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="18" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="20" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="44" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="60"><net_src comp="20" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="67"><net_src comp="57" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="71"><net_src comp="22" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="78"><net_src comp="68" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="83"><net_src comp="72" pin="4"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="24" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="89"><net_src comp="72" pin="4"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="30" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="94"><net_src comp="72" pin="4"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="99"><net_src comp="61" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="51" pin="3"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="100" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="106" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="118"><net_src comp="110" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="36" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="129"><net_src comp="38" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="137"><net_src comp="85" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="142"><net_src comp="44" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="147"><net_src comp="96" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="152"><net_src comp="119" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="61" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: IP | {}
 - Input state : 
	Port: Loop_unroll1_proc : input_r | {1 }
	Port: Loop_unroll1_proc : IP | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln171 : 1
		i : 1
		br_ln171 : 2
		zext_ln174 : 1
		IP_addr : 2
		IP_load : 3
		trunc_ln174_1 : 1
		ret_ln14 : 1
	State 3
		sub_ln174 : 1
		zext_ln174_1 : 2
		lshr_ln174 : 3
		trunc_ln174 : 4
		init_perm_res : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|   lshr   |   lshr_ln174_fu_110   |    0    |   182   |
|----------|-----------------------|---------|---------|
|    add   |        i_fu_85        |    0    |    15   |
|----------|-----------------------|---------|---------|
|    sub   |    sub_ln174_fu_100   |    0    |    15   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln171_fu_79   |    0    |    11   |
|----------|-----------------------|---------|---------|
|   read   | input_read_read_fu_38 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |    zext_ln174_fu_91   |    0    |    0    |
|          |  zext_ln174_1_fu_106  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |  trunc_ln174_1_fu_96  |    0    |    0    |
|          |   trunc_ln174_fu_115  |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|  init_perm_res_fu_119 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   223   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       IP_addr_reg_139      |    6   |
|      i_0_i_i_i_reg_68      |    7   |
|          i_reg_134         |    7   |
|init_perm_res_0_loc_s_reg_57|   64   |
|    init_perm_res_reg_149   |   64   |
|     input_read_reg_126     |   64   |
|    trunc_ln174_1_reg_144   |   63   |
+----------------------------+--------+
|            Total           |   275  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_51 |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||   1.35  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   223  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   275  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   275  |   232  |
+-----------+--------+--------+--------+
