@W: MT530 :"x:\graduate\ecen5863\programmablelogic\homework5\hw5_2a\slowfast\hdl\slowfast.vhd":70:8:70:9|Found inferred clock SlowFast|Aclk which controls 10 sequential elements including syncOut[3:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"x:\graduate\ecen5863\programmablelogic\homework5\hw5_2a\slowfast\hdl\slowfast.vhd":83:8:83:9|Found inferred clock SlowFast|Bclk which controls 5 sequential elements including Dout[3:0]. This clock has no specified timing constraint which may adversely impact design performance. 
