
ubuntu-preinstalled/pkmon:     file format elf32-littlearm


Disassembly of section .init:

00000dbc <.init>:
 dbc:	push	{r3, lr}
 dc0:	bl	1370 <pk_item_progress_get_percentage@plt+0x2f4>
 dc4:	pop	{r3, pc}

Disassembly of section .plt:

00000dc8 <pk_results_get_error_code@plt-0x14>:
     dc8:	push	{lr}		; (str lr, [sp, #-4]!)
     dcc:	ldr	lr, [pc, #4]	; dd8 <pk_results_get_error_code@plt-0x4>
     dd0:	add	lr, pc, lr
     dd4:	ldr	pc, [lr, #8]!
     dd8:	andeq	r2, r1, ip, lsl r1

00000ddc <pk_results_get_error_code@plt>:
     ddc:	add	ip, pc, #0, 12
     de0:	add	ip, ip, #73728	; 0x12000
     de4:	ldr	pc, [ip, #284]!	; 0x11c

00000de8 <g_free@plt>:
     de8:	add	ip, pc, #0, 12
     dec:	add	ip, ip, #73728	; 0x12000
     df0:	ldr	pc, [ip, #276]!	; 0x114

00000df4 <abort@plt>:
     df4:	add	ip, pc, #0, 12
     df8:	add	ip, ip, #73728	; 0x12000
     dfc:	ldr	pc, [ip, #268]!	; 0x10c

00000e00 <pk_info_enum_to_string@plt>:
     e00:	add	ip, pc, #0, 12
     e04:	add	ip, ip, #73728	; 0x12000
     e08:	ldr	pc, [ip, #260]!	; 0x104

00000e0c <__libc_start_main@plt>:
     e0c:	add	ip, pc, #0, 12
     e10:	add	ip, ip, #73728	; 0x12000
     e14:	ldr	pc, [ip, #252]!	; 0xfc

00000e18 <g_print@plt>:
     e18:			; <UNDEFINED> instruction: 0xe7fd4778
     e1c:	add	ip, pc, #0, 12
     e20:	add	ip, ip, #73728	; 0x12000
     e24:	ldr	pc, [ip, #240]!	; 0xf0

00000e28 <g_option_context_free@plt>:
     e28:	add	ip, pc, #0, 12
     e2c:	add	ip, ip, #73728	; 0x12000
     e30:	ldr	pc, [ip, #232]!	; 0xe8

00000e34 <__gmon_start__@plt>:
     e34:	add	ip, pc, #0, 12
     e38:	add	ip, ip, #73728	; 0x12000
     e3c:	ldr	pc, [ip, #224]!	; 0xe0

00000e40 <g_object_unref@plt>:
     e40:	add	ip, pc, #0, 12
     e44:	add	ip, ip, #73728	; 0x12000
     e48:	ldr	pc, [ip, #216]!	; 0xd8

00000e4c <memset@plt>:
     e4c:	add	ip, pc, #0, 12
     e50:	add	ip, ip, #73728	; 0x12000
     e54:	ldr	pc, [ip, #208]!	; 0xd0

00000e58 <pk_transaction_list_get_ids@plt>:
     e58:	add	ip, pc, #0, 12
     e5c:	add	ip, ip, #73728	; 0x12000
     e60:	ldr	pc, [ip, #200]!	; 0xc8

00000e64 <g_ptr_array_foreach@plt>:
     e64:	add	ip, pc, #0, 12
     e68:	add	ip, ip, #73728	; 0x12000
     e6c:	ldr	pc, [ip, #192]!	; 0xc0

00000e70 <pk_debug_is_verbose@plt>:
     e70:	add	ip, pc, #0, 12
     e74:	add	ip, ip, #73728	; 0x12000
     e78:	ldr	pc, [ip, #184]!	; 0xb8

00000e7c <g_option_context_add_main_entries@plt>:
     e7c:	add	ip, pc, #0, 12
     e80:	add	ip, ip, #73728	; 0x12000
     e84:	ldr	pc, [ip, #176]!	; 0xb0

00000e88 <bindtextdomain@plt>:
     e88:	add	ip, pc, #0, 12
     e8c:	add	ip, ip, #73728	; 0x12000
     e90:	ldr	pc, [ip, #168]!	; 0xa8

00000e94 <pk_control_new@plt>:
     e94:	add	ip, pc, #0, 12
     e98:	add	ip, ip, #73728	; 0x12000
     e9c:	ldr	pc, [ip, #160]!	; 0xa0

00000ea0 <g_main_loop_new@plt>:
     ea0:	add	ip, pc, #0, 12
     ea4:	add	ip, ip, #73728	; 0x12000
     ea8:	ldr	pc, [ip, #152]!	; 0x98

00000eac <pk_error_enum_to_string@plt>:
     eac:	add	ip, pc, #0, 12
     eb0:	add	ip, ip, #73728	; 0x12000
     eb4:	ldr	pc, [ip, #144]!	; 0x90

00000eb8 <pk_error_get_code@plt>:
     eb8:	add	ip, pc, #0, 12
     ebc:	add	ip, ip, #73728	; 0x12000
     ec0:	ldr	pc, [ip, #136]!	; 0x88

00000ec4 <pk_client_new@plt>:
     ec4:	add	ip, pc, #0, 12
     ec8:	add	ip, ip, #73728	; 0x12000
     ecc:	ldr	pc, [ip, #128]!	; 0x80

00000ed0 <bind_textdomain_codeset@plt>:
     ed0:	add	ip, pc, #0, 12
     ed4:	add	ip, ip, #73728	; 0x12000
     ed8:	ldr	pc, [ip, #120]!	; 0x78

00000edc <dcgettext@plt>:
     edc:	add	ip, pc, #0, 12
     ee0:	add	ip, ip, #73728	; 0x12000
     ee4:	ldr	pc, [ip, #112]!	; 0x70

00000ee8 <pk_network_enum_to_string@plt>:
     ee8:	add	ip, pc, #0, 12
     eec:	add	ip, ip, #73728	; 0x12000
     ef0:	ldr	pc, [ip, #104]!	; 0x68

00000ef4 <g_option_context_set_summary@plt>:
     ef4:	add	ip, pc, #0, 12
     ef8:	add	ip, ip, #73728	; 0x12000
     efc:	ldr	pc, [ip, #96]!	; 0x60

00000f00 <pk_debug_get_option_group@plt>:
     f00:	add	ip, pc, #0, 12
     f04:	add	ip, ip, #73728	; 0x12000
     f08:	ldr	pc, [ip, #88]!	; 0x58

00000f0c <g_option_context_parse@plt>:
     f0c:	add	ip, pc, #0, 12
     f10:	add	ip, ip, #73728	; 0x12000
     f14:	ldr	pc, [ip, #80]!	; 0x50

00000f18 <g_object_get@plt>:
     f18:	add	ip, pc, #0, 12
     f1c:	add	ip, ip, #73728	; 0x12000
     f20:	ldr	pc, [ip, #72]!	; 0x48

00000f24 <setlocale@plt>:
     f24:	add	ip, pc, #0, 12
     f28:	add	ip, ip, #73728	; 0x12000
     f2c:	ldr	pc, [ip, #64]!	; 0x40

00000f30 <pk_item_progress_get_package_id@plt>:
     f30:	add	ip, pc, #0, 12
     f34:	add	ip, ip, #73728	; 0x12000
     f38:	ldr	pc, [ip, #56]!	; 0x38

00000f3c <g_option_context_add_group@plt>:
     f3c:	add	ip, pc, #0, 12
     f40:	add	ip, ip, #73728	; 0x12000
     f44:	ldr	pc, [ip, #48]!	; 0x30

00000f48 <pk_control_get_properties_async@plt>:
     f48:	add	ip, pc, #0, 12
     f4c:	add	ip, ip, #73728	; 0x12000
     f50:	ldr	pc, [ip, #40]!	; 0x28

00000f54 <pk_error_get_details@plt>:
     f54:	add	ip, pc, #0, 12
     f58:	add	ip, ip, #73728	; 0x12000
     f5c:	ldr	pc, [ip, #32]!

00000f60 <g_signal_connect_data@plt>:
     f60:	add	ip, pc, #0, 12
     f64:	add	ip, ip, #73728	; 0x12000
     f68:	ldr	pc, [ip, #24]!

00000f6c <__stack_chk_fail@plt>:
     f6c:	add	ip, pc, #0, 12
     f70:	add	ip, ip, #73728	; 0x12000
     f74:	ldr	pc, [ip, #16]!

00000f78 <pk_item_progress_get_status@plt>:
     f78:	add	ip, pc, #0, 12
     f7c:	add	ip, ip, #73728	; 0x12000
     f80:	ldr	pc, [ip, #8]!

00000f84 <pk_transaction_list_new@plt>:
     f84:	add	ip, pc, #0, 12
     f88:	add	ip, ip, #73728	; 0x12000
     f8c:	ldr	pc, [ip, #0]!

00000f90 <pk_exit_enum_to_string@plt>:
     f90:	add	ip, pc, #0, 12
     f94:	add	ip, ip, #69632	; 0x11000
     f98:	ldr	pc, [ip, #4088]!	; 0xff8

00000f9c <pk_control_get_daemon_state_async@plt>:
     f9c:			; <UNDEFINED> instruction: 0xe7fd4778
     fa0:	add	ip, pc, #0, 12
     fa4:	add	ip, ip, #69632	; 0x11000
     fa8:	ldr	pc, [ip, #4076]!	; 0xfec

00000fac <pk_control_get_daemon_state_finish@plt>:
     fac:	add	ip, pc, #0, 12
     fb0:	add	ip, ip, #69632	; 0x11000
     fb4:	ldr	pc, [ip, #4068]!	; 0xfe4

00000fb8 <pk_results_get_exit_code@plt>:
     fb8:	add	ip, pc, #0, 12
     fbc:	add	ip, ip, #69632	; 0x11000
     fc0:	ldr	pc, [ip, #4060]!	; 0xfdc

00000fc4 <pk_client_generic_finish@plt>:
     fc4:	add	ip, pc, #0, 12
     fc8:	add	ip, ip, #69632	; 0x11000
     fcc:	ldr	pc, [ip, #4052]!	; 0xfd4

00000fd0 <textdomain@plt>:
     fd0:	add	ip, pc, #0, 12
     fd4:	add	ip, ip, #69632	; 0x11000
     fd8:	ldr	pc, [ip, #4044]!	; 0xfcc

00000fdc <pk_role_enum_to_string@plt>:
     fdc:	add	ip, pc, #0, 12
     fe0:	add	ip, ip, #69632	; 0x11000
     fe4:	ldr	pc, [ip, #4036]!	; 0xfc4

00000fe8 <g_option_context_new@plt>:
     fe8:	add	ip, pc, #0, 12
     fec:	add	ip, ip, #69632	; 0x11000
     ff0:	ldr	pc, [ip, #4028]!	; 0xfbc

00000ff4 <g_error_free@plt>:
     ff4:	add	ip, pc, #0, 12
     ff8:	add	ip, ip, #69632	; 0x11000
     ffc:	ldr	pc, [ip, #4020]!	; 0xfb4

00001000 <g_strfreev@plt>:
    1000:			; <UNDEFINED> instruction: 0xe7fd4778
    1004:	add	ip, pc, #0, 12
    1008:	add	ip, ip, #69632	; 0x11000
    100c:	ldr	pc, [ip, #4008]!	; 0xfa8

00001010 <g_ptr_array_unref@plt>:
    1010:	add	ip, pc, #0, 12
    1014:	add	ip, ip, #69632	; 0x11000
    1018:	ldr	pc, [ip, #4000]!	; 0xfa0

0000101c <pk_media_type_enum_to_string@plt>:
    101c:	add	ip, pc, #0, 12
    1020:	add	ip, ip, #69632	; 0x11000
    1024:	ldr	pc, [ip, #3992]!	; 0xf98

00001028 <g_main_loop_run@plt>:
    1028:	add	ip, pc, #0, 12
    102c:	add	ip, ip, #69632	; 0x11000
    1030:	ldr	pc, [ip, #3984]!	; 0xf90

00001034 <pk_control_get_properties_finish@plt>:
    1034:	add	ip, pc, #0, 12
    1038:	add	ip, ip, #69632	; 0x11000
    103c:	ldr	pc, [ip, #3976]!	; 0xf88

00001040 <g_log@plt>:
    1040:	add	ip, pc, #0, 12
    1044:	add	ip, ip, #69632	; 0x11000
    1048:	ldr	pc, [ip, #3968]!	; 0xf80

0000104c <pk_status_enum_to_string@plt>:
    104c:	add	ip, pc, #0, 12
    1050:	add	ip, ip, #69632	; 0x11000
    1054:	ldr	pc, [ip, #3960]!	; 0xf78

00001058 <pk_client_adopt_async@plt>:
    1058:	add	ip, pc, #0, 12
    105c:	add	ip, ip, #69632	; 0x11000
    1060:	ldr	pc, [ip, #3952]!	; 0xf70

00001064 <__cxa_finalize@plt>:
    1064:	add	ip, pc, #0, 12
    1068:	add	ip, ip, #69632	; 0x11000
    106c:	ldr	pc, [ip, #3944]!	; 0xf68

00001070 <pk_results_get_media_change_required_array@plt>:
    1070:	add	ip, pc, #0, 12
    1074:	add	ip, ip, #69632	; 0x11000
    1078:	ldr	pc, [ip, #3936]!	; 0xf60

0000107c <pk_item_progress_get_percentage@plt>:
    107c:	add	ip, pc, #0, 12
    1080:	add	ip, ip, #69632	; 0x11000
    1084:	ldr	pc, [ip, #3928]!	; 0xf58

Disassembly of section .text:

00001088 <.text>:
    1088:	ldrbmi	lr, [r0, sp, lsr #18]!
    108c:	stcmi	0, cr11, [r5], {148}	; 0x94
    1090:	blmi	fe14a898 <pk_item_progress_get_percentage@plt+0xfe14981c>
    1094:	ldrbtmi	r2, [ip], #-564	; 0xfffffdcc
    1098:	andne	lr, r2, sp, asr #19
    109c:	stmdage	r6, {r0, r4, r5, r9, sl, lr}
    10a0:	stcmi	8, cr5, [r2, #908]	; 0x38c
    10a4:	tstls	r3, #1769472	; 0x1b0000
    10a8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    10ac:			; <UNDEFINED> instruction: 0xf7ff9604
    10b0:	ldmdbmi	pc!, {r1, r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    10b4:	andcs	r4, r5, #130048	; 0x1fc00
    10b8:			; <UNDEFINED> instruction: 0x46304479
    10bc:	movwls	r4, #21627	; 0x547b
    10c0:	movwls	sl, #39684	; 0x9b04
    10c4:	svc	0x000af7ff
    10c8:	ldrbtmi	r4, [sp], #-2427	; 0xfffff685
    10cc:			; <UNDEFINED> instruction: 0x46034479
    10d0:	movwls	r2, #40966	; 0xa006
    10d4:	svc	0x0026f7ff
    10d8:			; <UNDEFINED> instruction: 0x46284978
    10dc:			; <UNDEFINED> instruction: 0xf7ff4479
    10e0:	ldmdbmi	r7!, {r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}^
    10e4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    10e8:	mrc	7, 7, APSR_nzcv, cr2, cr15, {7}
    10ec:			; <UNDEFINED> instruction: 0xf7ff4628
    10f0:	shsub16mi	lr, r0, r0
    10f4:	svc	0x0078f7ff
    10f8:	andcs	r4, r5, #1867776	; 0x1c8000
    10fc:			; <UNDEFINED> instruction: 0x46044479
    1100:			; <UNDEFINED> instruction: 0xf7ff4630
    1104:	strmi	lr, [r1], -ip, ror #29
    1108:			; <UNDEFINED> instruction: 0xf7ff4620
    110c:			; <UNDEFINED> instruction: 0x4632eef4
    1110:	strtmi	sl, [r0], -r5, lsl #18
    1114:	mrc	7, 5, APSR_nzcv, cr2, cr15, {7}
    1118:	mrc	7, 7, APSR_nzcv, cr2, cr15, {7}
    111c:	strtmi	r4, [r0], -r1, lsl #12
    1120:	svc	0x000cf7ff
    1124:	stmdbge	r3, {r1, r9, fp, sp, pc}
    1128:			; <UNDEFINED> instruction: 0x46204633
    112c:	mcr	7, 7, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    1130:			; <UNDEFINED> instruction: 0xf7ff4620
    1134:	stcls	14, cr14, [r4], {122}	; 0x7a
    1138:			; <UNDEFINED> instruction: 0xf0402c00
    113c:	strtmi	r8, [r1], -r6, lsr #1
    1140:			; <UNDEFINED> instruction: 0xf7ff4620
    1144:	strmi	lr, [r0], lr, lsr #29
    1148:	mcr	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    114c:			; <UNDEFINED> instruction: 0x46234a5e
    1150:	ldrbtmi	r4, [sl], #-2398	; 0xfffff6a2
    1154:	strmi	lr, [r0], #-2509	; 0xfffff633
    1158:			; <UNDEFINED> instruction: 0x46064479
    115c:	svc	0x0000f7ff
    1160:			; <UNDEFINED> instruction: 0x46234a5b
    1164:			; <UNDEFINED> instruction: 0x4630495b
    1168:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    116c:	ldrbtmi	r4, [r9], #-1024	; 0xfffffc00
    1170:	mrc	7, 7, APSR_nzcv, cr6, cr15, {7}
    1174:	ldmdbmi	r9, {r3, r4, r6, r9, fp, lr}^
    1178:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
    117c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    1180:	strmi	lr, [r0], #-2509	; 0xfffff633
    1184:	mcr	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    1188:	ldmdbmi	r6, {r0, r2, r4, r6, r9, fp, lr}^
    118c:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
    1190:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    1194:	strmi	lr, [r0], #-2509	; 0xfffff633
    1198:	mcr	7, 7, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    119c:	ldmdbmi	r3, {r1, r4, r6, r9, fp, lr}^
    11a0:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
    11a4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    11a8:	strmi	lr, [r0], #-2509	; 0xfffff633
    11ac:	mrc	7, 6, APSR_nzcv, cr8, cr15, {7}
    11b0:	ldmdbmi	r0, {r0, r1, r2, r3, r6, r9, fp, lr}^
    11b4:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
    11b8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    11bc:	strmi	lr, [r0], #-2509	; 0xfffff633
    11c0:	mcr	7, 6, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    11c4:	strtmi	r4, [r3], -ip, asr #20
    11c8:	ldrbtmi	r4, [sl], #-1569	; 0xfffff9df
    11cc:			; <UNDEFINED> instruction: 0xf7ff4630
    11d0:			; <UNDEFINED> instruction: 0xf7ffeebc
    11d4:	bmi	127cd3c <pk_item_progress_get_percentage@plt+0x127bcc0>
    11d8:	strtmi	r4, [r3], -r9, asr #18
    11dc:	strls	r4, [r1], #-1146	; 0xfffffb86
    11e0:	strls	r4, [r0], #-1145	; 0xfffffb87
    11e4:			; <UNDEFINED> instruction: 0xf7ff4607
    11e8:	bmi	11bcce0 <pk_item_progress_get_percentage@plt+0x11bbc64>
    11ec:	stmdbmi	r6, {r0, r1, r5, r9, sl, lr}^
    11f0:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
    11f4:	strmi	lr, [r0], #-2509	; 0xfffff633
    11f8:			; <UNDEFINED> instruction: 0xf7ff4479
    11fc:			; <UNDEFINED> instruction: 0xf7ffeeb2
    1200:	blmi	10bcb90 <pk_item_progress_get_percentage@plt+0x10bbb14>
    1204:			; <UNDEFINED> instruction: 0x4602447b
    1208:	andsvs	r4, sl, r8, lsr r6
    120c:	mcr	7, 1, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    1210:	strmi	r6, [r1], r3, lsl #16
    1214:			; <UNDEFINED> instruction: 0xf8dfb163
    1218:			; <UNDEFINED> instruction: 0x4604a0f8
    121c:			; <UNDEFINED> instruction: 0x465244fa
    1220:			; <UNDEFINED> instruction: 0x46282110
    1224:	svc	0x000cf7ff
    1228:	svccc	0x0004f854
    122c:	mvnsle	r2, r0, lsl #22
    1230:			; <UNDEFINED> instruction: 0xf7ff4648
    1234:	ldrtmi	lr, [r8], -r8, ror #29
    1238:			; <UNDEFINED> instruction: 0xf90af000
    123c:	mrc	7, 0, APSR_nzcv, cr8, cr15, {7}
    1240:			; <UNDEFINED> instruction: 0x4640b9d8
    1244:	mrc	7, 7, APSR_nzcv, cr0, cr15, {7}
    1248:	ldrbtmi	r4, [fp], #-2866	; 0xfffff4ce
    124c:			; <UNDEFINED> instruction: 0xf7ff6818
    1250:			; <UNDEFINED> instruction: 0xb117edf8
    1254:			; <UNDEFINED> instruction: 0xf7ff4638
    1258:			; <UNDEFINED> instruction: 0xb116edf4
    125c:			; <UNDEFINED> instruction: 0xf7ff4630
    1260:	bmi	b7ca28 <pk_item_progress_get_percentage@plt+0xb7b9ac>
    1264:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
    1268:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    126c:	subsmi	r9, sl, r3, lsl fp
    1270:	andcs	sp, r0, r5, lsl r1
    1274:	pop	{r2, r4, ip, sp, pc}
    1278:	bmi	a23240 <pk_item_progress_get_percentage@plt+0xa221c4>
    127c:	ldrmi	r2, [r9], -r0, lsl #6
    1280:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    1284:	mcr	7, 4, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    1288:	stmdami	r5!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    128c:			; <UNDEFINED> instruction: 0xf7ff4478
    1290:	blmi	93c9b0 <pk_item_progress_get_percentage@plt+0x93b934>
    1294:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    1298:	ldcl	7, cr15, [r2, #1020]	; 0x3fc
    129c:			; <UNDEFINED> instruction: 0xf7ffe7e1
    12a0:	svclt	0x0000ee66
    12a4:	andeq	r1, r1, sl, asr lr
    12a8:	andeq	r0, r0, r0, lsl #2
    12ac:	strdeq	r0, [r0], -r6
    12b0:	andeq	r0, r0, r4, ror #26
    12b4:	andeq	r0, r0, r8, asr sp
    12b8:	ldrdeq	r0, [r0], -ip
    12bc:	andeq	r0, r0, r4, ror #26
    12c0:	andeq	r0, r0, lr, ror #26
    12c4:	andeq	r0, r0, r0, ror #26
    12c8:	andeq	r0, r0, pc, ror #5
    12cc:	andeq	r0, r0, r0, lsr #26
    12d0:	andeq	r0, r0, sp, asr #5
    12d4:	andeq	r0, r0, lr, lsl sp
    12d8:	andeq	r0, r0, fp, ror r9
    12dc:	andeq	r0, r0, lr, lsl sp
    12e0:	strdeq	r0, [r0], -r3
    12e4:	andeq	r0, r0, r6, lsr #26
    12e8:	andeq	r0, r0, fp, ror r3
    12ec:	andeq	r0, r0, r2, lsr #26
    12f0:	andeq	r0, r0, r7, asr #16
    12f4:	andeq	r0, r0, r2, lsr #26
    12f8:			; <UNDEFINED> instruction: 0x000007bf
    12fc:	andeq	r0, r0, sp, ror #5
    1300:	andeq	r0, r0, r4, lsl sp
    1304:			; <UNDEFINED> instruction: 0x000002b3
    1308:	andeq	r0, r0, r4, lsl #26
    130c:	andeq	r1, r1, r4, lsl #28
    1310:	andeq	r0, r0, r8, ror #25
    1314:			; <UNDEFINED> instruction: 0x00011dbe
    1318:	andeq	r1, r1, sl, lsl #25
    131c:	andeq	r0, r0, r3, ror #15
    1320:	andeq	r0, r0, r4, ror #23
    1324:	andeq	r1, r1, r4, ror sp
    1328:	bleq	3d46c <pk_item_progress_get_percentage@plt+0x3c3f0>
    132c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1330:	strbtmi	fp, [sl], -r2, lsl #24
    1334:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1338:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    133c:	ldrmi	sl, [sl], #776	; 0x308
    1340:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1344:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1348:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    134c:			; <UNDEFINED> instruction: 0xf85a4b06
    1350:	stmdami	r6, {r0, r1, ip, sp}
    1354:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1358:	ldcl	7, cr15, [r8, #-1020]	; 0xfffffc04
    135c:	stcl	7, cr15, [sl, #-1020]	; 0xfffffc04
    1360:	muleq	r1, r4, fp
    1364:	andeq	r0, r0, ip, ror #1
    1368:	strdeq	r0, [r0], -ip
    136c:	andeq	r0, r0, r8, lsl #2
    1370:	ldr	r3, [pc, #20]	; 138c <pk_item_progress_get_percentage@plt+0x310>
    1374:	ldr	r2, [pc, #20]	; 1390 <pk_item_progress_get_percentage@plt+0x314>
    1378:	add	r3, pc, r3
    137c:	ldr	r2, [r3, r2]
    1380:	cmp	r2, #0
    1384:	bxeq	lr
    1388:	b	e34 <__gmon_start__@plt>
    138c:	andeq	r1, r1, r4, ror fp
    1390:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1394:	blmi	1d33b4 <pk_item_progress_get_percentage@plt+0x1d2338>
    1398:	bmi	1d2580 <pk_item_progress_get_percentage@plt+0x1d1504>
    139c:	addmi	r4, r3, #2063597568	; 0x7b000000
    13a0:	andle	r4, r3, sl, ror r4
    13a4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    13a8:	ldrmi	fp, [r8, -r3, lsl #2]
    13ac:	svclt	0x00004770
    13b0:	andeq	r1, r1, ip, ror #24
    13b4:	andeq	r1, r1, r8, ror #24
    13b8:	andeq	r1, r1, r0, asr fp
    13bc:	strdeq	r0, [r0], -r4
    13c0:	stmdbmi	r9, {r3, fp, lr}
    13c4:	bmi	2525ac <pk_item_progress_get_percentage@plt+0x251530>
    13c8:	bne	2525b4 <pk_item_progress_get_percentage@plt+0x251538>
    13cc:	svceq	0x00cb447a
    13d0:			; <UNDEFINED> instruction: 0x01a1eb03
    13d4:	andle	r1, r3, r9, asr #32
    13d8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    13dc:	ldrmi	fp, [r8, -r3, lsl #2]
    13e0:	svclt	0x00004770
    13e4:	andeq	r1, r1, r0, asr #24
    13e8:	andeq	r1, r1, ip, lsr ip
    13ec:	andeq	r1, r1, r4, lsr #22
    13f0:	strdeq	r0, [r0], -r8
    13f4:	blmi	2ae81c <pk_item_progress_get_percentage@plt+0x2ad7a0>
    13f8:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    13fc:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1400:	blmi	26f9b4 <pk_item_progress_get_percentage@plt+0x26e938>
    1404:	ldrdlt	r5, [r3, -r3]!
    1408:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    140c:			; <UNDEFINED> instruction: 0xf7ff6818
    1410:			; <UNDEFINED> instruction: 0xf7ffee2a
    1414:	blmi	1c1318 <pk_item_progress_get_percentage@plt+0x1c029c>
    1418:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    141c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1420:	andeq	r1, r1, sl, lsl #24
    1424:	strdeq	r1, [r1], -r4
    1428:	andeq	r0, r0, r4, lsl #2
    142c:	strdeq	r1, [r1], -r6
    1430:	andeq	r1, r1, sl, ror #23
    1434:	svclt	0x0000e7c4
    1438:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    143c:	stcllt	7, cr15, [ip], #1020	; 0x3fc
    1440:	andeq	r0, r0, lr, lsr #14
    1444:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    1448:	stcllt	7, cr15, [r6], #1020	; 0x3fc
    144c:	andeq	r0, r0, r6, lsr r7
    1450:			; <UNDEFINED> instruction: 0xf7ffb5f8
    1454:	strmi	lr, [r7], -r2, lsl #26
    1458:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    145c:	ldcl	7, cr15, [lr], {255}	; 0xff
    1460:	orrlt	r6, sl, sl, lsr r8
    1464:	ldrtmi	r4, [sp], -lr, lsl #28
    1468:	ldrbtmi	r2, [lr], #-1024	; 0xfffffc00
    146c:	ldrtmi	r3, [r0], -r1, lsl #8
    1470:			; <UNDEFINED> instruction: 0xf7ff4621
    1474:			; <UNDEFINED> instruction: 0xf855ecd4
    1478:	bcs	d090 <pk_item_progress_get_percentage@plt+0xc014>
    147c:			; <UNDEFINED> instruction: 0x4638d1f6
    1480:	ldrhtmi	lr, [r8], #141	; 0x8d
    1484:	ldclt	7, cr15, [ip, #1020]!	; 0x3fc
    1488:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    148c:	stcl	7, cr15, [r6], {255}	; 0xff
    1490:	pop	{r3, r4, r5, r9, sl, lr}
    1494:			; <UNDEFINED> instruction: 0xf7ff40f8
    1498:	svclt	0x0000bdb3
    149c:	andeq	r0, r0, r6, lsr r7
    14a0:	andeq	r0, r0, r2, asr #14
    14a4:	andeq	r0, r0, r6, lsl r7
    14a8:			; <UNDEFINED> instruction: 0x4604b510
    14ac:	strmi	r4, [fp], -r5, lsl #20
    14b0:	orrcs	r4, r0, r5, lsl #16
    14b4:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    14b8:	stcl	7, cr15, [r2, #1020]	; 0x3fc
    14bc:	pop	{r5, r9, sl, lr}
    14c0:	bfi	r4, r0, #0, #6
    14c4:	andeq	r0, r0, r0, lsl #14
    14c8:	andeq	r0, r0, sl, lsl #14
    14cc:			; <UNDEFINED> instruction: 0x4614b570
    14d0:	bmi	392cf0 <pk_item_progress_get_percentage@plt+0x391c74>
    14d4:	addlt	r4, r4, lr, lsl #16
    14d8:	strmi	r4, [fp], -sp, lsl #12
    14dc:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    14e0:			; <UNDEFINED> instruction: 0xf7ff2180
    14e4:	stmdami	fp, {r1, r2, r3, r5, r7, r8, sl, fp, sp, lr, pc}
    14e8:	strtmi	r4, [r9], -fp, lsl #22
    14ec:	strls	r4, [r2], #-1144	; 0xfffffb88
    14f0:	andcs	r4, r0, #2063597568	; 0x7b000000
    14f4:	stmib	sp, {fp, sp, lr}^
    14f8:	blmi	212100 <pk_item_progress_get_percentage@plt+0x211084>
    14fc:			; <UNDEFINED> instruction: 0xf7ff447b
    1500:	ldrtmi	lr, [r0], -ip, lsr #27
    1504:	pop	{r2, ip, sp, pc}
    1508:			; <UNDEFINED> instruction: 0xe7a14070
    150c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1510:	andeq	r0, r0, r2, ror #13
    1514:	andeq	r1, r1, ip, lsl fp
    1518:	andeq	r0, r0, r9, lsl #3
    151c:	andeq	r0, r0, r9, lsr #5
    1520:	addlt	fp, r3, r0, lsl #10
    1524:	ldrd	pc, [r8], #-143	; 0xffffff71
    1528:			; <UNDEFINED> instruction: 0xf8df2300
    152c:	strbtmi	ip, [sl], -r8, asr #32
    1530:	ldmdbmi	r1, {r1, r2, r3, r4, r5, r6, r7, sl, lr}
    1534:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    1538:			; <UNDEFINED> instruction: 0xf8dc4479
    153c:			; <UNDEFINED> instruction: 0xf8cdc000
    1540:			; <UNDEFINED> instruction: 0xf04fc004
    1544:			; <UNDEFINED> instruction: 0xf7ff0c00
    1548:	stmdami	ip, {r3, r5, r6, r7, sl, fp, sp, lr, pc}
    154c:	ldrbtmi	r9, [r8], #-2304	; 0xfffff700
    1550:	stcl	7, cr15, [r4], #-1020	; 0xfffffc04
    1554:	blmi	1d3d84 <pk_item_progress_get_percentage@plt+0x1d2d08>
    1558:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    155c:	blls	5b5cc <pk_item_progress_get_percentage@plt+0x5a550>
    1560:	qaddle	r4, sl, r2
    1564:			; <UNDEFINED> instruction: 0xf85db003
    1568:			; <UNDEFINED> instruction: 0xf7fffb04
    156c:	svclt	0x0000ed00
    1570:	andeq	r1, r1, r0, asr #19
    1574:	andeq	r0, r0, r0, lsl #2
    1578:	muleq	r0, r8, r9
    157c:	andeq	r0, r0, sl, lsl #13
    1580:	muleq	r1, r8, r9
    1584:	addlt	fp, r3, r0, lsl #10
    1588:	ldrd	pc, [r8], #-143	; 0xffffff71
    158c:			; <UNDEFINED> instruction: 0xf8df2300
    1590:	strbtmi	ip, [sl], -r8, asr #32
    1594:	ldmdbmi	r1, {r1, r2, r3, r4, r5, r6, r7, sl, lr}
    1598:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    159c:			; <UNDEFINED> instruction: 0xf8dc4479
    15a0:			; <UNDEFINED> instruction: 0xf8cdc000
    15a4:			; <UNDEFINED> instruction: 0xf04fc004
    15a8:			; <UNDEFINED> instruction: 0xf7ff0c00
    15ac:	stmdami	ip, {r1, r2, r4, r5, r7, sl, fp, sp, lr, pc}
    15b0:	ldrbtmi	r9, [r8], #-2304	; 0xfffff700
    15b4:	ldc	7, cr15, [r2], #-1020	; 0xfffffc04
    15b8:	blmi	1d3de8 <pk_item_progress_get_percentage@plt+0x1d2d6c>
    15bc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    15c0:	blls	5b630 <pk_item_progress_get_percentage@plt+0x5a5b4>
    15c4:	qaddle	r4, sl, r2
    15c8:			; <UNDEFINED> instruction: 0xf85db003
    15cc:			; <UNDEFINED> instruction: 0xf7fffb04
    15d0:	svclt	0x0000ecce
    15d4:	andeq	r1, r1, ip, asr r9
    15d8:	andeq	r0, r0, r0, lsl #2
    15dc:	andeq	r0, r0, r4, lsr #18
    15e0:	andeq	r0, r0, lr, lsr r6
    15e4:	andeq	r1, r1, r4, lsr r9
    15e8:	addlt	fp, r9, r0, lsr r5
    15ec:			; <UNDEFINED> instruction: 0x460c4b1c
    15f0:	strcs	r4, [r0, #-2332]	; 0xfffff6e4
    15f4:	movwls	r4, #5243	; 0x147b
    15f8:	movwls	sl, #11014	; 0x2b06
    15fc:	movwls	sl, #2821	; 0xb05
    1600:	ldrbtmi	r4, [r9], #-2841	; 0xfffff4e7
    1604:	bge	126a18 <pk_item_progress_get_percentage@plt+0x12599c>
    1608:	ldmdbmi	r8, {r0, r1, r3, r6, r7, fp, ip, lr}
    160c:	movwls	r6, #30747	; 0x781b
    1610:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1614:	ldrbtmi	r4, [r9], #-2838	; 0xfffff4ea
    1618:	strpl	lr, [r5, #-2509]	; 0xfffff633
    161c:			; <UNDEFINED> instruction: 0xf7ff447b
    1620:	stmdals	r4, {r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
    1624:	ldcl	7, cr15, [sl], #1020	; 0x3fc
    1628:	blls	168a48 <pk_item_progress_get_percentage@plt+0x1679cc>
    162c:	strls	r4, [r0, #-1569]	; 0xfffff9df
    1630:	ldmdami	r0, {r1, r9, sl, lr}
    1634:			; <UNDEFINED> instruction: 0xf7ff4478
    1638:	stmdals	r6, {r1, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    163c:	bl	ff53f640 <pk_item_progress_get_percentage@plt+0xff53e5c4>
    1640:			; <UNDEFINED> instruction: 0xf7ff9805
    1644:	bmi	33c594 <pk_item_progress_get_percentage@plt+0x33b518>
    1648:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    164c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1650:	subsmi	r9, sl, r7, lsl #22
    1654:	andlt	sp, r9, r1, lsl #2
    1658:			; <UNDEFINED> instruction: 0xf7ffbd30
    165c:	svclt	0x0000ec88
    1660:	andeq	r0, r0, r8, lsr #12
    1664:	andeq	r1, r1, lr, ror #17
    1668:	andeq	r0, r0, r0, lsl #2
    166c:	strdeq	r0, [r0], -sl
    1670:	andeq	r0, r0, r8, ror #11
    1674:	strdeq	r0, [r0], -r4
    1678:	andeq	r1, r1, r6, lsr #17
    167c:	addlt	fp, r6, r0, ror r5
    1680:	bge	94780 <pk_item_progress_get_percentage@plt+0x93704>
    1684:	strcs	r4, [r0, #-2110]	; 0xfffff7c2
    1688:	blmi	f92880 <pk_item_progress_get_percentage@plt+0xf91804>
    168c:	ldrbtmi	r5, [fp], #-2080	; 0xfffff7e0
    1690:	andls	r6, r5, r0, lsl #16
    1694:	andeq	pc, r0, pc, asr #32
    1698:	strls	r6, [r2, #-2072]	; 0xfffff7e8
    169c:	strpl	lr, [r3, #-2509]	; 0xfffff633
    16a0:	ldc	7, cr15, [r0], {255}	; 0xff
    16a4:	subsle	r2, r9, r0, lsl #16
    16a8:			; <UNDEFINED> instruction: 0x462b4937
    16ac:	strmi	sl, [r4], -r4, lsl #20
    16b0:			; <UNDEFINED> instruction: 0xf7ff4479
    16b4:	ldmdbmi	r5!, {r1, r4, r5, sl, fp, sp, lr, pc}
    16b8:	bge	d2f6c <pk_item_progress_get_percentage@plt+0xd1ef0>
    16bc:	stmdals	r4, {r0, r3, r4, r5, r6, sl, lr}
    16c0:	stc	7, cr15, [sl], #-1020	; 0xfffffc04
    16c4:			; <UNDEFINED> instruction: 0xf7ff4620
    16c8:	stmdbls	r3, {r3, r4, r5, r6, sl, fp, sp, lr, pc}
    16cc:			; <UNDEFINED> instruction: 0xf7ff9100
    16d0:	stmdbls	r0, {r5, r6, sl, fp, sp, lr, pc}
    16d4:	stmdami	lr!, {r1, r9, sl, lr}
    16d8:			; <UNDEFINED> instruction: 0xf7ff4478
    16dc:	strtmi	lr, [r0], -r0, lsr #23
    16e0:	stcl	7, cr15, [r6], {255}	; 0xff
    16e4:	bls	d3b98 <pk_item_progress_get_percentage@plt+0xd2b1c>
    16e8:			; <UNDEFINED> instruction: 0x46064479
    16ec:	bl	feebf6f0 <pk_item_progress_get_percentage@plt+0xfeebe674>
    16f0:			; <UNDEFINED> instruction: 0xf7ff4620
    16f4:			; <UNDEFINED> instruction: 0x4605eb74
    16f8:	stmdbls	r3, {r7, r8, ip, sp, pc}
    16fc:			; <UNDEFINED> instruction: 0xf7ff9101
    1700:			; <UNDEFINED> instruction: 0xf7ffebdc
    1704:	ldrdls	lr, [r0], -r4
    1708:			; <UNDEFINED> instruction: 0xf7ff4628
    170c:	ldmib	sp, {r2, r5, sl, fp, sp, lr, pc}^
    1710:	strmi	r2, [r3], -r0, lsl #2
    1714:	ldrbtmi	r4, [r8], #-2080	; 0xfffff7e0
    1718:	bl	fe03f71c <pk_item_progress_get_percentage@plt+0xfe03e6a0>
    171c:			; <UNDEFINED> instruction: 0x4630b116
    1720:	ldcl	7, cr15, [r6], #-1020	; 0xfffffc04
    1724:			; <UNDEFINED> instruction: 0xf7ff4620
    1728:	stmdals	r4, {r2, r3, r7, r8, r9, fp, sp, lr, pc}
    172c:			; <UNDEFINED> instruction: 0xf7ffb108
    1730:	tstlt	r5, r8, lsl #23
    1734:			; <UNDEFINED> instruction: 0xf7ff4628
    1738:	stmdals	r3, {r2, r7, r8, r9, fp, sp, lr, pc}
    173c:	bl	153f740 <pk_item_progress_get_percentage@plt+0x153e6c4>
    1740:	tstlt	r8, r2, lsl #16
    1744:	mrrc	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
    1748:	blmi	353fa0 <pk_item_progress_get_percentage@plt+0x352f24>
    174c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1750:	blls	15b7c0 <pk_item_progress_get_percentage@plt+0x15a744>
    1754:	qaddle	r4, sl, lr
    1758:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    175c:	tstcs	r0, r2, lsl #22
    1760:	ldmdami	r0, {r0, r1, r2, r3, r9, fp, lr}
    1764:	ldrbtmi	r6, [sl], #-2203	; 0xfffff765
    1768:			; <UNDEFINED> instruction: 0xf7ff4478
    176c:	stmdals	r4, {r1, r3, r5, r6, sl, fp, sp, lr, pc}
    1770:	mvnle	r2, r0, lsl #16
    1774:			; <UNDEFINED> instruction: 0xf7ffe7e1
    1778:	svclt	0x0000ebfa
    177c:	andeq	r1, r1, r8, ror #16
    1780:	andeq	r0, r0, r0, lsl #2
    1784:	andeq	r1, r1, sl, ror r9
    1788:			; <UNDEFINED> instruction: 0x000005b4
    178c:			; <UNDEFINED> instruction: 0x000005b4
    1790:	andeq	r0, r0, r8, lsr #11
    1794:			; <UNDEFINED> instruction: 0xfffffefd
    1798:	andeq	r0, r0, lr, ror r5
    179c:	andeq	r1, r1, r4, lsr #15
    17a0:	andeq	r0, r0, sl, ror #9
    17a4:	andeq	r0, r0, r8, asr r4
    17a8:			; <UNDEFINED> instruction: 0xc190f8df
    17ac:			; <UNDEFINED> instruction: 0x460db5f0
    17b0:	ldrbtmi	r4, [ip], #2403	; 0x963
    17b4:	blmi	18eda30 <pk_item_progress_get_percentage@plt+0x18ec9b4>
    17b8:			; <UNDEFINED> instruction: 0xf85c4e63
    17bc:	ldrbtmi	r1, [fp], #-1
    17c0:	ldrbtmi	r4, [lr], #-3170	; 0xfffff39e
    17c4:	tstls	fp, r9, lsl #16
    17c8:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    17cc:	blmi	18263d8 <pk_item_progress_get_percentage@plt+0x182535c>
    17d0:	bmi	182bc28 <pk_item_progress_get_percentage@plt+0x182abac>
    17d4:	ldrbtmi	r4, [fp], #-1148	; 0xfffffb84
    17d8:	movwls	r9, #45316	; 0xb104
    17dc:	blmi	17abc30 <pk_item_progress_get_percentage@plt+0x17aabb4>
    17e0:	tstls	r2, sl, ror r4
    17e4:	tstls	r0, r1, lsl r9
    17e8:	tstls	ip, r8, lsl r9
    17ec:	ldmdbmi	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    17f0:			; <UNDEFINED> instruction: 0x96074f5b
    17f4:	strls	r4, [r5], #-1145	; 0xfffffb87
    17f8:	andls	sl, r3, #336	; 0x150
    17fc:	andls	sl, r8, #102400	; 0x19000
    1800:	andls	sl, r6, #106496	; 0x1a000
    1804:	strcs	sl, [r0], #-2576	; 0xfffff5f0
    1808:	ldrbtmi	r9, [pc], #-1546	; 1810 <pk_item_progress_get_percentage@plt+0x794>
    180c:	ldrmi	lr, [r5], #-2509	; 0xfffff633
    1810:	stmib	sp, {r0, r3, r8, r9, sl, ip, pc}^
    1814:	stmib	sp, {r0, r1, r2, r4, sl, lr}^
    1818:	strls	r4, [sp], #-1049	; 0xfffffbe7
    181c:	bl	1f3f820 <pk_item_progress_get_percentage@plt+0x1f3e7a4>
    1820:	cmnlt	r6, r8, lsl lr
    1824:	eorle	r2, pc, r5, lsl #26
    1828:	stccs	3, cr11, [ip, #-244]	; 0xffffff0c
    182c:	stccs	0, cr13, [r2, #-216]	; 0xffffff28
    1830:	stccs	0, cr13, [r3, #-328]	; 0xfffffeb8
    1834:	stccs	0, cr13, [r4, #-348]	; 0xfffffea4
    1838:	stccs	0, cr13, [sp, #-368]	; 0xfffffe90
    183c:	ldmdals	sl, {r2, r5, r6, ip, lr, pc}
    1840:			; <UNDEFINED> instruction: 0xf7ffb108
    1844:	ldmdals	r9, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    1848:			; <UNDEFINED> instruction: 0xf7ffb108
    184c:	ldmdals	r8, {r1, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    1850:	b	ff2bf854 <pk_item_progress_get_percentage@plt+0xff2be7d8>
    1854:			; <UNDEFINED> instruction: 0xf7ff9817
    1858:	ldmdals	r6, {r3, r6, r7, r9, fp, sp, lr, pc}
    185c:	b	ff13f860 <pk_item_progress_get_percentage@plt+0xff13e7e4>
    1860:			; <UNDEFINED> instruction: 0xf7ff9815
    1864:	bmi	ffc374 <pk_item_progress_get_percentage@plt+0xffb2f8>
    1868:	ldrbtmi	r4, [sl], #-2869	; 0xfffff4cb
    186c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1870:	subsmi	r9, sl, fp, lsl fp
    1874:	andslt	sp, sp, r0, ror #2
    1878:	ldmdami	fp!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    187c:	bls	553148 <pk_item_progress_get_percentage@plt+0x5520cc>
    1880:			; <UNDEFINED> instruction: 0xf7ff4478
    1884:	ldrb	lr, [sl, ip, asr #21]
    1888:			; <UNDEFINED> instruction: 0xf7ff9810
    188c:	ldrtmi	lr, [r1], -r8, lsr #23
    1890:	ldmdami	r6!, {r1, r9, sl, lr}
    1894:			; <UNDEFINED> instruction: 0xf7ff4478
    1898:	ldrb	lr, [r0, r2, asr #21]
    189c:	ldmdbge	r7, {r2, r4, r5, r9, fp, lr}
    18a0:	ldmdals	sl, {r0, r1, r3, r4, r5, r9, sl, lr}
    18a4:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    18a8:	ldmdbge	r6, {r0, r8, sp}
    18ac:	ldmdbmi	r1!, {r8, ip, pc}
    18b0:	strls	sl, [r3], #-2578	; 0xfffff5ee
    18b4:			; <UNDEFINED> instruction: 0xf7ff4479
    18b8:	ldmdbls	r8, {r4, r5, r8, r9, fp, sp, lr, pc}
    18bc:	tstls	lr, r2, lsl r8
    18c0:	b	fe7bf8c4 <pk_item_progress_get_percentage@plt+0xfe7be848>
    18c4:	ldrcc	lr, [r6], #-2525	; 0xfffff623
    18c8:	strls	r9, [r0], #-2318	; 0xfffff6f2
    18cc:	stmdami	sl!, {r1, r9, sl, lr}
    18d0:			; <UNDEFINED> instruction: 0xf7ff4478
    18d4:	ldr	lr, [r2, r4, lsr #21]!
    18d8:	ldrtmi	r4, [r1], -r8, lsr #16
    18dc:	ldrbtmi	r9, [r8], #-2579	; 0xfffff5ed
    18e0:	b	fe73f8e4 <pk_item_progress_get_percentage@plt+0xfe73e868>
    18e4:	stmdami	r6!, {r0, r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    18e8:	bls	5131b4 <pk_item_progress_get_percentage@plt+0x512138>
    18ec:			; <UNDEFINED> instruction: 0xf7ff4478
    18f0:			; <UNDEFINED> instruction: 0xe7a4ea96
    18f4:			; <UNDEFINED> instruction: 0xf7ff9811
    18f8:	ldrtmi	lr, [r1], -sl, lsr #23
    18fc:	stmdami	r1!, {r1, r9, sl, lr}
    1900:			; <UNDEFINED> instruction: 0xf7ff4478
    1904:	ldr	lr, [sl, ip, lsl #21]
    1908:			; <UNDEFINED> instruction: 0xf7ff9819
    190c:			; <UNDEFINED> instruction: 0x4602eb12
    1910:	andls	r9, pc, #1638400	; 0x190000
    1914:	bl	fecbf918 <pk_item_progress_get_percentage@plt+0xfecbe89c>
    1918:	ldmdals	r9, {r0, r1, r9, sl, lr}
    191c:			; <UNDEFINED> instruction: 0xf7ff930e
    1920:			; <UNDEFINED> instruction: 0xf7ffeb2c
    1924:	ldmib	sp, {r2, r4, r7, r8, r9, fp, sp, lr, pc}^
    1928:	ldrtmi	r3, [r1], -lr, lsl #4
    192c:	ldmdami	r6, {ip, pc}
    1930:			; <UNDEFINED> instruction: 0xf7ff4478
    1934:			; <UNDEFINED> instruction: 0xe782ea74
    1938:	bl	63f93c <pk_item_progress_get_percentage@plt+0x63e8c0>
    193c:	andeq	r1, r1, lr, lsr r7
    1940:	andeq	r0, r0, r0, lsl #2
    1944:	andeq	r0, r0, r2, lsr r5
    1948:	andeq	r0, r0, r6, lsl #10
    194c:	andeq	r0, r0, r4, lsl #10
    1950:	muleq	r0, sl, r4
    1954:	andeq	r0, r0, r0, lsl #10
    1958:	andeq	r0, r0, r0, asr #9
    195c:	andeq	r0, r0, r0, asr #9
    1960:			; <UNDEFINED> instruction: 0x000004b2
    1964:	andeq	r1, r1, r6, lsl #13
    1968:	muleq	r0, r0, r4
    196c:	andeq	r0, r0, r8, ror #8
    1970:	andeq	r0, r0, r8, lsl #9
    1974:	andeq	r0, r0, r0, ror r4
    1978:	andeq	r0, r0, r4, ror #8
    197c:	andeq	r0, r0, r2, ror r4
    1980:	andeq	r0, r0, r8, ror r4
    1984:	andeq	r0, r0, r8, ror r4
    1988:	andeq	r0, r0, ip, asr r4
    198c:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    1990:	ldrbtmi	r4, [ip], #2839	; 0xb17
    1994:	addlt	fp, r3, r0, lsl #10
    1998:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    199c:	ldmdavs	fp, {r1, r3, r5, r6, r9, sl, lr}
    19a0:			; <UNDEFINED> instruction: 0xf04f9301
    19a4:	movwcs	r0, #768	; 0x300
    19a8:			; <UNDEFINED> instruction: 0xf7ff9300
    19ac:	cmnlt	r0, r4, asr #22
    19b0:	tstlt	r8, r0, lsl #16
    19b4:	bl	7bf9b8 <pk_item_progress_get_percentage@plt+0x7be93c>
    19b8:	blmi	3541f8 <pk_item_progress_get_percentage@plt+0x35317c>
    19bc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    19c0:	blls	5ba30 <pk_item_progress_get_percentage@plt+0x5a9b4>
    19c4:	qaddle	r4, sl, pc	; <UNPREDICTABLE>
    19c8:			; <UNDEFINED> instruction: 0xf85db003
    19cc:	stmdbmi	sl, {r2, r8, r9, fp, ip, sp, lr, pc}
    19d0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    19d4:	b	fe0bf9d8 <pk_item_progress_get_percentage@plt+0xfe0be95c>
    19d8:	ldmvs	sl, {r8, r9, fp, ip, pc}
    19dc:	stmdami	r7, {r0, r9, sl, lr}
    19e0:			; <UNDEFINED> instruction: 0xf7ff4478
    19e4:			; <UNDEFINED> instruction: 0xe7e3ea1c
    19e8:	b	ff03f9ec <pk_item_progress_get_percentage@plt+0xff03e970>
    19ec:	andeq	r1, r1, lr, asr r5
    19f0:	andeq	r0, r0, r0, lsl #2
    19f4:	andeq	r1, r1, r4, lsr r5
    19f8:	ldrdeq	r0, [r0], -sl
    19fc:	andeq	r0, r0, r8, ror #7
    1a00:	addlt	fp, r3, r0, lsl #10
    1a04:	ldrd	pc, [ip], #-143	; 0xffffff71
    1a08:			; <UNDEFINED> instruction: 0xf8df2300
    1a0c:	strbtmi	ip, [sl], -ip, asr #32
    1a10:	ldmdbmi	r2, {r1, r2, r3, r4, r5, r6, r7, sl, lr}
    1a14:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    1a18:			; <UNDEFINED> instruction: 0xf8dc4479
    1a1c:			; <UNDEFINED> instruction: 0xf8cdc000
    1a20:			; <UNDEFINED> instruction: 0xf04fc004
    1a24:			; <UNDEFINED> instruction: 0xf7ff0c00
    1a28:	stmdals	r0, {r3, r4, r5, r6, r9, fp, sp, lr, pc}
    1a2c:	b	173fa30 <pk_item_progress_get_percentage@plt+0x173e9b4>
    1a30:	stmdami	fp, {r0, r9, sl, lr}
    1a34:			; <UNDEFINED> instruction: 0xf7ff4478
    1a38:	bmi	2bc208 <pk_item_progress_get_percentage@plt+0x2bb18c>
    1a3c:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    1a40:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1a44:	subsmi	r9, sl, r1, lsl #22
    1a48:	andlt	sp, r3, r2, lsl #2
    1a4c:	blx	13fbca <pk_item_progress_get_percentage@plt+0x13eb4e>
    1a50:	b	fe33fa54 <pk_item_progress_get_percentage@plt+0xfe33e9d8>
    1a54:	andeq	r1, r1, r0, ror #9
    1a58:	andeq	r0, r0, r0, lsl #2
    1a5c:	andeq	r0, r0, ip, asr #9
    1a60:	muleq	r0, ip, r3
    1a64:			; <UNDEFINED> instruction: 0x000114b2
    1a68:	addlt	fp, r2, r0, lsl r5
    1a6c:	blmi	754ae4 <pk_item_progress_get_percentage@plt+0x753a68>
    1a70:	ldrbtmi	r4, [ip], #-1642	; 0xfffff996
    1a74:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    1a78:			; <UNDEFINED> instruction: 0xf04f9301
    1a7c:	movwcs	r0, #768	; 0x300
    1a80:			; <UNDEFINED> instruction: 0xf7ff9300
    1a84:			; <UNDEFINED> instruction: 0x4604ea94
    1a88:	strmi	fp, [r1], -r8, lsr #3
    1a8c:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    1a90:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a94:			; <UNDEFINED> instruction: 0xf7ff4620
    1a98:	stmdals	r0, {r3, r5, r7, r8, fp, sp, lr, pc}
    1a9c:			; <UNDEFINED> instruction: 0xf7ffb108
    1aa0:	bmi	4bc550 <pk_item_progress_get_percentage@plt+0x4bb4d4>
    1aa4:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    1aa8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1aac:	subsmi	r9, sl, r1, lsl #22
    1ab0:	andlt	sp, r2, r4, lsl r1
    1ab4:	stmdbmi	lr, {r4, r8, sl, fp, ip, sp, pc}
    1ab8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1abc:	b	3bfac0 <pk_item_progress_get_percentage@plt+0x3bea44>
    1ac0:	ldmvs	sl, {r8, r9, fp, ip, pc}
    1ac4:	stmdami	fp, {r0, r9, sl, lr}
    1ac8:			; <UNDEFINED> instruction: 0xf7ff4478
    1acc:	strtmi	lr, [r0], -r8, lsr #19
    1ad0:	stmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ad4:	stmdacs	r0, {fp, ip, pc}
    1ad8:	strb	sp, [r2, r1, ror #3]!
    1adc:	b	11bfae0 <pk_item_progress_get_percentage@plt+0x11bea64>
    1ae0:	andeq	r1, r1, lr, ror r4
    1ae4:	andeq	r0, r0, r0, lsl #2
    1ae8:	andeq	r0, r0, r2, ror r3
    1aec:	andeq	r1, r1, sl, asr #8
    1af0:	andeq	r0, r0, sl, lsr #6
    1af4:	andeq	r0, r0, r0, lsl #6
    1af8:			; <UNDEFINED> instruction: 0x4604b510
    1afc:	ldmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b00:	vldrlt.16	s22, [r0, #-0]	; <UNPREDICTABLE>
    1b04:	movwcs	r4, #2564	; 0xa04
    1b08:	ldrmi	r4, [r9], -r0, lsr #12
    1b0c:			; <UNDEFINED> instruction: 0x4010e8bd
    1b10:			; <UNDEFINED> instruction: 0xf7ff447a
    1b14:	svclt	0x0000ba43
    1b18:			; <UNDEFINED> instruction: 0xffffff55
    1b1c:	mvnsmi	lr, #737280	; 0xb4000
    1b20:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1b24:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1b28:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1b2c:	stmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b30:	blne	1d92d2c <pk_item_progress_get_percentage@plt+0x1d91cb0>
    1b34:	strhle	r1, [sl], -r6
    1b38:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1b3c:	svccc	0x0004f855
    1b40:	strbmi	r3, [sl], -r1, lsl #8
    1b44:	ldrtmi	r4, [r8], -r1, asr #12
    1b48:	adcmi	r4, r6, #152, 14	; 0x2600000
    1b4c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1b50:	svclt	0x000083f8
    1b54:	andeq	r1, r1, sl, lsr #5
    1b58:	andeq	r1, r1, r0, lsr #5
    1b5c:	svclt	0x00004770

Disassembly of section .fini:

00001b60 <.fini>:
    1b60:	push	{r3, lr}
    1b64:	pop	{r3, pc}
