/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [32:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  reg [5:0] celloutsig_0_8z;
  wire [15:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~(celloutsig_1_7z[6] | in_data[151]);
  assign celloutsig_0_5z = ~(celloutsig_0_3z | celloutsig_0_0z);
  assign celloutsig_1_4z = ~(celloutsig_1_0z[12] | celloutsig_1_3z[2]);
  assign celloutsig_1_6z = ~(in_data[173] | in_data[100]);
  assign celloutsig_0_2z = ~(celloutsig_0_1z | celloutsig_0_0z);
  assign celloutsig_1_8z = ~(celloutsig_1_7z[3] | celloutsig_1_4z);
  assign celloutsig_1_9z = ~(celloutsig_1_4z | celloutsig_1_8z);
  assign celloutsig_0_0z = in_data[71:65] >= in_data[28:22];
  assign celloutsig_0_3z = in_data[19:4] >= { in_data[73:62], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_19z = { celloutsig_1_11z[6:3], celloutsig_1_8z } >= celloutsig_1_7z[5:1];
  assign celloutsig_0_6z = celloutsig_0_4z[21:15] >= { in_data[38:35], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_1z = in_data[58:32] >= { in_data[74:49], celloutsig_0_0z };
  assign celloutsig_1_1z = celloutsig_1_0z[8:4] >= in_data[106:102];
  assign celloutsig_1_2z = celloutsig_1_0z[7:5] >= celloutsig_1_0z[6:4];
  assign celloutsig_1_5z = { celloutsig_1_3z[2:1], celloutsig_1_3z } >= { in_data[125:121], celloutsig_1_2z };
  assign celloutsig_1_10z = { celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z } >= { in_data[124:106], celloutsig_1_2z };
  assign celloutsig_0_4z = in_data[50] ? { in_data[62:51], 1'h1, in_data[49:30] } : { in_data[39:8], celloutsig_0_0z };
  assign celloutsig_0_7z = celloutsig_0_6z ? { celloutsig_0_4z[9:7], celloutsig_0_3z, celloutsig_0_0z } : { in_data[54:51], celloutsig_0_5z };
  assign celloutsig_0_10z = celloutsig_0_3z ? { in_data[24:23], celloutsig_0_8z, celloutsig_0_2z } : { celloutsig_0_8z[2:1], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_11z = celloutsig_0_7z[2] ? { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_7z[4:3], 1'h1, celloutsig_0_7z[1:0] } : { celloutsig_0_4z[1], celloutsig_0_7z[4:3], 1'h0, celloutsig_0_7z[1:0], celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[187] ? in_data[181:166] : in_data[149:134];
  assign celloutsig_1_3z = celloutsig_1_1z ? { in_data[185], 1'h1, celloutsig_1_2z, celloutsig_1_2z } : in_data[151:148];
  assign celloutsig_1_7z = celloutsig_1_2z ? { celloutsig_1_0z[15:11], celloutsig_1_6z, 1'h1 } : { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_5z, 1'h0 };
  assign celloutsig_1_11z = celloutsig_1_8z ? { in_data[117], celloutsig_1_3z, 1'h1, celloutsig_1_9z } : { celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_1z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_8z = 6'h00;
    else if (!celloutsig_1_19z) celloutsig_0_8z = { in_data[8:4], celloutsig_0_3z };
  assign { out_data[128], out_data[96], out_data[40:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
