# Copyright 2023,2025 NXP
#
# SPDX-License-Identifier: BSD-3-Clause

# ==================================  Trust Zone Configuration template for mcxn9xx.  ==================================

# ======================================================================================================================
#                                                 == General Options ==
# ======================================================================================================================
# ------------------------------------------===== MCU family [Required] =====-------------------------------------------
# Description: MCU family name.
# Possible options: <k32w1xx, kw45xx, lpc55s0x, lpc55s1x, lpc55s3x, lpc55s6x, mcxn9xx, nhs52s04, rt5xx, rt6xx, rw61x>
family: mcxn9xx
# -------------------------------------===== Chip silicon revision [Optional] =====-------------------------------------
# Description: If needed this could be used to specify silicon revision of device.
revision: a1
# --------------------------===== Optional name of output file for TZ binary [Required] =====---------------------------
# Description: The name of output binary file with Trust Zone data.
tzpOutputFile: C:/Work/TrustZone/tzFile.bin
# ----------------------------===== Customization of standard preset values [Required] =====----------------------------
# Description: Trust Zone preset dictionary, with trust zone configuration.
trustZonePreset:
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Start of block (tzm_magic)
  Start of block (tzm_magic): '0x4d2d5a54'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Secure vector table address (cm33_vtor_addr)
  Secure vector table address (cm33_vtor_addr): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Non-secure vector table address (cm33_vtor_ns_addr)
  Non-secure vector table address (cm33_vtor_ns_addr): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Interrupt target non-secure register 0 (cm33_nvic_itns0)
  Interrupt target non-secure register 0 (cm33_nvic_itns0): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Interrupt target non-secure register 1 (cm33_nvic_itns1)
  Interrupt target non-secure register 1 (cm33_nvic_itns1): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Interrupt target non-secure register 2 (cm33_nvic_itns2)
  Interrupt target non-secure register 2 (cm33_nvic_itns2): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Interrupt target non-secure register 3 (cm33_nvic_itns3)
  Interrupt target non-secure register 3 (cm33_nvic_itns3): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Interrupt target non-secure register 4 (cm33_nvic_itns4)
  Interrupt target non-secure register 4 (cm33_nvic_itns4): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Miscellaneous CM33 settings (cm33_misc_ctrl)
  Miscellaneous CM33 settings (cm33_misc_ctrl): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for CM33 Non-secure Access Control Register (cm33_nsacr)
  CM33 Non-secure Access Control Register (cm33_nsacr): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for CM33 Coprocessor Power Control Register (cm33_cppwr)
  CM33 Coprocessor Power Control Register (cm33_cppwr): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for CM33 Coprocessor Access Control Register (cm33_cpacr)
  CM33 Coprocessor Access Control Register (cm33_cpacr): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MPU Control Register (cm33_mpu_ctrl)
  MPU Control Register (cm33_mpu_ctrl): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MPU Memory Attribute Indirection Register 0 (cm33_mpu_mair0)
  MPU Memory Attribute Indirection Register 0 (cm33_mpu_mair0): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MPU Memory Attribute Indirection Register 1 (cm33_mpu_mair1)
  MPU Memory Attribute Indirection Register 1 (cm33_mpu_mair1): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MPU Region 0 Base Address Register (cm33_mpu_rbar0)
  MPU Region 0 Base Address Register (cm33_mpu_rbar0): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MPU Region 0 Limit Address Register (cm33_mpu_rlar0)
  MPU Region 0 Limit Address Register (cm33_mpu_rlar0): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MPU Region 1 Base Address Register (cm33_mpu_rbar1)
  MPU Region 1 Base Address Register (cm33_mpu_rbar1): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MPU Region 1 Limit Address Register (cm33_mpu_rlar1)
  MPU Region 1 Limit Address Register (cm33_mpu_rlar1): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MPU Region 2 Base Address Register (cm33_mpu_rbar2)
  MPU Region 2 Base Address Register (cm33_mpu_rbar2): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MPU Region 2 Limit Address Register (cm33_mpu_rlar2)
  MPU Region 2 Limit Address Register (cm33_mpu_rlar2): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MPU Region 3 Base Address Register (cm33_mpu_rbar3)
  MPU Region 3 Base Address Register (cm33_mpu_rbar3): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MPU Region 3 Limit Address Register (cm33_mpu_rlar3)
  MPU Region 3 Limit Address Register (cm33_mpu_rlar3): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MPU Region 4 Base Address Register (cm33_mpu_rbar4)
  MPU Region 4 Base Address Register (cm33_mpu_rbar4): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MPU Region 4 Limit Address Register (cm33_mpu_rlar4)
  MPU Region 4 Limit Address Register (cm33_mpu_rlar4): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MPU Region 5 Base Address Register (cm33_mpu_rbar5)
  MPU Region 5 Base Address Register (cm33_mpu_rbar5): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MPU Region 5 Limit Address Register (cm33_mpu_rlar5)
  MPU Region 5 Limit Address Register (cm33_mpu_rlar5): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MPU Region 6 Base Address Register (cm33_mpu_rbar6)
  MPU Region 6 Base Address Register (cm33_mpu_rbar6): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MPU Region 6 Limit Address Register (cm33_mpu_rlar6)
  MPU Region 6 Limit Address Register (cm33_mpu_rlar6): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MPU Region 7 Base Address Register (cm33_mpu_rbar7)
  MPU Region 7 Base Address Register (cm33_mpu_rbar7): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MPU Region 7 Limit Address Register (cm33_mpu_rlar7)
  MPU Region 7 Limit Address Register (cm33_mpu_rlar7): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Non-secure MPU Control Register (cm33_mpu_ctrl_ns)
  Non-secure MPU Control Register (cm33_mpu_ctrl_ns): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Non-secure MPU Memory Attribute Indirection Register 0 (cm33_mpu_mair0_ns)
  Non-secure MPU Memory Attribute Indirection Register 0 (cm33_mpu_mair0_ns): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Non-secure MPU Memory Attribute Indirection Register 1 (cm33_mpu_mair1_ns)
  Non-secure MPU Memory Attribute Indirection Register 1 (cm33_mpu_mair1_ns): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Non-secure MPU Region 0 Base Address Register (cm33_mpu_rbar0_ns)
  Non-secure MPU Region 0 Base Address Register (cm33_mpu_rbar0_ns): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Non-secure MPU Region 0 Limit Address Register (cm33_mpu_rlar0_ns)
  Non-secure MPU Region 0 Limit Address Register (cm33_mpu_rlar0_ns): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Non-secure MPU Region 1 Base Address Register (cm33_mpu_rbar1_ns)
  Non-secure MPU Region 1 Base Address Register (cm33_mpu_rbar1_ns): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Non-secure MPU Region 1 Limit Address Register (cm33_mpu_rlar1_ns)
  Non-secure MPU Region 1 Limit Address Register (cm33_mpu_rlar1_ns): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Non-secure MPU Region 2 Base Address Register (cm33_mpu_rbar2_ns)
  Non-secure MPU Region 2 Base Address Register (cm33_mpu_rbar2_ns): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Non-secure MPU Region 2 Limit Address Register (cm33_mpu_rlar2_ns)
  Non-secure MPU Region 2 Limit Address Register (cm33_mpu_rlar2_ns): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Non-secure MPU Region 3 Base Address Register (cm33_mpu_rbar3_ns)
  Non-secure MPU Region 3 Base Address Register (cm33_mpu_rbar3_ns): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Non-secure MPU Region 3 Limit Address Register (cm33_mpu_rlar3_ns)
  Non-secure MPU Region 3 Limit Address Register (cm33_mpu_rlar3_ns): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Non-secure MPU Region 4 Base Address Register (cm33_mpu_rbar4_ns)
  Non-secure MPU Region 4 Base Address Register (cm33_mpu_rbar4_ns): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Non-secure MPU Region 4 Limit Address Register (cm33_mpu_rlar4_ns)
  Non-secure MPU Region 4 Limit Address Register (cm33_mpu_rlar4_ns): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Non-secure MPU Region 5 Base Address Register (cm33_mpu_rbar5_ns)
  Non-secure MPU Region 5 Base Address Register (cm33_mpu_rbar5_ns): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Non-secure MPU Region 5 Limit Address Register (cm33_mpu_rlar5_ns)
  Non-secure MPU Region 5 Limit Address Register (cm33_mpu_rlar5_ns): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Non-secure MPU Region 6 Base Address Register (cm33_mpu_rbar6_ns)
  Non-secure MPU Region 6 Base Address Register (cm33_mpu_rbar6_ns): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Non-secure MPU Region 6 Limit Address Register (cm33_mpu_rlar6_ns)
  Non-secure MPU Region 6 Limit Address Register (cm33_mpu_rlar6_ns): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Non-secure MPU Region 7 Base Address Register (cm33_mpu_rbar7_ns)
  Non-secure MPU Region 7 Base Address Register (cm33_mpu_rbar7_ns): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Non-secure MPU Region 7 Limit Address Register (cm33_mpu_rlar7_ns)
  Non-secure MPU Region 7 Limit Address Register (cm33_mpu_rlar7_ns): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for SAU Control Register (cm33_sau_ctrl)
  SAU Control Register (cm33_sau_ctrl): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for SAU Region 0 Base Address Register (cm33_sau_rbar0)
  SAU Region 0 Base Address Register (cm33_sau_rbar0): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for SAU Region 0 Limit Address Register (cm33_sau_rlar0)
  SAU Region 0 Limit Address Register (cm33_sau_rlar0): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for SAU Region 1 Base Address Register (cm33_sau_rbar1)
  SAU Region 1 Base Address Register (cm33_sau_rbar1): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for SAU Region 1 Limit Address Register (cm33_sau_rlar1)
  SAU Region 1 Limit Address Register (cm33_sau_rlar1): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for SAU Region 2 Base Address Register (cm33_sau_rbar2)
  SAU Region 2 Base Address Register (cm33_sau_rbar2): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for SAU Region 2 Limit Address Register (cm33_sau_rlar2)
  SAU Region 2 Limit Address Register (cm33_sau_rlar2): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for SAU Region 3 Base Address Register (cm33_sau_rbar3)
  SAU Region 3 Base Address Register (cm33_sau_rbar3): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for SAU Region 3 Limit Address Register (cm33_sau_rlar3)
  SAU Region 3 Limit Address Register (cm33_sau_rlar3): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for SAU Region 4 Base Address Register (cm33_sau_rbar4)
  SAU Region 4 Base Address Register (cm33_sau_rbar4): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for SAU Region 4 Limit Address Register (cm33_sau_rlar4)
  SAU Region 4 Limit Address Register (cm33_sau_rlar4): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for SAU Region 5 Base Address Register (cm33_sau_rbar5)
  SAU Region 5 Base Address Register (cm33_sau_rbar5): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for SAU Region 5 Limit Address Register (cm33_sau_rlar5)
  SAU Region 5 Limit Address Register (cm33_sau_rlar5): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for SAU Region 6 Base Address Register  (cm33_sau_rbar6)
  SAU Region 6 Base Address Register (cm33_sau_rbar6): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for SAU Region 6 Limit Address Register (cm33_sau_rlar6)
  SAU Region 6 Limit Address Register (cm33_sau_rlar6): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for SAU Region 7 Base Address Register (cm33_sau_rbar7)
  SAU Region 7 Base Address Register (cm33_sau_rbar7): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for SAU Region 7 Limit Address Register (cm33_sau_rlar7)
  SAU Region 7 Limit Address Register (cm33_sau_rlar7): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for FLASH 00 Memory Rule Register 0 (flash00_mem_rule0)
  FLASH 00 Memory Rule Register 0 (flash00_mem_rule0): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for FLASH 00 Memory Rule Register 1 (flash00_mem_rule1)
  FLASH 00 Memory Rule Register 1 (flash00_mem_rule1): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for FLASH 00 Memory Rule Register 2 (flash00_mem_rule2)
  FLASH 00 Memory Rule Register 2 (flash00_mem_rule2): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for FLASH 00 Memory Rule Register 3 (flash00_mem_rule3)
  FLASH 00 Memory Rule Register 3 (flash00_mem_rule3): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for FLASH 01 Memory Rule Register 0 (flash01_mem_rule0)
  FLASH 01 Memory Rule Register 0 (flash01_mem_rule0): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for FLASH 01 Memory Rule Register 1 (flash01_mem_rule1)
  FLASH 01 Memory Rule Register 1 (flash01_mem_rule1): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for FLASH 01 Memory Rule Register 2 (flash01_mem_rule2)
  FLASH 01 Memory Rule Register 2 (flash01_mem_rule2): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for FLASH 01 Memory Rule Register 3 (flash01_mem_rule3)
  FLASH 01 Memory Rule Register 3 (flash01_mem_rule3): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for FLASH 02 Memory Rule Register (flash02_mem_rule)
  FLASH 02 Memory Rule Register (flash02_mem_rule): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for FLASH 03 Memory Rule Register (flash03_mem_rule)
  FLASH 03 Memory Rule Register (flash03_mem_rule): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ROM Memory Rule Register 0 (rom_mem_rule0)
  ROM Memory Rule Register 0 (rom_mem_rule0): '0x33333333'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ROM Memory Rule Register 1 (rom_mem_rule1)
  ROM Memory Rule Register 1 (rom_mem_rule1): '0x33333333'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ROM Memory Rule Register 2 (rom_mem_rule2)
  ROM Memory Rule Register 2 (rom_mem_rule2): '0x33333333'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ROM Memory Rule Register 3 (rom_mem_rule3)
  ROM Memory Rule Register 3 (rom_mem_rule3): '0x33333333'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for RAMX Memory Rule Register 0 (ramx_mem_rule0)
  RAMX Memory Rule Register 0 (ramx_mem_rule0): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for RAMX Memory Rule Register 1 (ramx_mem_rule1)
  RAMX Memory Rule Register 1 (ramx_mem_rule1): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for RAMX Memory Rule Register 2 (ramx_mem_rule2)
  RAMX Memory Rule Register 2 (ramx_mem_rule2): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for RAMX Memory Rule Register 3 (ramx_mem_rule3)
  RAMX Memory Rule Register 3 (ramx_mem_rule3): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for RAMA Memory Rule Register (rama_mem_rule)
  RAMA Memory Rule Register (rama_mem_rule): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for RAMB Memory Rule Register (ramb_mem_rule)
  RAMB Memory Rule Register (ramb_mem_rule): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for RAMC Memory Rule Register 0 (ramc_mem_rule0)
  RAMC Memory Rule Register 0 (ramc_mem_rule0): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for RAMC Memory Rule Register 1 (ramc_mem_rule1)
  RAMC Memory Rule Register 1 (ramc_mem_rule1): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for RAMD Memory Rule Register 0 (ramd_mem_rule0)
  RAMD Memory Rule Register 0 (ramd_mem_rule0): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for RAMD Memory Rule Register 1 (ramd_mem_rule1)
  RAMD Memory Rule Register 1 (ramd_mem_rule1): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for RAME Memory Rule Register 0 (rame_mem_rule0)
  RAME Memory Rule Register 0 (rame_mem_rule0): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for RAME Memory Rule Register 1 (rame_mem_rule1)
  RAME Memory Rule Register 1 (rame_mem_rule1): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for RAMF Memory Rule Register 0 (ramf_mem_rule0)
  RAMF Memory Rule Register 0 (ramf_mem_rule0): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for RAMF Memory Rule Register 1 (ramf_mem_rule1)
  RAMF Memory Rule Register 1 (ramf_mem_rule1): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for RAMG Memory Rule Register 0 (ramg_mem_rule0)
  RAMG Memory Rule Register 0 (ramg_mem_rule0): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for RAMG Memory Rule Register 1 (ramg_mem_rule1)
  RAMG Memory Rule Register 1 (ramg_mem_rule1): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for RAMH Memory Rule Register 0 (ramh_mem_rule0)
  RAMH Memory Rule Register 0 (ramh_mem_rule0): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for APB Bridge 0 Memory Rule Register 0 (apb_bridge0_mem_rule0)
  APB Bridge 0 Memory Rule Register 0 (apb_bridge0_mem_rule0): '0x33333333'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for APB Bridge 0 Memory Rule Register 1 (apb_bridge0_mem_rule1)
  APB Bridge 0 Memory Rule Register 1 (apb_bridge0_mem_rule1): '0x33333333'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for APB Bridge 0 Memory Rule Register 2 (apb_bridge0_mem_rule2)
  APB Bridge 0 Memory Rule Register 2 (apb_bridge0_mem_rule2): '0x33333333'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for APB Bridge 0 Memory Rule Register 3 (apb_bridge0_mem_rule3)
  APB Bridge 0 Memory Rule Register 3 (apb_bridge0_mem_rule3): '0x33333333'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for APB Bridge 1 Memory Rule Register 0 (apb_bridge1_mem_rule0)
  APB Bridge 1 Memory Rule Register 0 (apb_bridge1_mem_rule0): '0x33333333'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for APB Bridge 1 Memory Rule Register 1 (apb_bridge1_mem_rule1)
  APB Bridge 1 Memory Rule Register 1 (apb_bridge1_mem_rule1): '0x33333333'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for APB Bridge 1 Memory Rule Register 2 (apb_bridge1_mem_rule2)
  APB Bridge 1 Memory Rule Register 2 (apb_bridge1_mem_rule2): '0x33333333'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for AIPS BRIDGE 0 Peripherals Memory Rule Register 0 (aips_bridge0_mem_rule0)
  AIPS BRIDGE 0 Peripherals Memory Rule Register 0 (aips_bridge0_mem_rule0): '0x33333333'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for AIPS BRIDGE 0 Peripherals Memory Rule Register 1 (aips_bridge0_mem_rule1)
  AIPS BRIDGE 0 Peripherals Memory Rule Register 1 (aips_bridge0_mem_rule1): '0x33333333'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for AIPS BRIDGE 0 Peripherals Memory Rule Register 2 (aips_bridge0_mem_rule2)
  AIPS BRIDGE 0 Peripherals Memory Rule Register 2 (aips_bridge0_mem_rule2): '0x33333333'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for AIPS BRIDGE 0 Peripherals Memory Rule Register 3 (aips_bridge0_mem_rule3)
  AIPS BRIDGE 0 Peripherals Memory Rule Register 3 (aips_bridge0_mem_rule3): '0x33333333'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for AHB Peripherals 0 Memory Rule Register 0 (ahb_periph0_mem_rule0)
  AHB Peripherals 0 Memory Rule Register 0 (ahb_periph0_mem_rule0): '0x33333333'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for AHB Peripherals 0 Memory Rule Register 1 (ahb_periph0_mem_rule1)
  AHB Peripherals 0 Memory Rule Register 1 (ahb_periph0_mem_rule1): '0x33333333'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for AHB Peripherals 0 Memory Rule Register 2 (ahb_periph0_mem_rule2)
  AHB Peripherals 0 Memory Rule Register 2 (ahb_periph0_mem_rule2): '0x00000003'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for AIPS BRIDGE 1 Peripherals Memory Rule Register 0 (aips_bridge1_mem_rule0)
  AIPS BRIDGE 1 Peripherals Memory Rule Register 0 (aips_bridge1_mem_rule0): '0x33333333'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for AIPS BRIDGE 1 Peripherals Memory Rule Register 1 (aips_bridge1_mem_rule1)
  AIPS BRIDGE 1 Peripherals Memory Rule Register 1 (aips_bridge1_mem_rule1): '0x33333333'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for AHB Peripherals 1 Memory Rule Register 0 (ahb_periph1_mem_rule0)
  AHB Peripherals 1 Memory Rule Register 0 (ahb_periph1_mem_rule0): '0x33333333'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for AHB Peripherals 1 Memory Rule Register 1 (ahb_periph1_mem_rule1)
  AHB Peripherals 1 Memory Rule Register 1 (ahb_periph1_mem_rule1): '0x33333333'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for AHB Peripherals 1 Memory Rule Register 2 (ahb_periph1_mem_rule2)
  AHB Peripherals 1 Memory Rule Register 2 (ahb_periph1_mem_rule2): '0x00000003'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for AIPS BRIDGE 2 Peripherals Memory Rule Register 0 (aips_bridge2_mem_rule0)
  AIPS BRIDGE 2 Peripherals Memory Rule Register 0 (aips_bridge2_mem_rule0): '0x33333333'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for AIPS BRIDGE 2 Peripherals Memory Rule Register 1 (aips_bridge2_mem_rule1)
  AIPS BRIDGE 2 Peripherals Memory Rule Register 1 (aips_bridge2_mem_rule1): '0x33333333'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for AIPS BRIDGE 3 Peripherals Memory Rule Register 0 (aips_bridge3_mem_rule0)
  AIPS BRIDGE 3 Peripherals Memory Rule Register 0 (aips_bridge3_mem_rule0): '0x33333333'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for AIPS BRIDGE 3 Peripherals Memory Rule Register 1 (aips_bridge3_mem_rule1)
  AIPS BRIDGE 3 Peripherals Memory Rule Register 1 (aips_bridge3_mem_rule1): '0x33333333'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for AIPS BRIDGE 3 Peripherals Memory Rule Register 2 (aips_bridge3_mem_rule2)
  AIPS BRIDGE 3 Peripherals Memory Rule Register 2 (aips_bridge3_mem_rule2): '0x33333333'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for AIPS BRIDGE 3 Peripherals Memory Rule Register 3 (aips_bridge3_mem_rule3)
  AIPS BRIDGE 3 Peripherals Memory Rule Register 3 (aips_bridge3_mem_rule3): '0x33333333'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for AIPS BRIDGE 4 Peripherals Memory Rule Register 0 (aips_bridge4_mem_rule0)
  AIPS BRIDGE 4 Peripherals Memory Rule Register 0 (aips_bridge4_mem_rule0): '0x33333333'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for AIPS BRIDGE 4 Peripherals Memory Rule Register 1 (aips_bridge4_mem_rule1)
  AIPS BRIDGE 4 Peripherals Memory Rule Register 1 (aips_bridge4_mem_rule1): '0x33333333'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for AIPS BRIDGE 4 Peripherals Memory Rule Register 2 (aips_bridge4_mem_rule2)
  AIPS BRIDGE 4 Peripherals Memory Rule Register 2 (aips_bridge4_mem_rule2): '0x33333333'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for AIPS BRIDGE 4 Peripherals Memory Rule Register 3 (aips_bridge4_mem_rule3)
  AIPS BRIDGE 4 Peripherals Memory Rule Register 3 (aips_bridge4_mem_rule3): '0x33333333'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for AHB Secure Controller Peripheral Rule Register (ahb_sec_ctrl_periph_rule)
  AHB Secure Controller Peripheral Rule Register (ahb_sec_ctrl_periph_rule): '0x00003333'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for FLEXSPI0 Region 0 Memory Rule Register 0 (fspi0_reg0_mem_rule0)
  FLEXSPI0 Region 0 Memory Rule Register 0 (fspi0_reg0_mem_rule0): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for FLEXSPI0 Region 0 Memory Rule Register 1 (fspi0_reg0_mem_rule1)
  FLEXSPI0 Region 0 Memory Rule Register 1 (fspi0_reg0_mem_rule1): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for FLEXSPI0 Region 0 Memory Rule Register 2 (fspi0_reg0_mem_rule2)
  FLEXSPI0 Region 0 Memory Rule Register 2 (fspi0_reg0_mem_rule2): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for FLEXSPI0 Region 0 Memory Rule Register 3 (fspi0_reg0_mem_rule3)
  FLEXSPI0 Region 0 Memory Rule Register 3 (fspi0_reg0_mem_rule3): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for FLEXSPI0 Region 1 Memory Rule Register (fspi0_reg1_mem_rule)
  FLEXSPI0 Region 1 Memory Rule Register (fspi0_reg1_mem_rule): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for FLEXSPI0 Region 2 Memory Rule Register (fspi0_reg2_mem_rule)
  FLEXSPI0 Region 2 Memory Rule Register (fspi0_reg2_mem_rule): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for FLEXSPI0 Region 3 Memory Rule Register (fspi0_reg3_mem_rule)
  FLEXSPI0 Region 3 Memory Rule Register (fspi0_reg3_mem_rule): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for FLEXSPI0 Region 4 Memory Rule Register (fspi0_reg4_mem_rule)
  FLEXSPI0 Region 4 Memory Rule Register (fspi0_reg4_mem_rule): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for FLEXSPI0 Region 5 Memory Rule Register (fspi0_reg5_mem_rule)
  FLEXSPI0 Region 5 Memory Rule Register (fspi0_reg5_mem_rule): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for FLEXSPI0 Region 6 Memory Rule Register (fspi0_reg6_mem_rule)
  FLEXSPI0 Region 6 Memory Rule Register (fspi0_reg6_mem_rule): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for FLEXSPI0 Region 7 Memory Rule Register 0 (fspi0_reg7_mem_rule0)
  FLEXSPI0 Region 7 Memory Rule Register 0 (fspi0_reg7_mem_rule0): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for FLEXSPI0 Region 7 Memory Rule Register 1 (fspi0_reg7_mem_rule1)
  FLEXSPI0 Region 7 Memory Rule Register 1 (fspi0_reg7_mem_rule1): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for FLEXSPI0 Region 7 Memory Rule Register 2 (fspi0_reg7_mem_rule2)
  FLEXSPI0 Region 7 Memory Rule Register 2 (fspi0_reg7_mem_rule2): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for FLEXSPI0 Region 7 Memory Rule Register 3 (fspi0_reg7_mem_rule3)
  FLEXSPI0 Region 7 Memory Rule Register 3 (fspi0_reg7_mem_rule3): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for FLEXSPI0 Region 8 Memory Rule Register (fspi0_reg8_mem_rule)
  FLEXSPI0 Region 8 Memory Rule Register (fspi0_reg8_mem_rule): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for FLEXSPI0 Region 9 Memory Rule Register (fspi0_reg9_mem_rule)
  FLEXSPI0 Region 9 Memory Rule Register (fspi0_reg9_mem_rule): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for FLEXSPI0 Region 10 Memory Rule Register (fspi0_reg10_mem_rule)
  FLEXSPI0 Region 10 Memory Rule Register (fspi0_reg10_mem_rule): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for FLEXSPI0 Region 11 Memory Rule Register (fspi0_reg11_mem_rule)
  FLEXSPI0 Region 11 Memory Rule Register (fspi0_reg11_mem_rule): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for FLEXSPI0 Region 12 Memory Rule Register (fspi0_reg12_mem_rule)
  FLEXSPI0 Region 12 Memory Rule Register (fspi0_reg12_mem_rule): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for FLEXSPI0 Region 13 Memory Rule Register (fspi0_reg13_mem_rule)
  FLEXSPI0 Region 13 Memory Rule Register (fspi0_reg13_mem_rule): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Secure GPIO PINT Mask Register 0 (sec_gpio_pint_mask0)
  Secure GPIO PINT Mask Register 0 (sec_gpio_pint_mask0): '0xffffffff'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Secure GPIO PINT Mask Register 1 (sec_gpio_pint_mask1)
  Secure GPIO PINT Mask Register 1 (sec_gpio_pint_mask1): '0xffffffff'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Secure Interrupt Mask for CPU1 Register 0 (sec_int_reg0)
  Secure Interrupt Mask for CPU1 Register 0 (sec_int_reg0): '0xffffffff'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Secure Interrupt Mask for CPU1 Register 1 (sec_int_reg1)
  Secure Interrupt Mask for CPU1 Register 1 (sec_int_reg1): '0xffffffff'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Secure Interrupt Mask for CPU1 Register 2 (sec_int_reg2)
  Secure Interrupt Mask for CPU1 Register 2 (sec_int_reg2): '0xffffffff'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Secure Interrupt Mask for CPU1 Register 3 (sec_int_reg3)
  Secure Interrupt Mask for CPU1 Register 3 (sec_int_reg3): '0xffffffff'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Secure Interrupt Mask for CPU1 Register 4 (sec_int_reg4)
  Secure Interrupt Mask for CPU1 Register 4 (sec_int_reg4): '0x0fffffff'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Secure GPIO Mask Lock Register 2 (sec_mask_lock)
  Secure GPIO Mask Lock Register 2 (sec_mask_lock): '0x002aaaaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Master Secure Level Register (master_sec_reg)
  Master Secure Level Register (master_sec_reg): '0x80000000'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Master Secure Level Anti-pole Register (master_sec_anti_pol_reg)
  Master Secure Level Anti-pole Register (master_sec_anti_pol_reg): '0xbfffffff'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for CM33 Lock Control Register 0 (cm33_lock_reg0)
  CM33 Lock Control Register 0 (cm33_lock_reg0): '0x800002aa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for CM33 Lock Control Register 1 (cm33_lock_reg1)
  CM33 Lock Control Register 1 (cm33_lock_reg1): '0x800002aa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Secure Control Duplicate Register (misc_ctrl_dp_reg)
  Secure Control Duplicate Register (misc_ctrl_dp_reg): '0x000086aa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Secure Control Register (misc_ctrl_reg)
  Secure Control Register (misc_ctrl_reg): '0x000086aa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MBC Global Access Control Register 0 (mbc0_memn_glbac0)
  MBC Global Access Control Register 0 (mbc0_memn_glbac0): '0x00006600'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MBC Global Access Control Register 4 (mbc0_memn_glbac4)
  MBC Global Access Control Register 4 (mbc0_memn_glbac4): '0x00005500'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MBC Global Access Control Register 5 (mbc0_memn_glbac5)
  MBC Global Access Control Register 5 (mbc0_memn_glbac5): '0x00001100'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MBC Memory Block Configuration Word 0 (mbc0_dom0_mem0_blk_cfg_w0)
  MBC Memory Block Configuration Word 0 (mbc0_dom0_mem0_blk_cfg_w0): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MBC Memory Block Configuration Word 1 (mbc0_dom0_mem0_blk_cfg_w1)
  MBC Memory Block Configuration Word 1 (mbc0_dom0_mem0_blk_cfg_w1): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MBC Memory Block Configuration Word 2 (mbc0_dom0_mem0_blk_cfg_w2)
  MBC Memory Block Configuration Word 2 (mbc0_dom0_mem0_blk_cfg_w2): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MBC Memory Block Configuration Word 3 (mbc0_dom0_mem0_blk_cfg_w3)
  MBC Memory Block Configuration Word 3 (mbc0_dom0_mem0_blk_cfg_w3): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MBC Memory Block Configuration Word 4 (mbc0_dom0_mem0_blk_cfg_w4)
  MBC Memory Block Configuration Word 4 (mbc0_dom0_mem0_blk_cfg_w4): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MBC Memory Block Configuration Word 5 (mbc0_dom0_mem0_blk_cfg_w5)
  MBC Memory Block Configuration Word 5 (mbc0_dom0_mem0_blk_cfg_w5): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MBC Memory Block Configuration Word 6 (mbc0_dom0_mem0_blk_cfg_w6)
  MBC Memory Block Configuration Word 6 (mbc0_dom0_mem0_blk_cfg_w6): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MBC Memory Block Configuration Word 7 (mbc0_dom0_mem0_blk_cfg_w7)
  MBC Memory Block Configuration Word 7 (mbc0_dom0_mem0_blk_cfg_w7): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC IRQ Trigger source selector register 0 (itrc_irq_out0_sel0)
  ITRC IRQ Trigger source selector register 0 (itrc_irq_out0_sel0): '0xaaaaaaaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC IRQ Trigger source selector register 1 (itrc_irq_out0_sel1)
  ITRC IRQ Trigger source selector register 1 (itrc_irq_out0_sel1): '0xaaaaaaaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC CSS_RESET Trigger source selector register 0 (itrc_css_reset_out1_sel0)
  ITRC CSS_RESET Trigger source selector register 0 (itrc_css_reset_out1_sel0): '0xaaaaaaaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC CSS_RESET Trigger source selector register 1 (itrc_css_reset_out1_sel1)
  ITRC CSS_RESET Trigger source selector register 1 (itrc_css_reset_out1_sel1): '0xaaaaaaaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC PUF_ZEROIZE Trigger source selector register 0 (itrc_puf_zeroize_out2_sel0)
  ITRC PUF_ZEROIZE Trigger source selector register 0 (itrc_puf_zeroize_out2_sel0): '0xaaaaaaaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC PUF_ZEROIZE Trigger source selector register 1 (itrc_puf_zeroize_out2_sel1)
  ITRC PUF_ZEROIZE Trigger source selector register 1 (itrc_puf_zeroize_out2_sel1): '0xaaaaaaaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC RAM_ZEROIZE Trigger source selector register 0 (itrc_ram_zeroize_out3_sel0)
  ITRC RAM_ZEROIZE Trigger source selector register 0 (itrc_ram_zeroize_out3_sel0): '0xaaaaaaaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC RAM_ZEROIZE Trigger source selector register 1 (itrc_ram_zeroize_out3_sel1)
  ITRC RAM_ZEROIZE Trigger source selector register 1 (itrc_ram_zeroize_out3_sel1): '0xaaaaaaaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC CHIP_RESET Trigger source selector register 0 (itrc_chip_reset_out4_sel0)
  ITRC CHIP_RESET Trigger source selector register 0 (itrc_chip_reset_out4_sel0): '0xaaaaaaaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC CHIP_RESET Trigger source selector register 1 (itrc_chip_reset_out4_sel1)
  ITRC CHIP_RESET Trigger source selector register 1 (itrc_chip_reset_out4_sel1): '0xaaaaaaaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC ITR_OUT Trigger source selector register 0 (itrc_itr_out_out5_sel0)
  ITRC ITR_OUT Trigger source selector register 0 (itrc_itr_out_out5_sel0): '0xaaaaaaaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC ITR_OUT Trigger source selector register 1 (itrc_itr_out_out5_sel1)
  ITRC ITR_OUT Trigger source selector register 1 (itrc_itr_out_out5_sel1): '0xaaaaaaaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC ITR_OUT Trigger source selector register 0 (itrc_itr_out_out6_sel0)
  ITRC ITR_OUT Trigger source selector register 0 (itrc_itr_out_out6_sel0): '0xaaaaaaaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC ITR_OUT Trigger source selector register 1 (itrc_itr_out_out6_sel1)
  ITRC ITR_OUT Trigger source selector register 1 (itrc_itr_out_out6_sel1): '0xaaaaaaaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC IRQ Trigger source selector register 0 (itrc_irq_out0_sel0_1)
  ITRC IRQ Trigger source selector register 0 (itrc_irq_out0_sel0_1): '0xaaaaaaaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC IRQ Trigger source selector register 1 (itrc_irq_out0_sel1_1)
  ITRC IRQ Trigger source selector register 1 (itrc_irq_out0_sel1_1): '0xaaaaaaaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC CSS_RESET Trigger source selector register 0 (itrc_css_reset_out1_sel0_1)
  ITRC CSS_RESET Trigger source selector register 0 (itrc_css_reset_out1_sel0_1): '0xaaaaaaaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC CSS_RESET Trigger source selector register 1 (itrc_css_reset_out1_sel1_1)
  ITRC CSS_RESET Trigger source selector register 1 (itrc_css_reset_out1_sel1_1): '0xaaaaaaaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC PUF_ZEROIZE Trigger source selector register 0 (itrc_puf_zeroize_out2_sel0_1)
  ITRC PUF_ZEROIZE Trigger source selector register 0 (itrc_puf_zeroize_out2_sel0_1): '0xaaaaaaaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC PUF_ZEROIZE Trigger source selector register 1 (itrc_puf_zeroize_out2_sel1_1)
  ITRC PUF_ZEROIZE Trigger source selector register 1 (itrc_puf_zeroize_out2_sel1_1): '0xaaaaaaaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC RAM_ZEROIZE Trigger source selector register 0 (itrc_ram_zeroize_out3_sel0_1)
  ITRC RAM_ZEROIZE Trigger source selector register 0 (itrc_ram_zeroize_out3_sel0_1): '0xaaaaaaaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC RAM_ZEROIZE Trigger source selector register 1 (itrc_ram_zeroize_out3_sel1_1)
  ITRC RAM_ZEROIZE Trigger source selector register 1 (itrc_ram_zeroize_out3_sel1_1): '0xaaaaaaaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC CHIP_RESET Trigger source selector register 0 (itrc_chip_reset_out4_sel0_1)
  ITRC CHIP_RESET Trigger source selector register 0 (itrc_chip_reset_out4_sel0_1): '0xaaaaaaaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC CHIP_RESET Trigger source selector register 1 (itrc_chip_reset_out4_sel1_1)
  ITRC CHIP_RESET Trigger source selector register 1 (itrc_chip_reset_out4_sel1_1): '0xaaaaaaaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC ITR_OUT Trigger source selector register 0 (itrc_itr_out_out5_sel0_1)
  ITRC ITR_OUT Trigger source selector register 0 (itrc_itr_out_out5_sel0_1): '0xaaaaaaaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC ITR_OUT Trigger source selector register 1 (itrc_itr_out_out5_sel1_1)
  ITRC ITR_OUT Trigger source selector register 1 (itrc_itr_out_out5_sel1_1): '0xaaaaaaaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC ITR_OUT Trigger source selector register 0 (itrc_itr_out_out6_sel0_1)
  ITRC ITR_OUT Trigger source selector register 0 (itrc_itr_out_out6_sel0_1): '0xaaaaaaaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC ITR_OUT Trigger source selector register 1 (itrc_itr_out_out6_sel1_1)
  ITRC ITR_OUT Trigger source selector register 1 (itrc_itr_out_out6_sel1_1): '0xaaaaaaaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC IRQ Trigger source selector register 0 (itrc_irq_out0_sel0_2)
  ITRC IRQ Trigger source selector register 0 (itrc_irq_out0_sel0_2): '0xa0002aaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC IRQ Trigger source selector register 1 (itrc_irq_out0_sel1_2)
  ITRC IRQ Trigger source selector register 1 (itrc_irq_out0_sel1_2): '0xa0002aaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC CSS_RESET Trigger source selector register 0 (itrc_css_reset_out1_sel0_2)
  ITRC CSS_RESET Trigger source selector register 0 (itrc_css_reset_out1_sel0_2): '0xa0002aaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC CSS_RESET Trigger source selector register 1 (itrc_css_reset_out1_sel1_2)
  ITRC CSS_RESET Trigger source selector register 1 (itrc_css_reset_out1_sel1_2): '0xa0002aaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC PUF_ZEROIZE Trigger source selector register 0 (itrc_puf_zeroize_out2_sel0_2)
  ITRC PUF_ZEROIZE Trigger source selector register 0 (itrc_puf_zeroize_out2_sel0_2): '0xa0002aaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC PUF_ZEROIZE Trigger source selector register 1 (itrc_puf_zeroize_out2_sel1_2)
  ITRC PUF_ZEROIZE Trigger source selector register 1 (itrc_puf_zeroize_out2_sel1_2): '0xa0002aaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC RAM_ZEROIZE Trigger source selector register 0 (itrc_ram_zeroize_out3_sel0_2)
  ITRC RAM_ZEROIZE Trigger source selector register 0 (itrc_ram_zeroize_out3_sel0_2): '0xa0002aaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC RAM_ZEROIZE Trigger source selector register 1 (itrc_ram_zeroize_out3_sel1_2)
  ITRC RAM_ZEROIZE Trigger source selector register 1 (itrc_ram_zeroize_out3_sel1_2): '0xa0002aaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC CHIP_RESET Trigger source selector register 0 (itrc_chip_reset_out4_sel0_2)
  ITRC CHIP_RESET Trigger source selector register 0 (itrc_chip_reset_out4_sel0_2): '0xa0002aaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC CHIP_RESET Trigger source selector register 1 (itrc_chip_reset_out4_sel1_2)
  ITRC CHIP_RESET Trigger source selector register 1 (itrc_chip_reset_out4_sel1_2): '0xa0002aaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC ITR_OUT Trigger source selector register 0 (itrc_itr_out_out5_sel0_2)
  ITRC ITR_OUT Trigger source selector register 0 (itrc_itr_out_out5_sel0_2): '0xa0002aaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC ITR_OUT Trigger source selector register 1 (itrc_itr_out_out5_sel1_2)
  ITRC ITR_OUT Trigger source selector register 1 (itrc_itr_out_out5_sel1_2): '0xa0002aaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC ITR_OUT Trigger source selector register 0 (itrc_itr_out_out6_sel0_2)
  ITRC ITR_OUT Trigger source selector register 0 (itrc_itr_out_out6_sel0_2): '0xa0002aaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC ITR_OUT Trigger source selector register 1 (itrc_itr_out_out6_sel1_2)
  ITRC ITR_OUT Trigger source selector register 1 (itrc_itr_out_out6_sel1_2): '0xa0002aaa'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for GPIO0 Pin Control Non-Secure (gpio0_pcns)
  GPIO0 Pin Control Non-Secure (gpio0_pcns): '0x00000000'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for GPIO0 Pin Control Non-Privilege (gpio0_pcnp)
  GPIO0 Pin Control Non-Privilege (gpio0_pcnp): '0x00000000'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for GPIO0 Interrupt Control Non-Secure (gpio0_icns)
  GPIO0 Interrupt Control Non-Secure (gpio0_icns): '0x00000000'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for GPIO0 Interrupt Control Non-Privilege (gpio0_icnp)
  GPIO0 Interrupt Control Non-Privilege (gpio0_icnp): '0x00000000'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for GPIO0 Lock Register (gpio0_lock)
  GPIO0 Lock Register (gpio0_lock): '0x00000000'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for GPIO1 Pin Control Non-Secure (gpio1_pcns)
  GPIO1 Pin Control Non-Secure (gpio1_pcns): '0x00000000'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for GPIO1 Pin Control Non-Privilege (gpio1_pcnp)
  GPIO1 Pin Control Non-Privilege (gpio1_pcnp): '0x00000000'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for GPIO1 Interrupt Control Non-Secure (gpio1_icns)
  GPIO1 Interrupt Control Non-Secure (gpio1_icns): '0x00000000'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for GPIO1 Interrupt Control Non-Privilege (gpio1_icnp)
  GPIO1 Interrupt Control Non-Privilege (gpio1_icnp): '0x00000000'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for GPIO1 Lock Register (gpio1_lock)
  GPIO1 Lock Register (gpio1_lock): '0x00000000'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for GPIO2 Pin Control Non-Secure (gpio2_pcns)
  GPIO2 Pin Control Non-Secure (gpio2_pcns): '0x00000000'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for GPIO2 Pin Control Non-Privilege (gpio2_pcnp)
  GPIO2 Pin Control Non-Privilege (gpio2_pcnp): '0x00000000'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for GPIO2 Interrupt Control Non-Secure (gpio2_icns)
  GPIO2 Interrupt Control Non-Secure (gpio2_icns): '0x00000000'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for GPIO2 Interrupt Control Non-Privilege (gpio2_icnp)
  GPIO2 Interrupt Control Non-Privilege (gpio2_icnp): '0x00000000'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for GPIO2 Lock Register (gpio2_lock)
  GPIO2 Lock Register (gpio2_lock): '0x00000000'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for GPIO3 Pin Control Non-Secure (gpio3_pcns)
  GPIO3 Pin Control Non-Secure (gpio3_pcns): '0x00000000'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for GPIO3 Pin Control Non-Privilege (gpio3_pcnp)
  GPIO3 Pin Control Non-Privilege (gpio3_pcnp): '0x00000000'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for GPIO3 Interrupt Control Non-Secure (gpio3_icns)
  GPIO3 Interrupt Control Non-Secure (gpio3_icns): '0x00000000'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for GPIO3 Interrupt Control Non-Privilege (gpio3_icnp)
  GPIO3 Interrupt Control Non-Privilege (gpio3_icnp): '0x00000000'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for GPIO3 Lock Register (gpio3_lock)
  GPIO3 Lock Register (gpio3_lock): '0x00000000'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for GPIO4 Pin Control Non-Secure (gpio4_pcns)
  GPIO4 Pin Control Non-Secure (gpio4_pcns): '0x00000000'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for GPIO4 Pin Control Non-Privilege (gpio4_pcnp)
  GPIO4 Pin Control Non-Privilege (gpio4_pcnp): '0x00000000'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for GPIO4 Interrupt Control Non-Secure (gpio4_icns)
  GPIO4 Interrupt Control Non-Secure (gpio4_icns): '0x00000000'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for GPIO4 Interrupt Control Non-Privilege (gpio4_icnp)
  GPIO4 Interrupt Control Non-Privilege (gpio4_icnp): '0x00000000'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for GPIO4 Lock Register (gpio4_lock)
  GPIO4 Lock Register (gpio4_lock): '0x00000000'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for GPIO5 Pin Control Non-Secure (gpio5_pcns)
  GPIO5 Pin Control Non-Secure (gpio5_pcns): '0x00000000'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for GPIO5 Pin Control Non-Privilege (gpio5_pcnp)
  GPIO5 Pin Control Non-Privilege (gpio5_pcnp): '0x00000000'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for GPIO5 Interrupt Control Non-Secure (gpio5_icns)
  GPIO5 Interrupt Control Non-Secure (gpio5_icns): '0x00000000'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for GPIO5 Interrupt Control Non-Privilege (gpio5_icnp)
  GPIO5 Interrupt Control Non-Privilege (gpio5_icnp): '0x00000000'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for GPIO5 Lock Register (gpio5_lock)
  GPIO5 Lock Register (gpio5_lock): '0x00000000'
