{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529514866904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529514866911 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 20 19:14:26 2018 " "Processing started: Wed Jun 20 19:14:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529514866911 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514866911 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_cam_impl4 -c digital_cam_impl4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_cam_impl4 -c digital_cam_impl4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514866912 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1529514867844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-Behavioral " "Found design unit 1: VGA-Behavioral" {  } { { "vga.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/vga.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884859 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "vga.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/vga.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514884859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digital_cam_impl4-my_structural " "Found design unit 1: digital_cam_impl4-my_structural" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884864 ""} { "Info" "ISGN_ENTITY_NAME" "1 digital_cam_impl4 " "Found entity 1: digital_cam_impl4" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514884864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RGB-Behavioral " "Found design unit 1: RGB-Behavioral" {  } { { "RGB.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/RGB.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884866 ""} { "Info" "ISGN_ENTITY_NAME" "1 RGB " "Found entity 1: RGB" {  } { { "RGB.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/RGB.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514884866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_registers-Behavioral " "Found design unit 1: ov7670_registers-Behavioral" {  } { { "ov7670_registers.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ov7670_registers.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884870 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_registers " "Found entity 1: ov7670_registers" {  } { { "ov7670_registers.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ov7670_registers.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514884870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_controller-Behavioral " "Found design unit 1: ov7670_controller-Behavioral" {  } { { "ov7670_controller.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ov7670_controller.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884873 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_controller " "Found entity 1: ov7670_controller" {  } { { "ov7670_controller.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ov7670_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514884873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_capture.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_capture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_capture-Behavioral " "Found design unit 1: ov7670_capture-Behavioral" {  } { { "ov7670_capture.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ov7670_capture.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884876 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_capture " "Found entity 1: ov7670_capture" {  } { { "ov7670_capture.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ov7670_capture.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514884876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_frame_buffer_15to0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_frame_buffer_15to0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_frame_buffer_15to0-SYN " "Found design unit 1: my_frame_buffer_15to0-SYN" {  } { { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884879 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_frame_buffer_15to0 " "Found entity 1: my_frame_buffer_15to0" {  } { { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514884879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_altpll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_altpll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_altpll-SYN " "Found design unit 1: my_altpll-SYN" {  } { { "my_altpll.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_altpll.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884883 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_altpll " "Found entity 1: my_altpll" {  } { { "my_altpll.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_altpll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514884883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_sender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_sender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_sender-Behavioral " "Found design unit 1: i2c_sender-Behavioral" {  } { { "i2c_sender.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/i2c_sender.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884886 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_sender " "Found entity 1: i2c_sender" {  } { { "i2c_sender.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/i2c_sender.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514884886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frame_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frame_buffer-SYN " "Found design unit 1: frame_buffer-SYN" {  } { { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884890 ""} { "Info" "ISGN_ENTITY_NAME" "1 frame_buffer " "Found entity 1: frame_buffer" {  } { { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514884890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ed_sync_signals_delayer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ed_sync_signals_delayer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SyncSignalsDelayer-Behavioral " "Found design unit 1: SyncSignalsDelayer-Behavioral" {  } { { "ed_sync_signals_delayer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_sync_signals_delayer.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884894 ""} { "Info" "ISGN_ENTITY_NAME" "1 SyncSignalsDelayer " "Found entity 1: SyncSignalsDelayer" {  } { { "ed_sync_signals_delayer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_sync_signals_delayer.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514884894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ed_sobel_kernel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ed_sobel_kernel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_sobel-Behavioral " "Found design unit 1: edge_sobel-Behavioral" {  } { { "ed_sobel_kernel.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_sobel_kernel.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884897 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_sobel " "Found entity 1: edge_sobel" {  } { { "ed_sobel_kernel.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_sobel_kernel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514884897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ed_fifo_linebuffer.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ed_fifo_linebuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TYPES " "Found design unit 1: TYPES" {  } { { "ed_fifo_linebuffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_fifo_linebuffer.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884900 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FIFOLineBuffer-Behavioral " "Found design unit 2: FIFOLineBuffer-Behavioral" {  } { { "ed_fifo_linebuffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_fifo_linebuffer.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884900 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFOLineBuffer " "Found entity 1: FIFOLineBuffer" {  } { { "ed_fifo_linebuffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_fifo_linebuffer.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514884900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ed_edge_sobel_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ed_edge_sobel_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_sobel_wrapper-Structural " "Found design unit 1: edge_sobel_wrapper-Structural" {  } { { "ed_edge_sobel_wrapper.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_edge_sobel_wrapper.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884902 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_sobel_wrapper " "Found entity 1: edge_sobel_wrapper" {  } { { "ed_edge_sobel_wrapper.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_edge_sobel_wrapper.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514884902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ed_double_fifo_linebuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ed_double_fifo_linebuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DoubleFiFOLineBuffer-Behavioral " "Found design unit 1: DoubleFiFOLineBuffer-Behavioral" {  } { { "ed_double_fifo_linebuffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_double_fifo_linebuffer.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884905 ""} { "Info" "ISGN_ENTITY_NAME" "1 DoubleFiFOLineBuffer " "Found entity 1: DoubleFiFOLineBuffer" {  } { { "ed_double_fifo_linebuffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_double_fifo_linebuffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514884905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ed_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ed_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-Behavioral " "Found design unit 1: Counter-Behavioral" {  } { { "ed_counter.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884908 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "ed_counter.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514884908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ed_cache_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ed_cache_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CacheSystem-CacheSystem " "Found design unit 1: CacheSystem-CacheSystem" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884911 ""} { "Info" "ISGN_ENTITY_NAME" "1 CacheSystem " "Found entity 1: CacheSystem" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514884911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "do_edge_detection.vhd 2 1 " "Found 2 design units, including 1 entities, in source file do_edge_detection.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 do_edge_detection-my_behavioral " "Found design unit 1: do_edge_detection-my_behavioral" {  } { { "do_edge_detection.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/do_edge_detection.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884915 ""} { "Info" "ISGN_ENTITY_NAME" "1 do_edge_detection " "Found entity 1: do_edge_detection" {  } { { "do_edge_detection.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/do_edge_detection.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514884915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "do_black_white.vhd 2 1 " "Found 2 design units, including 1 entities, in source file do_black_white.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 do_black_white-my_behavioral " "Found design unit 1: do_black_white-my_behavioral" {  } { { "do_black_white.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/do_black_white.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884918 ""} { "Info" "ISGN_ENTITY_NAME" "1 do_black_white " "Found entity 1: do_black_white" {  } { { "do_black_white.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/do_black_white.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514884918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-arch " "Found design unit 1: debounce-arch" {  } { { "debounce.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/debounce.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884921 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/debounce.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514884921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_divider_ver1-direct_behavioral " "Found design unit 1: binary_divider_ver1-direct_behavioral" {  } { { "binary_divider.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/binary_divider.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884924 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_divider_ver1 " "Found entity 1: binary_divider_ver1" {  } { { "binary_divider.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/binary_divider.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514884924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file address_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Address_Generator-Behavioral " "Found design unit 1: Address_Generator-Behavioral" {  } { { "address_Generator.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/address_Generator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884927 ""} { "Info" "ISGN_ENTITY_NAME" "1 Address_Generator " "Found entity 1: Address_Generator" {  } { { "address_Generator.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/address_Generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514884927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/rgbtoyuv.v 2 2 " "Found 2 design units, including 2 entities, in source file output_files/rgbtoyuv.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGBtoYUV " "Found entity 1: RGBtoYUV" {  } { { "output_files/RGBtoYUV.v" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884931 ""} { "Info" "ISGN_ENTITY_NAME" "2 binToHex " "Found entity 2: binToHex" {  } { { "output_files/RGBtoYUV.v" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514884931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514884931 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_cam_impl4 " "Elaborating entity \"digital_cam_impl4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1529514885787 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dll_locked top_level.vhd(233) " "Verilog HDL or VHDL warning at top_level.vhd(233): object \"dll_locked\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 233 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529514885790 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rddata_buf_1 top_level.vhd(330) " "VHDL Process Statement warning at top_level.vhd(330): signal \"rddata_buf_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885791 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wren_buf1_from_ov7670_capture top_level.vhd(332) " "VHDL Process Statement warning at top_level.vhd(332): signal \"wren_buf1_from_ov7670_capture\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 332 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885791 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf1_from_ov7670_capture top_level.vhd(333) " "VHDL Process Statement warning at top_level.vhd(333): signal \"wraddress_buf1_from_ov7670_capture\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 333 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885791 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf1_from_ov7670_capture top_level.vhd(334) " "VHDL Process Statement warning at top_level.vhd(334): signal \"wrdata_buf1_from_ov7670_capture\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 334 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885791 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(335) " "VHDL Process Statement warning at top_level.vhd(335): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885791 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf2_from_do_ED top_level.vhd(338) " "VHDL Process Statement warning at top_level.vhd(338): signal \"wraddress_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 338 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885791 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf2_from_do_ED top_level.vhd(339) " "VHDL Process Statement warning at top_level.vhd(339): signal \"wrdata_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885791 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(340) " "VHDL Process Statement warning at top_level.vhd(340): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885791 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rddata_buf_2 top_level.vhd(343) " "VHDL Process Statement warning at top_level.vhd(343): signal \"rddata_buf_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885791 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wren_buf1_from_do_BW top_level.vhd(345) " "VHDL Process Statement warning at top_level.vhd(345): signal \"wren_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885791 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf1_from_do_BW top_level.vhd(346) " "VHDL Process Statement warning at top_level.vhd(346): signal \"wraddress_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 346 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885791 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf1_from_do_BW top_level.vhd(347) " "VHDL Process Statement warning at top_level.vhd(347): signal \"wrdata_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 347 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885791 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf1_from_do_BW top_level.vhd(348) " "VHDL Process Statement warning at top_level.vhd(348): signal \"rdaddress_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 348 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885792 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf2_from_do_ED top_level.vhd(351) " "VHDL Process Statement warning at top_level.vhd(351): signal \"wraddress_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 351 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885792 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf2_from_do_ED top_level.vhd(352) " "VHDL Process Statement warning at top_level.vhd(352): signal \"wrdata_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 352 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885792 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(353) " "VHDL Process Statement warning at top_level.vhd(353): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 353 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885792 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rddata_buf_2 top_level.vhd(360) " "VHDL Process Statement warning at top_level.vhd(360): signal \"rddata_buf_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 360 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885792 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wren_buf1_from_do_BW top_level.vhd(362) " "VHDL Process Statement warning at top_level.vhd(362): signal \"wren_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 362 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885792 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf1_from_do_BW top_level.vhd(363) " "VHDL Process Statement warning at top_level.vhd(363): signal \"wraddress_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 363 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885792 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf1_from_do_BW top_level.vhd(364) " "VHDL Process Statement warning at top_level.vhd(364): signal \"wrdata_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 364 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885792 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf1_from_do_BW top_level.vhd(365) " "VHDL Process Statement warning at top_level.vhd(365): signal \"rdaddress_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 365 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885792 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf2_from_do_ED top_level.vhd(368) " "VHDL Process Statement warning at top_level.vhd(368): signal \"wraddress_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 368 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885792 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf2_from_do_ED top_level.vhd(369) " "VHDL Process Statement warning at top_level.vhd(369): signal \"wrdata_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 369 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885792 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(370) " "VHDL Process Statement warning at top_level.vhd(370): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 370 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885792 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rddata_buf_2 top_level.vhd(378) " "VHDL Process Statement warning at top_level.vhd(378): signal \"rddata_buf_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 378 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885792 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wren_buf1_from_do_BW top_level.vhd(380) " "VHDL Process Statement warning at top_level.vhd(380): signal \"wren_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 380 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885792 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf1_from_do_BW top_level.vhd(381) " "VHDL Process Statement warning at top_level.vhd(381): signal \"wraddress_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 381 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885792 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf1_from_do_BW top_level.vhd(382) " "VHDL Process Statement warning at top_level.vhd(382): signal \"wrdata_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 382 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885792 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf1_from_do_BW top_level.vhd(383) " "VHDL Process Statement warning at top_level.vhd(383): signal \"rdaddress_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 383 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885792 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf2_from_do_ED top_level.vhd(386) " "VHDL Process Statement warning at top_level.vhd(386): signal \"wraddress_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 386 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885792 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf2_from_do_ED top_level.vhd(387) " "VHDL Process Statement warning at top_level.vhd(387): signal \"wrdata_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 387 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885793 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(388) " "VHDL Process Statement warning at top_level.vhd(388): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 388 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885793 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rddata_buf_2 top_level.vhd(392) " "VHDL Process Statement warning at top_level.vhd(392): signal \"rddata_buf_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 392 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885793 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf1_from_do_BW top_level.vhd(395) " "VHDL Process Statement warning at top_level.vhd(395): signal \"wraddress_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 395 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885793 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf1_from_do_BW top_level.vhd(396) " "VHDL Process Statement warning at top_level.vhd(396): signal \"wrdata_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 396 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885793 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf1_from_do_BW top_level.vhd(397) " "VHDL Process Statement warning at top_level.vhd(397): signal \"rdaddress_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 397 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885793 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf2_from_do_ED top_level.vhd(400) " "VHDL Process Statement warning at top_level.vhd(400): signal \"wraddress_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 400 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885793 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf2_from_do_ED top_level.vhd(401) " "VHDL Process Statement warning at top_level.vhd(401): signal \"wrdata_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 401 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885793 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(402) " "VHDL Process Statement warning at top_level.vhd(402): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 402 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885793 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rddata_buf_2 top_level.vhd(406) " "VHDL Process Statement warning at top_level.vhd(406): signal \"rddata_buf_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 406 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885793 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf1_from_do_BW top_level.vhd(409) " "VHDL Process Statement warning at top_level.vhd(409): signal \"wraddress_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 409 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885793 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf1_from_do_BW top_level.vhd(410) " "VHDL Process Statement warning at top_level.vhd(410): signal \"wrdata_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 410 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885793 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf1_from_do_ED top_level.vhd(411) " "VHDL Process Statement warning at top_level.vhd(411): signal \"rdaddress_buf1_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 411 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885793 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wren_buf2_from_do_ED top_level.vhd(413) " "VHDL Process Statement warning at top_level.vhd(413): signal \"wren_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 413 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885793 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf2_from_do_ED top_level.vhd(414) " "VHDL Process Statement warning at top_level.vhd(414): signal \"wraddress_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 414 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885793 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf2_from_do_ED top_level.vhd(415) " "VHDL Process Statement warning at top_level.vhd(415): signal \"wrdata_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 415 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885793 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(416) " "VHDL Process Statement warning at top_level.vhd(416): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 416 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885793 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rddata_buf_2 top_level.vhd(424) " "VHDL Process Statement warning at top_level.vhd(424): signal \"rddata_buf_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 424 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885793 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf1_from_do_BW top_level.vhd(427) " "VHDL Process Statement warning at top_level.vhd(427): signal \"wraddress_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 427 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885793 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf1_from_do_BW top_level.vhd(428) " "VHDL Process Statement warning at top_level.vhd(428): signal \"wrdata_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 428 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885793 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf1_from_do_ED top_level.vhd(429) " "VHDL Process Statement warning at top_level.vhd(429): signal \"rdaddress_buf1_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 429 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885793 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wren_buf2_from_do_ED top_level.vhd(431) " "VHDL Process Statement warning at top_level.vhd(431): signal \"wren_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 431 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885794 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf2_from_do_ED top_level.vhd(432) " "VHDL Process Statement warning at top_level.vhd(432): signal \"wraddress_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 432 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885794 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf2_from_do_ED top_level.vhd(433) " "VHDL Process Statement warning at top_level.vhd(433): signal \"wrdata_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 433 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885794 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(434) " "VHDL Process Statement warning at top_level.vhd(434): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 434 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885794 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rddata_buf_2 top_level.vhd(438) " "VHDL Process Statement warning at top_level.vhd(438): signal \"rddata_buf_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 438 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885794 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf1_from_do_BW top_level.vhd(441) " "VHDL Process Statement warning at top_level.vhd(441): signal \"wraddress_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 441 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885794 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf1_from_do_BW top_level.vhd(442) " "VHDL Process Statement warning at top_level.vhd(442): signal \"wrdata_buf1_from_do_BW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 442 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885794 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(443) " "VHDL Process Statement warning at top_level.vhd(443): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 443 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885794 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf2_from_do_ED top_level.vhd(446) " "VHDL Process Statement warning at top_level.vhd(446): signal \"wraddress_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 446 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885794 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf2_from_do_ED top_level.vhd(447) " "VHDL Process Statement warning at top_level.vhd(447): signal \"wrdata_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 447 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885794 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(448) " "VHDL Process Statement warning at top_level.vhd(448): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 448 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885794 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rddata_buf_1 top_level.vhd(454) " "VHDL Process Statement warning at top_level.vhd(454): signal \"rddata_buf_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 454 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885794 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wren_buf1_from_ov7670_capture top_level.vhd(456) " "VHDL Process Statement warning at top_level.vhd(456): signal \"wren_buf1_from_ov7670_capture\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 456 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885794 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf1_from_ov7670_capture top_level.vhd(457) " "VHDL Process Statement warning at top_level.vhd(457): signal \"wraddress_buf1_from_ov7670_capture\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 457 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885794 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf1_from_ov7670_capture top_level.vhd(458) " "VHDL Process Statement warning at top_level.vhd(458): signal \"wrdata_buf1_from_ov7670_capture\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 458 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885794 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(459) " "VHDL Process Statement warning at top_level.vhd(459): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 459 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885794 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf2_from_do_ED top_level.vhd(462) " "VHDL Process Statement warning at top_level.vhd(462): signal \"wraddress_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 462 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885794 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf2_from_do_ED top_level.vhd(463) " "VHDL Process Statement warning at top_level.vhd(463): signal \"wrdata_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 463 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885794 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(464) " "VHDL Process Statement warning at top_level.vhd(464): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 464 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885794 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "done_capture_new_frame top_level.vhd(466) " "VHDL Process Statement warning at top_level.vhd(466): signal \"done_capture_new_frame\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 466 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885794 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rddata_buf_2 top_level.vhd(471) " "VHDL Process Statement warning at top_level.vhd(471): signal \"rddata_buf_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 471 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885794 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wren_buf1_from_ov7670_capture top_level.vhd(473) " "VHDL Process Statement warning at top_level.vhd(473): signal \"wren_buf1_from_ov7670_capture\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 473 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885795 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf1_from_ov7670_capture top_level.vhd(474) " "VHDL Process Statement warning at top_level.vhd(474): signal \"wraddress_buf1_from_ov7670_capture\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 474 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885795 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf1_from_ov7670_capture top_level.vhd(475) " "VHDL Process Statement warning at top_level.vhd(475): signal \"wrdata_buf1_from_ov7670_capture\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 475 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885795 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(476) " "VHDL Process Statement warning at top_level.vhd(476): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 476 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885795 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wraddress_buf2_from_do_ED top_level.vhd(479) " "VHDL Process Statement warning at top_level.vhd(479): signal \"wraddress_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 479 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885795 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata_buf2_from_do_ED top_level.vhd(480) " "VHDL Process Statement warning at top_level.vhd(480): signal \"wrdata_buf2_from_do_ED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 480 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885795 "|digital_cam_impl4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress_buf12_from_addr_gen top_level.vhd(481) " "VHDL Process Statement warning at top_level.vhd(481): signal \"rdaddress_buf12_from_addr_gen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 481 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529514885795 "|digital_cam_impl4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_altpll my_altpll:Inst_four_clocks_pll " "Elaborating entity \"my_altpll\" for hierarchy \"my_altpll:Inst_four_clocks_pll\"" {  } { { "top_level.vhd" "Inst_four_clocks_pll" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529514885805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll my_altpll:Inst_four_clocks_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\"" {  } { { "my_altpll.vhd" "altpll_component" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_altpll.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529514885865 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_altpll:Inst_four_clocks_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\"" {  } { { "my_altpll.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_altpll.vhd" 165 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529514885867 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_altpll:Inst_four_clocks_pll\|altpll:altpll_component " "Instantiated megafunction \"my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 2 " "Parameter \"clk3_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=my_altpll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=my_altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514885867 ""}  } { { "my_altpll.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_altpll.vhd" 165 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529514885867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/my_altpll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/my_altpll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_altpll_altpll " "Found entity 1: my_altpll_altpll" {  } { { "db/my_altpll_altpll.v" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/my_altpll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514885939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514885939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_altpll_altpll my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated " "Elaborating entity \"my_altpll_altpll\" for hierarchy \"my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529514885940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:Inst_debounce_resend " "Elaborating entity \"debounce\" for hierarchy \"debounce:Inst_debounce_resend\"" {  } { { "top_level.vhd" "Inst_debounce_resend" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529514885947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_buffer frame_buffer:Inst_frame_buf_1 " "Elaborating entity \"frame_buffer\" for hierarchy \"frame_buffer:Inst_frame_buf_1\"" {  } { { "top_level.vhd" "Inst_frame_buf_1" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529514885951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_frame_buffer_15to0 frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top " "Elaborating entity \"my_frame_buffer_15to0\" for hierarchy \"frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\"" {  } { { "frame_buffer.vhd" "Inst_buffer_top" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529514885961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\"" {  } { { "my_frame_buffer_15to0.vhd" "altsyncram_component" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529514886014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\"" {  } { { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529514886033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component " "Instantiated megafunction \"frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514886034 ""}  } { { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529514886034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2pv3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2pv3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2pv3 " "Found entity 1: altsyncram_2pv3" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514886125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2pv3 frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated " "Elaborating entity \"altsyncram_2pv3\" for hierarchy \"frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529514886126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514886208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|decode_dla:decode2 " "Elaborating entity \"decode_dla\" for hierarchy \"frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|decode_dla:decode2\"" {  } { { "db/altsyncram_2pv3.tdf" "decode2" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529514886208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514886367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|decode_61a:rden_decode_b " "Elaborating entity \"decode_61a\" for hierarchy \"frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|decode_61a:rden_decode_b\"" {  } { { "db/altsyncram_2pv3.tdf" "rden_decode_b" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529514886368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_8hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_8hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8hb " "Found entity 1: mux_8hb" {  } { { "db/mux_8hb.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/mux_8hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514886495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8hb frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|mux_8hb:mux3 " "Elaborating entity \"mux_8hb\" for hierarchy \"frame_buffer:Inst_frame_buf_1\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|mux_8hb:mux3\"" {  } { { "db/altsyncram_2pv3.tdf" "mux3" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529514886496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_controller ov7670_controller:Inst_ov7670_controller " "Elaborating entity \"ov7670_controller\" for hierarchy \"ov7670_controller:Inst_ov7670_controller\"" {  } { { "top_level.vhd" "Inst_ov7670_controller" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529514886626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_sender ov7670_controller:Inst_ov7670_controller\|i2c_sender:Inst_i2c_sender " "Elaborating entity \"i2c_sender\" for hierarchy \"ov7670_controller:Inst_ov7670_controller\|i2c_sender:Inst_i2c_sender\"" {  } { { "ov7670_controller.vhd" "Inst_i2c_sender" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ov7670_controller.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529514886630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_registers ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers " "Elaborating entity \"ov7670_registers\" for hierarchy \"ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\"" {  } { { "ov7670_controller.vhd" "Inst_ov7670_registers" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ov7670_controller.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529514886633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_capture ov7670_capture:Inst_ov7670_capture " "Elaborating entity \"ov7670_capture\" for hierarchy \"ov7670_capture:Inst_ov7670_capture\"" {  } { { "top_level.vhd" "Inst_ov7670_capture" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529514886638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:Inst_VGA " "Elaborating entity \"VGA\" for hierarchy \"VGA:Inst_VGA\"" {  } { { "top_level.vhd" "Inst_VGA" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529514886641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB RGB:Inst_RGB " "Elaborating entity \"RGB\" for hierarchy \"RGB:Inst_RGB\"" {  } { { "top_level.vhd" "Inst_RGB" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529514886644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGBtoYUV RGBtoYUV:Inst_RGBtoYUV " "Elaborating entity \"RGBtoYUV\" for hierarchy \"RGBtoYUV:Inst_RGBtoYUV\"" {  } { { "top_level.vhd" "Inst_RGBtoYUV" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529514886647 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 10 RGBtoYUV.v(115) " "Verilog HDL assignment warning at RGBtoYUV.v(115): truncated value with size 64 to match size of target (10)" {  } { { "output_files/RGBtoYUV.v" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529514886650 "|digital_cam_impl4|RGBtoYUV:Inst_RGBtoYUV"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ypos 0 RGBtoYUV.v(26) " "Net \"ypos\" at RGBtoYUV.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "output_files/RGBtoYUV.v" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1529514886665 "|digital_cam_impl4|RGBtoYUV:Inst_RGBtoYUV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binToHex RGBtoYUV:Inst_RGBtoYUV\|binToHex:bth " "Elaborating entity \"binToHex\" for hierarchy \"RGBtoYUV:Inst_RGBtoYUV\|binToHex:bth\"" {  } { { "output_files/RGBtoYUV.v" "bth" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529514886737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Address_Generator Address_Generator:Inst_Address_Generator " "Elaborating entity \"Address_Generator\" for hierarchy \"Address_Generator:Inst_Address_Generator\"" {  } { { "top_level.vhd" "Inst_Address_Generator" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529514886750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "do_black_white do_black_white:Inst_black_white " "Elaborating entity \"do_black_white\" for hierarchy \"do_black_white:Inst_black_white\"" {  } { { "top_level.vhd" "Inst_black_white" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529514886752 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "remainder_not_used do_black_white.vhd(77) " "Verilog HDL or VHDL warning at do_black_white.vhd(77): object \"remainder_not_used\" assigned a value but never read" {  } { { "do_black_white.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/do_black_white.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529514886754 "|digital_cam_impl4|do_black_white:Inst_black_white"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_divider_ver1 do_black_white:Inst_black_white\|binary_divider_ver1:Inst_binary_divider " "Elaborating entity \"binary_divider_ver1\" for hierarchy \"do_black_white:Inst_black_white\|binary_divider_ver1:Inst_binary_divider\"" {  } { { "do_black_white.vhd" "Inst_binary_divider" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/do_black_white.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529514886755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "do_edge_detection do_edge_detection:Inst_edge_detection " "Elaborating entity \"do_edge_detection\" for hierarchy \"do_edge_detection:Inst_edge_detection\"" {  } { { "top_level.vhd" "Inst_edge_detection" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529514886757 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hsync_delayed do_edge_detection.vhd(96) " "Verilog HDL or VHDL warning at do_edge_detection.vhd(96): object \"hsync_delayed\" assigned a value but never read" {  } { { "do_edge_detection.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/do_edge_detection.vhd" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529514886761 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vsync_delayed do_edge_detection.vhd(97) " "Verilog HDL or VHDL warning at do_edge_detection.vhd(97): object \"vsync_delayed\" assigned a value but never read" {  } { { "do_edge_detection.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/do_edge_detection.vhd" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529514886761 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_sobel_wrapper do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper " "Elaborating entity \"edge_sobel_wrapper\" for hierarchy \"do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\"" {  } { { "do_edge_detection.vhd" "Inst_edge_sobel_wrapper" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/do_edge_detection.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529514886762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CacheSystem do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem " "Elaborating entity \"CacheSystem\" for hierarchy \"do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\"" {  } { { "ed_edge_sobel_wrapper.vhd" "CacheSystem" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_edge_sobel_wrapper.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529514886765 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out1 ed_cache_system.vhd(151) " "VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable \"pdata_out1\", which holds its previous value in one or more paths through the process" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1529514886770 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out2 ed_cache_system.vhd(151) " "VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable \"pdata_out2\", which holds its previous value in one or more paths through the process" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1529514886770 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out3 ed_cache_system.vhd(151) " "VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable \"pdata_out3\", which holds its previous value in one or more paths through the process" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1529514886770 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out4 ed_cache_system.vhd(151) " "VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable \"pdata_out4\", which holds its previous value in one or more paths through the process" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1529514886770 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out5 ed_cache_system.vhd(151) " "VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable \"pdata_out5\", which holds its previous value in one or more paths through the process" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1529514886771 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out6 ed_cache_system.vhd(151) " "VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable \"pdata_out6\", which holds its previous value in one or more paths through the process" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1529514886771 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out7 ed_cache_system.vhd(151) " "VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable \"pdata_out7\", which holds its previous value in one or more paths through the process" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1529514886771 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out8 ed_cache_system.vhd(151) " "VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable \"pdata_out8\", which holds its previous value in one or more paths through the process" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1529514886771 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pdata_out9 ed_cache_system.vhd(151) " "VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable \"pdata_out9\", which holds its previous value in one or more paths through the process" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1529514886771 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out9\[0\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out9\[0\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886771 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out9\[1\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out9\[1\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886771 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out9\[2\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out9\[2\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886771 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out9\[3\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out9\[3\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886772 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out9\[4\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out9\[4\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886772 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out9\[5\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out9\[5\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886772 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out9\[6\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out9\[6\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886772 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out9\[7\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out9\[7\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886772 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out8\[0\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out8\[0\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886772 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out8\[1\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out8\[1\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886772 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out8\[2\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out8\[2\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886772 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out8\[3\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out8\[3\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886772 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out8\[4\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out8\[4\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886772 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out8\[5\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out8\[5\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886773 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out8\[6\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out8\[6\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886773 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out8\[7\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out8\[7\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886773 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out7\[0\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out7\[0\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886773 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out7\[1\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out7\[1\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886773 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out7\[2\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out7\[2\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886773 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out7\[3\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out7\[3\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886773 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out7\[4\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out7\[4\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886773 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out7\[5\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out7\[5\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886773 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out7\[6\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out7\[6\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886773 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out7\[7\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out7\[7\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886773 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out6\[0\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out6\[0\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886773 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out6\[1\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out6\[1\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886774 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out6\[2\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out6\[2\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886774 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out6\[3\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out6\[3\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886774 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out6\[4\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out6\[4\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886774 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out6\[5\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out6\[5\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886774 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out6\[6\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out6\[6\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886774 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out6\[7\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out6\[7\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886774 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out5\[0\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out5\[0\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886774 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out5\[1\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out5\[1\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886774 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out5\[2\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out5\[2\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886774 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out5\[3\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out5\[3\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886774 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out5\[4\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out5\[4\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886775 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out5\[5\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out5\[5\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886775 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out5\[6\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out5\[6\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886775 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out5\[7\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out5\[7\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886775 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out4\[0\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out4\[0\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886775 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out4\[1\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out4\[1\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886775 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out4\[2\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out4\[2\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886775 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out4\[3\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out4\[3\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886775 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out4\[4\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out4\[4\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886775 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out4\[5\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out4\[5\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886775 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out4\[6\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out4\[6\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886775 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out4\[7\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out4\[7\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886775 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out3\[0\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out3\[0\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886775 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out3\[1\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out3\[1\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886776 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out3\[2\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out3\[2\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886776 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out3\[3\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out3\[3\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886776 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out3\[4\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out3\[4\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886776 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out3\[5\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out3\[5\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886776 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out3\[6\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out3\[6\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886776 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out3\[7\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out3\[7\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886776 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out2\[0\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out2\[0\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886776 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out2\[1\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out2\[1\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886776 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out2\[2\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out2\[2\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886776 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out2\[3\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out2\[3\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886776 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out2\[4\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out2\[4\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886776 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out2\[5\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out2\[5\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886776 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out2\[6\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out2\[6\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886776 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out2\[7\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out2\[7\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886776 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out1\[0\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out1\[0\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886776 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out1\[1\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out1\[1\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886776 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out1\[2\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out1\[2\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886776 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out1\[3\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out1\[3\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886777 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out1\[4\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out1\[4\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886777 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out1\[5\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out1\[5\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886777 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out1\[6\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out1\[6\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886777 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_out1\[7\] ed_cache_system.vhd(151) " "Inferred latch for \"pdata_out1\[7\]\" at ed_cache_system.vhd(151)" {  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886777 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DoubleFiFOLineBuffer do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|DoubleFiFOLineBuffer:DoubleLineBuffer " "Elaborating entity \"DoubleFiFOLineBuffer\" for hierarchy \"do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|DoubleFiFOLineBuffer:DoubleLineBuffer\"" {  } { { "ed_cache_system.vhd" "DoubleLineBuffer" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529514886778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFOLineBuffer do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|DoubleFiFOLineBuffer:DoubleLineBuffer\|FIFOLineBuffer:LineBuffer1 " "Elaborating entity \"FIFOLineBuffer\" for hierarchy \"do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|DoubleFiFOLineBuffer:DoubleLineBuffer\|FIFOLineBuffer:LineBuffer1\"" {  } { { "ed_double_fifo_linebuffer.vhd" "LineBuffer1" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_double_fifo_linebuffer.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529514886780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyncSignalsDelayer do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer " "Elaborating entity \"SyncSignalsDelayer\" for hierarchy \"do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\"" {  } { { "ed_cache_system.vhd" "Delayer" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529514886783 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fsync_temp ed_sync_signals_delayer.vhd(74) " "VHDL Process Statement warning at ed_sync_signals_delayer.vhd(74): inferring latch(es) for signal or variable \"fsync_temp\", which holds its previous value in one or more paths through the process" {  } { { "ed_sync_signals_delayer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_sync_signals_delayer.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1529514886784 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fsync_temp ed_sync_signals_delayer.vhd(74) " "Inferred latch for \"fsync_temp\" at ed_sync_signals_delayer.vhd(74)" {  } { { "ed_sync_signals_delayer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_sync_signals_delayer.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514886784 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|Counter:RowsCounterComp " "Elaborating entity \"Counter\" for hierarchy \"do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|Counter:RowsCounterComp\"" {  } { { "ed_sync_signals_delayer.vhd" "RowsCounterComp" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_sync_signals_delayer.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529514886785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter " "Elaborating entity \"Counter\" for hierarchy \"do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\"" {  } { { "ed_cache_system.vhd" "ColsCounter" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529514886787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_sobel do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|edge_sobel:krnl " "Elaborating entity \"edge_sobel\" for hierarchy \"do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|edge_sobel:krnl\"" {  } { { "ed_edge_sobel_wrapper.vhd" "krnl" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_edge_sobel_wrapper.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529514886790 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a0 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 50 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 64 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a1 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 64 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a2 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 112 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 64 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a3 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 64 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a12 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 422 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 64 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a13 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 453 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 64 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a14 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 484 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 64 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a15 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 515 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 64 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a24 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 794 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 64 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a25 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 64 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a26 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 856 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 64 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a27 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 887 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 64 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a36 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 1166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 64 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a37 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 1197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 64 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a38 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 1228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 64 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a39 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 1259 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 64 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a48 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 1538 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 64 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a49 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 1569 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 64 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a50 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 1600 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 64 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a51 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 1631 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 64 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a60 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 1910 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 64 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a61 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 1941 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 64 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a62 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 1972 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 64 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a63 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 2003 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 64 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a72 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 2282 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 64 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a73 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 2313 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 64 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a74 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 2344 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 64 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a75 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 2375 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 64 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a84 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 2654 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 64 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a85 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 2685 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 64 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a86 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 2716 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 64 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a87 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 2747 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 64 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a0 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 50 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 54 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a1 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 54 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a2 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 112 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 54 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a3 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 54 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a12 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 422 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 54 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a13 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 453 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 54 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a14 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 484 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 54 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a15 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 515 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 54 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a24 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 794 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 54 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a25 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 54 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a26 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 856 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 54 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a27 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 887 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 54 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a36 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 1166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 54 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a37 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 1197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 54 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a38 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 1228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 54 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a39 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 1259 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 54 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a48 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 1538 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 54 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a49 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 1569 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 54 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a50 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 1600 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 54 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a51 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 1631 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 54 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a60 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 1910 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 54 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a61 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 1941 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 54 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a62 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 1972 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 54 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a63 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 2003 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 54 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a72 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 2282 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 54 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a73 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 2313 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 54 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a74 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 2344 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 54 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a75 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 2375 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 54 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a84 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 2654 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 54 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a85 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 2685 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 54 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a86 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 2716 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 54 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a87 " "Synthesized away node \"frame_buffer:Inst_frame_buf_2\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_2pv3:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_2pv3.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf" 2747 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd" 64 0 0 } } { "frame_buffer.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd" 54 0 0 } } { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514887272 "|digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a87"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1529514887272 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1529514887272 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|DoubleFiFOLineBuffer:DoubleLineBuffer\|FIFOLineBuffer:LineBuffer2\|ram_array_rtl_0 " "Inferred RAM node \"do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|DoubleFiFOLineBuffer:DoubleLineBuffer\|FIFOLineBuffer:LineBuffer2\|ram_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1529514887919 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|DoubleFiFOLineBuffer:DoubleLineBuffer\|FIFOLineBuffer:LineBuffer1\|ram_array_rtl_0 " "Inferred RAM node \"do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|DoubleFiFOLineBuffer:DoubleLineBuffer\|FIFOLineBuffer:LineBuffer1\|ram_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1529514887920 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|DoubleFiFOLineBuffer:DoubleLineBuffer\|FIFOLineBuffer:LineBuffer2\|ram_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|DoubleFiFOLineBuffer:DoubleLineBuffer\|FIFOLineBuffer:LineBuffer2\|ram_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529514888718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529514888718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529514888718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 320 " "Parameter NUMWORDS_A set to 320" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529514888718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529514888718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529514888718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 320 " "Parameter NUMWORDS_B set to 320" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529514888718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529514888718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529514888718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529514888718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529514888718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529514888718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529514888718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529514888718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529514888718 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1529514888718 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|DoubleFiFOLineBuffer:DoubleLineBuffer\|FIFOLineBuffer:LineBuffer1\|ram_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|DoubleFiFOLineBuffer:DoubleLineBuffer\|FIFOLineBuffer:LineBuffer1\|ram_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529514888718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529514888718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529514888718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 320 " "Parameter NUMWORDS_A set to 320" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529514888718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529514888718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529514888718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 320 " "Parameter NUMWORDS_B set to 320" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529514888718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529514888718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529514888718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529514888718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529514888718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529514888718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529514888718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529514888718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529514888718 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1529514888718 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\|Mux0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\|Mux0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529514888718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529514888718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529514888718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529514888718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529514888718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529514888718 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE digital_cam_impl4.digital_cam_impl40.rtl.mif " "Parameter INIT_FILE set to digital_cam_impl4.digital_cam_impl40.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529514888718 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514888718 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1529514888718 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RGBtoYUV:Inst_RGBtoYUV\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RGBtoYUV:Inst_RGBtoYUV\|Mod0\"" {  } { { "output_files/RGBtoYUV.v" "Mod0" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514888720 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RGBtoYUV:Inst_RGBtoYUV\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RGBtoYUV:Inst_RGBtoYUV\|Div0\"" {  } { { "output_files/RGBtoYUV.v" "Div0" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514888720 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RGBtoYUV:Inst_RGBtoYUV\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RGBtoYUV:Inst_RGBtoYUV\|Mod1\"" {  } { { "output_files/RGBtoYUV.v" "Mod1" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514888720 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RGBtoYUV:Inst_RGBtoYUV\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RGBtoYUV:Inst_RGBtoYUV\|Div1\"" {  } { { "output_files/RGBtoYUV.v" "Div1" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514888720 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RGBtoYUV:Inst_RGBtoYUV\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RGBtoYUV:Inst_RGBtoYUV\|Mod2\"" {  } { { "output_files/RGBtoYUV.v" "Mod2" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514888720 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "do_black_white:Inst_black_white\|binary_divider_ver1:Inst_binary_divider\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"do_black_white:Inst_black_white\|binary_divider_ver1:Inst_binary_divider\|Div0\"" {  } { { "binary_divider.vhd" "Div0" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/binary_divider.vhd" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514888720 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RGBtoYUV:Inst_RGBtoYUV\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RGBtoYUV:Inst_RGBtoYUV\|Div4\"" {  } { { "output_files/RGBtoYUV.v" "Div4" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v" 115 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514888720 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1529514888720 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|DoubleFiFOLineBuffer:DoubleLineBuffer\|FIFOLineBuffer:LineBuffer2\|altsyncram:ram_array_rtl_0 " "Elaborated megafunction instantiation \"do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|DoubleFiFOLineBuffer:DoubleLineBuffer\|FIFOLineBuffer:LineBuffer2\|altsyncram:ram_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529514888749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|DoubleFiFOLineBuffer:DoubleLineBuffer\|FIFOLineBuffer:LineBuffer2\|altsyncram:ram_array_rtl_0 " "Instantiated megafunction \"do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|DoubleFiFOLineBuffer:DoubleLineBuffer\|FIFOLineBuffer:LineBuffer2\|altsyncram:ram_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514888749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514888749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514888749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 320 " "Parameter \"NUMWORDS_A\" = \"320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514888749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 4 " "Parameter \"WIDTH_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514888749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514888749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 320 " "Parameter \"NUMWORDS_B\" = \"320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514888749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514888749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514888749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514888749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514888749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514888749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514888749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514888749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514888749 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529514888749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bio1 " "Found entity 1: altsyncram_bio1" {  } { { "db/altsyncram_bio1.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_bio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514888814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514888814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0 " "Elaborated megafunction instantiation \"ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529514888836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0 " "Instantiated megafunction \"ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514888836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514888836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514888836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514888836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514888836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514888836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE digital_cam_impl4.digital_cam_impl40.rtl.mif " "Parameter \"INIT_FILE\" = \"digital_cam_impl4.digital_cam_impl40.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514888836 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529514888836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sn71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sn71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sn71 " "Found entity 1: altsyncram_sn71" {  } { { "db/altsyncram_sn71.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_sn71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514888898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514888898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RGBtoYUV:Inst_RGBtoYUV\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"RGBtoYUV:Inst_RGBtoYUV\|lpm_divide:Mod0\"" {  } { { "output_files/RGBtoYUV.v" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529514888938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RGBtoYUV:Inst_RGBtoYUV\|lpm_divide:Mod0 " "Instantiated megafunction \"RGBtoYUV:Inst_RGBtoYUV\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514888939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514888939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514888939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514888939 ""}  } { { "output_files/RGBtoYUV.v" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529514888939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h3m " "Found entity 1: lpm_divide_h3m" {  } { { "db/lpm_divide_h3m.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/lpm_divide_h3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514888998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514888998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514889023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514889023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/alt_u_div_eve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514889059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514889059 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RGBtoYUV:Inst_RGBtoYUV\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"RGBtoYUV:Inst_RGBtoYUV\|lpm_divide:Div0\"" {  } { { "output_files/RGBtoYUV.v" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529514889076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RGBtoYUV:Inst_RGBtoYUV\|lpm_divide:Div0 " "Instantiated megafunction \"RGBtoYUV:Inst_RGBtoYUV\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514889076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514889076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514889076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514889076 ""}  } { { "output_files/RGBtoYUV.v" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529514889076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ebm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ebm " "Found entity 1: lpm_divide_ebm" {  } { { "db/lpm_divide_ebm.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/lpm_divide_ebm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514889156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514889156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RGBtoYUV:Inst_RGBtoYUV\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"RGBtoYUV:Inst_RGBtoYUV\|lpm_divide:Div1\"" {  } { { "output_files/RGBtoYUV.v" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529514889180 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RGBtoYUV:Inst_RGBtoYUV\|lpm_divide:Div1 " "Instantiated megafunction \"RGBtoYUV:Inst_RGBtoYUV\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514889181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514889181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514889181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514889181 ""}  } { { "output_files/RGBtoYUV.v" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529514889181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/lpm_divide_hbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514889261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514889261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514889288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514889288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/alt_u_div_kve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514889322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514889322 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "do_black_white:Inst_black_white\|binary_divider_ver1:Inst_binary_divider\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"do_black_white:Inst_black_white\|binary_divider_ver1:Inst_binary_divider\|lpm_divide:Div0\"" {  } { { "binary_divider.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/binary_divider.vhd" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529514889378 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "do_black_white:Inst_black_white\|binary_divider_ver1:Inst_binary_divider\|lpm_divide:Div0 " "Instantiated megafunction \"do_black_white:Inst_black_white\|binary_divider_ver1:Inst_binary_divider\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514889379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514889379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514889379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514889379 ""}  } { { "binary_divider.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/binary_divider.vhd" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529514889379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9am " "Found entity 1: lpm_divide_9am" {  } { { "db/lpm_divide_9am.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/lpm_divide_9am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514889514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514889514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514889539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514889539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4te " "Found entity 1: alt_u_div_4te" {  } { { "db/alt_u_div_4te.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/alt_u_div_4te.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514889569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514889569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RGBtoYUV:Inst_RGBtoYUV\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"RGBtoYUV:Inst_RGBtoYUV\|lpm_divide:Div4\"" {  } { { "output_files/RGBtoYUV.v" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v" 115 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529514889601 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RGBtoYUV:Inst_RGBtoYUV\|lpm_divide:Div4 " "Instantiated megafunction \"RGBtoYUV:Inst_RGBtoYUV\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 64 " "Parameter \"LPM_WIDTHN\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514889601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 64 " "Parameter \"LPM_WIDTHD\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514889601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514889601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529514889601 ""}  } { { "output_files/RGBtoYUV.v" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v" 115 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529514889601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ddm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ddm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ddm " "Found entity 1: lpm_divide_ddm" {  } { { "db/lpm_divide_ddm.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/lpm_divide_ddm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514889666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514889666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_jnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_jnh " "Found entity 1: sign_div_unsign_jnh" {  } { { "db/sign_div_unsign_jnh.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/sign_div_unsign_jnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514889693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514889693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c3f " "Found entity 1: alt_u_div_c3f" {  } { { "db/alt_u_div_c3f.tdf" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/alt_u_div_c3f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529514890234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514890234 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1529514892242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[7\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529514892632 ""}  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529514892632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out7\[7\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out7\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529514892632 ""}  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529514892632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[4\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529514892633 ""}  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529514892633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out7\[4\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out7\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529514892633 ""}  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529514892633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[5\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529514892633 ""}  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529514892633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out7\[5\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out7\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529514892633 ""}  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529514892633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[6\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529514892633 ""}  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529514892633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out7\[6\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out7\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529514892633 ""}  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529514892633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out2\[6\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529514892633 ""}  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529514892633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out4\[6\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out4\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529514892634 ""}  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529514892634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out2\[7\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529514892634 ""}  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529514892634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out4\[7\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out4\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529514892634 ""}  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529514892634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out2\[4\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529514892634 ""}  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529514892634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out4\[4\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out4\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529514892634 ""}  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529514892634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out2\[5\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529514892634 ""}  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529514892634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out4\[5\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out4\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529514892634 ""}  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529514892634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out1\[7\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529514892635 ""}  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529514892635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out1\[4\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529514892635 ""}  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529514892635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out1\[5\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529514892635 ""}  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529514892635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out1\[6\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529514892635 ""}  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529514892635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out9\[7\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out9\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529514892635 ""}  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529514892635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out9\[4\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out9\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529514892635 ""}  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529514892635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out9\[5\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out9\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529514892635 ""}  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529514892635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out9\[6\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out9\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529514892635 ""}  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529514892635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out8\[6\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out8\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529514892636 ""}  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529514892636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out6\[6\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out6\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529514892636 ""}  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529514892636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out8\[7\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out8\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529514892636 ""}  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529514892636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out6\[7\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out6\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529514892636 ""}  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529514892636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out8\[4\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out8\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529514892636 ""}  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529514892636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out6\[4\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out6\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529514892636 ""}  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529514892636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out8\[5\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out8\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529514892636 ""}  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529514892636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out6\[5\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out6\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\] " "Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:RowsCounter\|num\[7\]" {  } { { "ed_counter.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529514892637 ""}  } { { "ed_cache_system.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529514892637 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync_N VCC " "Pin \"vga_sync_N\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529514899272 "|digital_cam_impl4|vga_sync_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ov7670_pwdn GND " "Pin \"ov7670_pwdn\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529514899272 "|digital_cam_impl4|ov7670_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "ov7670_reset VCC " "Pin \"ov7670_reset\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529514899272 "|digital_cam_impl4|ov7670_reset"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529514899272 "|digital_cam_impl4|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529514899272 "|digital_cam_impl4|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529514899272 "|digital_cam_impl4|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529514899272 "|digital_cam_impl4|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529514899272 "|digital_cam_impl4|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529514899272 "|digital_cam_impl4|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529514899272 "|digital_cam_impl4|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529514899272 "|digital_cam_impl4|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529514899272 "|digital_cam_impl4|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529514899272 "|digital_cam_impl4|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529514899272 "|digital_cam_impl4|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529514899272 "|digital_cam_impl4|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529514899272 "|digital_cam_impl4|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529514899272 "|digital_cam_impl4|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529514899272 "|digital_cam_impl4|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529514899272 "|digital_cam_impl4|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529514899272 "|digital_cam_impl4|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529514899272 "|digital_cam_impl4|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529514899272 "|digital_cam_impl4|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529514899272 "|digital_cam_impl4|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529514899272 "|digital_cam_impl4|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1529514899272 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1529514900274 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "10 0 4 0 0 " "Adding 10 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1529514909460 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529514909460 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|generic_pll4 " "RST port on the PLL is not properly connected on instance my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|generic_pll4. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1529514909647 ""}  } { { "db/my_altpll_altpll.v" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/my_altpll_altpll.v" 108 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1529514909647 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|generic_pll2 " "RST port on the PLL is not properly connected on instance my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1529514909657 ""}  } { { "db/my_altpll_altpll.v" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/my_altpll_altpll.v" 80 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1529514909657 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1529514909668 ""}  } { { "db/my_altpll_altpll.v" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/my_altpll_altpll.v" 66 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1529514909668 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|generic_pll3 " "RST port on the PLL is not properly connected on instance my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|generic_pll3. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1529514909678 ""}  } { { "db/my_altpll_altpll.v" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/my_altpll_altpll.v" 94 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1529514909678 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514910065 "|digital_cam_impl4|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514910065 "|digital_cam_impl4|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514910065 "|digital_cam_impl4|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529514910065 "|digital_cam_impl4|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1529514910065 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6732 " "Implemented 6732 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1529514910086 ""} { "Info" "ICUT_CUT_TM_OPINS" "78 " "Implemented 78 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1529514910086 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1529514910086 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6286 " "Implemented 6286 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1529514910086 ""} { "Info" "ICUT_CUT_TM_RAMS" "344 " "Implemented 344 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1529514910086 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1529514910086 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1529514910086 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 262 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 262 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5005 " "Peak virtual memory: 5005 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529514910159 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 20 19:15:10 2018 " "Processing ended: Wed Jun 20 19:15:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529514910159 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529514910159 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529514910159 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1529514910159 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1529514911923 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529514911929 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 20 19:15:11 2018 " "Processing started: Wed Jun 20 19:15:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529514911929 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1529514911929 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off digital_cam_impl4 -c digital_cam_impl4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off digital_cam_impl4 -c digital_cam_impl4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1529514911929 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1529514912116 ""}
{ "Info" "0" "" "Project  = digital_cam_impl4" {  } {  } 0 0 "Project  = digital_cam_impl4" 0 0 "Fitter" 0 0 1529514912116 ""}
{ "Info" "0" "" "Revision = digital_cam_impl4" {  } {  } 0 0 "Revision = digital_cam_impl4" 0 0 "Fitter" 0 0 1529514912116 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1529514912509 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "digital_cam_impl4 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"digital_cam_impl4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1529514912613 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529514912678 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529514912678 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|generic_pll4 " "RST port on the PLL is not properly connected on instance my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|generic_pll4. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1529514912816 ""}  } { { "db/my_altpll_altpll.v" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/my_altpll_altpll.v" 108 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1529514912816 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1529514912842 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1529514913415 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1529514913443 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1529514913812 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1529514914051 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 98 " "No exact pin location assignment(s) for 4 pins of 98 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1529514914430 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1529514928631 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1529514928966 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1529514928966 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (3 global) " "Promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 35 global CLKCTRL_G7 " "my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 with 35 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1529514929137 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_generic_pll2_outclk~CLKENA0 1173 global CLKCTRL_G0 " "my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_generic_pll2_outclk~CLKENA0 with 1173 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1529514929137 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_generic_pll3_outclk~CLKENA0 96 global CLKCTRL_G3 " "my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_generic_pll3_outclk~CLKENA0 with 96 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1529514929137 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1529514929137 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ov7670_pclk~inputCLKENA0 50 global CLKCTRL_G4 " "ov7670_pclk~inputCLKENA0 with 50 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1529514929137 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1529514929137 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529514929138 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "33 " "TimeQuest Timing Analyzer is analyzing 33 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1529514931031 ""}
{ "Info" "ISTA_SDC_FOUND" "digital_cam_impl4.sdc " "Reading SDC File: 'digital_cam_impl4.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1529514931041 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "digital_cam_impl4.sdc 13 DRAM_CLK port " "Ignored filter at digital_cam_impl4.sdc(13): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1529514931070 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock digital_cam_impl4.sdc 13 Argument <targets> is an empty collection " "Ignored create_clock at digital_cam_impl4.sdc(13): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1529514931071 ""}  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1529514931071 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "digital_cam_impl4.sdc 15 AUD_XCK port " "Ignored filter at digital_cam_impl4.sdc(15): AUD_XCK could not be matched with a port" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1529514931071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock digital_cam_impl4.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at digital_cam_impl4.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\] " "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\]" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1529514931071 ""}  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1529514931071 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "digital_cam_impl4.sdc 16 AUD_BCLK port " "Ignored filter at digital_cam_impl4.sdc(16): AUD_BCLK could not be matched with a port" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1529514931072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock digital_cam_impl4.sdc 16 Argument <targets> is an empty collection " "Ignored create_clock at digital_cam_impl4.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1529514931072 ""}  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1529514931072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock digital_cam_impl4.sdc 16 Time value \"1.536 MH\" is not valid " "Ignored create_clock at digital_cam_impl4.sdc(16): Time value \"1.536 MH\" is not valid" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1529514931072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock digital_cam_impl4.sdc 16 Option -period: Invalid clock period " "Ignored create_clock at digital_cam_impl4.sdc(16): Option -period: Invalid clock period" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1529514931072 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "digital_cam_impl4.sdc 27 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at digital_cam_impl4.sdc(27): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1529514931073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock digital_cam_impl4.sdc 27 Argument <targets> is not an object ID " "Ignored create_clock at digital_cam_impl4.sdc(27): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1529514931073 ""}  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1529514931073 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "digital_cam_impl4.sdc 28 altera_reserved_tdi port " "Ignored filter at digital_cam_impl4.sdc(28): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1529514931073 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "digital_cam_impl4.sdc 28 altera_reserved_tck clock " "Ignored filter at digital_cam_impl4.sdc(28): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1529514931073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay digital_cam_impl4.sdc 28 Argument <targets> is an empty collection " "Ignored set_input_delay at digital_cam_impl4.sdc(28): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1529514931074 ""}  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1529514931074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay digital_cam_impl4.sdc 28 Argument -clock is not an object ID " "Ignored set_input_delay at digital_cam_impl4.sdc(28): Argument -clock is not an object ID" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1529514931074 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "digital_cam_impl4.sdc 29 altera_reserved_tms port " "Ignored filter at digital_cam_impl4.sdc(29): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1529514931074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay digital_cam_impl4.sdc 29 Argument <targets> is an empty collection " "Ignored set_input_delay at digital_cam_impl4.sdc(29): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1529514931074 ""}  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1529514931074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay digital_cam_impl4.sdc 29 Argument -clock is not an object ID " "Ignored set_input_delay at digital_cam_impl4.sdc(29): Argument -clock is not an object ID" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1529514931074 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "digital_cam_impl4.sdc 30 altera_reserved_tdo port " "Ignored filter at digital_cam_impl4.sdc(30): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1529514931074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay digital_cam_impl4.sdc 30 Argument <targets> is an empty collection " "Ignored set_output_delay at digital_cam_impl4.sdc(30): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1529514931075 ""}  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1529514931075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay digital_cam_impl4.sdc 30 Argument -clock is not an object ID " "Ignored set_output_delay at digital_cam_impl4.sdc(30): Argument -clock is not an object ID" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1529514931075 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1529514931077 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1529514931077 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1529514931077 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1529514931077 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1529514931077 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1529514931077 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay digital_cam_impl4.sdc 72 Set_input_delay/set_output_delay has replaced one or more delays on port \"vga_blank_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at digital_cam_impl4.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port \"vga_blank_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports vga_blank_n\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports vga_blank_n\]" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1529514931078 ""}  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 72 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1529514931078 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay digital_cam_impl4.sdc 73 Set_input_delay/set_output_delay has replaced one or more delays on port \"vga_blank_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at digital_cam_impl4.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port \"vga_blank_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports vga_blank_n\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports vga_blank_n\]" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1529514931078 ""}  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 73 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1529514931078 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov7670_pclk " "Node: ov7670_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ov7670_capture:Inst_ov7670_capture\|end_of_frame_reg ov7670_pclk " "Register ov7670_capture:Inst_ov7670_capture\|end_of_frame_reg is being clocked by ov7670_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529514931116 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1529514931116 "|digital_cam_impl4|ov7670_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "do_edge_detection:Inst_edge_detection\|clk_div2 " "Node: do_edge_detection:Inst_edge_detection\|clk_div2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|edge_sobel:krnl\|pdata_o\[4\] do_edge_detection:Inst_edge_detection\|clk_div2 " "Register do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|edge_sobel:krnl\|pdata_o\[4\] is being clocked by do_edge_detection:Inst_edge_detection\|clk_div2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529514931116 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1529514931116 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|clk_div2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] " "Node: do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[7\] do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[7\] is being clocked by do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529514931116 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1529514931116 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 " "Node: do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rowsDelayCounterFalling\[4\] do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 " "Register do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rowsDelayCounterFalling\[4\] is being clocked by do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529514931116 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1529514931116 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529514931122 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529514931122 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529514931122 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529514931122 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529514931122 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1529514931122 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1529514931204 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "ov7670_pclk_col1 " "Virtual clock ov7670_pclk_col1 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1529514931206 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1529514931207 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1529514931207 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1529514931207 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       clk_50 " "  20.000       clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1529514931207 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.259      clk_vga " "   9.259      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1529514931207 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1529514931207 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " "  10.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1529514931207 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " "  40.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1529514931207 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " "  20.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1529514931207 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 ov7670_pclk_col1 " "  33.333 ov7670_pclk_col1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1529514931207 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1529514931207 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1529514931462 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1529514931467 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1529514931477 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1529514931482 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1529514931482 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1529514931485 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1529514932401 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 I/O output buffer " "Packed 24 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1529514932405 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1529514932405 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:19 " "Fitter preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529514932847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1529514944396 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1529514946578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:32 " "Fitter placement preparation operations ending: elapsed time is 00:00:32" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529514976633 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1529515034031 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1529515114410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:21 " "Fitter placement operations ending: elapsed time is 00:01:21" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529515114410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1529515121085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X11_Y58 X21_Y69 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X11_Y58 to location X21_Y69" {  } { { "loc" "" { Generic "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X11_Y58 to location X21_Y69"} { { 12 { 0 ""} 11 58 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1529515172682 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1529515172682 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1529515251679 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1529515251679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:01 " "Fitter routing operations ending: elapsed time is 00:02:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529515251685 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 58.15 " "Total time spent on timing analysis during the Fitter is 58.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1529515266915 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1529515267174 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1529515281941 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1529515281948 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1529515295314 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:57 " "Fitter post-fit operations ending: elapsed time is 00:00:57" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529515323863 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/digital_cam_impl4.fit.smsg " "Generated suppressed messages file C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/digital_cam_impl4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1529515325052 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 34 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6707 " "Peak virtual memory: 6707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529515328661 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 20 19:22:08 2018 " "Processing ended: Wed Jun 20 19:22:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529515328661 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:57 " "Elapsed time: 00:06:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529515328661 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:11:19 " "Total CPU time (on all processors): 00:11:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529515328661 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1529515328661 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1529515330465 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529515330472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 20 19:22:10 2018 " "Processing started: Wed Jun 20 19:22:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529515330472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1529515330472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off digital_cam_impl4 -c digital_cam_impl4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off digital_cam_impl4 -c digital_cam_impl4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1529515330472 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1529515345126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4934 " "Peak virtual memory: 4934 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529515348814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 20 19:22:28 2018 " "Processing ended: Wed Jun 20 19:22:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529515348814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529515348814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529515348814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1529515348814 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1529515349586 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1529515350696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529515350702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 20 19:22:30 2018 " "Processing started: Wed Jun 20 19:22:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529515350702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515350702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta digital_cam_impl4 -c digital_cam_impl4 " "Command: quartus_sta digital_cam_impl4 -c digital_cam_impl4" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515350702 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1529515350968 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515352530 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515352594 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515352594 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "33 " "TimeQuest Timing Analyzer is analyzing 33 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515353791 ""}
{ "Info" "ISTA_SDC_FOUND" "digital_cam_impl4.sdc " "Reading SDC File: 'digital_cam_impl4.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515354090 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "digital_cam_impl4.sdc 13 DRAM_CLK port " "Ignored filter at digital_cam_impl4.sdc(13): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515354153 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock digital_cam_impl4.sdc 13 Argument <targets> is an empty collection " "Ignored create_clock at digital_cam_impl4.sdc(13): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1529515354153 ""}  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515354153 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "digital_cam_impl4.sdc 15 AUD_XCK port " "Ignored filter at digital_cam_impl4.sdc(15): AUD_XCK could not be matched with a port" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515354153 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock digital_cam_impl4.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at digital_cam_impl4.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\] " "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\]" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1529515354154 ""}  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515354154 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "digital_cam_impl4.sdc 16 AUD_BCLK port " "Ignored filter at digital_cam_impl4.sdc(16): AUD_BCLK could not be matched with a port" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515354154 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock digital_cam_impl4.sdc 16 Argument <targets> is an empty collection " "Ignored create_clock at digital_cam_impl4.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1529515354154 ""}  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515354154 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock digital_cam_impl4.sdc 16 Time value \"1.536 MH\" is not valid " "Ignored create_clock at digital_cam_impl4.sdc(16): Time value \"1.536 MH\" is not valid" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515354154 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock digital_cam_impl4.sdc 16 Option -period: Invalid clock period " "Ignored create_clock at digital_cam_impl4.sdc(16): Option -period: Invalid clock period" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515354154 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "digital_cam_impl4.sdc 27 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at digital_cam_impl4.sdc(27): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515354155 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock digital_cam_impl4.sdc 27 Argument <targets> is not an object ID " "Ignored create_clock at digital_cam_impl4.sdc(27): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1529515354155 ""}  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515354155 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "digital_cam_impl4.sdc 28 altera_reserved_tdi port " "Ignored filter at digital_cam_impl4.sdc(28): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515354155 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "digital_cam_impl4.sdc 28 altera_reserved_tck clock " "Ignored filter at digital_cam_impl4.sdc(28): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515354155 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay digital_cam_impl4.sdc 28 Argument <targets> is an empty collection " "Ignored set_input_delay at digital_cam_impl4.sdc(28): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1529515354156 ""}  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515354156 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay digital_cam_impl4.sdc 28 Argument -clock is not an object ID " "Ignored set_input_delay at digital_cam_impl4.sdc(28): Argument -clock is not an object ID" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515354156 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "digital_cam_impl4.sdc 29 altera_reserved_tms port " "Ignored filter at digital_cam_impl4.sdc(29): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515354156 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay digital_cam_impl4.sdc 29 Argument <targets> is an empty collection " "Ignored set_input_delay at digital_cam_impl4.sdc(29): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1529515354156 ""}  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515354156 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay digital_cam_impl4.sdc 29 Argument -clock is not an object ID " "Ignored set_input_delay at digital_cam_impl4.sdc(29): Argument -clock is not an object ID" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515354156 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "digital_cam_impl4.sdc 30 altera_reserved_tdo port " "Ignored filter at digital_cam_impl4.sdc(30): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515354156 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay digital_cam_impl4.sdc 30 Argument <targets> is an empty collection " "Ignored set_output_delay at digital_cam_impl4.sdc(30): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1529515354157 ""}  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515354157 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay digital_cam_impl4.sdc 30 Argument -clock is not an object ID " "Ignored set_output_delay at digital_cam_impl4.sdc(30): Argument -clock is not an object ID" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515354157 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1529515354159 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1529515354159 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1529515354159 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} \{Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1529515354159 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515354159 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515354159 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay digital_cam_impl4.sdc 72 Set_input_delay/set_output_delay has replaced one or more delays on port \"vga_blank_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at digital_cam_impl4.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port \"vga_blank_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports vga_blank_n\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports vga_blank_n\]" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1529515354160 ""}  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 72 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515354160 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay digital_cam_impl4.sdc 73 Set_input_delay/set_output_delay has replaced one or more delays on port \"vga_blank_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at digital_cam_impl4.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port \"vga_blank_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports vga_blank_n\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports vga_blank_n\]" {  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1529515354160 ""}  } { { "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" "" { Text "C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/digital_cam_impl4.sdc" 73 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515354160 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov7670_pclk " "Node: ov7670_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ov7670_capture:Inst_ov7670_capture\|end_of_frame_reg ov7670_pclk " "Register ov7670_capture:Inst_ov7670_capture\|end_of_frame_reg is being clocked by ov7670_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529515354216 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515354216 "|digital_cam_impl4|ov7670_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "do_edge_detection:Inst_edge_detection\|clk_div2 " "Node: do_edge_detection:Inst_edge_detection\|clk_div2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|edge_sobel:krnl\|pdata_o\[7\] do_edge_detection:Inst_edge_detection\|clk_div2 " "Register do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|edge_sobel:krnl\|pdata_o\[7\] is being clocked by do_edge_detection:Inst_edge_detection\|clk_div2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529515354216 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515354216 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|clk_div2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] " "Node: do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[7\] do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[7\] is being clocked by do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529515354217 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515354217 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 " "Node: do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rowsDelayCounterFalling\[2\] do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 " "Register do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rowsDelayCounterFalling\[2\] is being clocked by do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529515354217 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515354217 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529515354249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529515354249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529515354249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529515354249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529515354249 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515354249 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515354323 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "ov7670_pclk_col1 " "Virtual clock ov7670_pclk_col1 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515354331 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1529515354333 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1529515354352 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1529515365022 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515365022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -170.704 " "Worst-case setup slack is -170.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515365026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515365026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -170.704          -13841.735 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " " -170.704          -13841.735 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515365026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.574            -186.517 clk_vga  " "   -8.574            -186.517 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515365026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.966               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    4.966               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515365026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.391               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    5.391               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515365026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515365026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.235 " "Worst-case hold slack is 0.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515366154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515366154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.235               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515366154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.241               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515366154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.296               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515366154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.262               0.000 clk_vga  " "    3.262               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515366154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515366154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 36.969 " "Worst-case recovery slack is 36.969" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515366292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515366292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.969               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   36.969               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515366292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515366292 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.847 " "Worst-case removal slack is 1.847" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515366443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515366443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.847               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    1.847               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515366443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515366443 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515366455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515366455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515366455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.294               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    4.294               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515366455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.781               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    8.781               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515366455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.900               0.000 clk_50  " "    9.900               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515366455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.756               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   18.756               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515366455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515366455 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1529515366657 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515366775 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515389109 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov7670_pclk " "Node: ov7670_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ov7670_capture:Inst_ov7670_capture\|end_of_frame_reg ov7670_pclk " "Register ov7670_capture:Inst_ov7670_capture\|end_of_frame_reg is being clocked by ov7670_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529515389894 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515389894 "|digital_cam_impl4|ov7670_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "do_edge_detection:Inst_edge_detection\|clk_div2 " "Node: do_edge_detection:Inst_edge_detection\|clk_div2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|edge_sobel:krnl\|pdata_o\[7\] do_edge_detection:Inst_edge_detection\|clk_div2 " "Register do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|edge_sobel:krnl\|pdata_o\[7\] is being clocked by do_edge_detection:Inst_edge_detection\|clk_div2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529515389894 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515389894 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|clk_div2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] " "Node: do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[7\] do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[7\] is being clocked by do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529515389894 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515389894 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 " "Node: do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rowsDelayCounterFalling\[2\] do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 " "Register do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rowsDelayCounterFalling\[2\] is being clocked by do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529515389894 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515389894 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529515389918 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529515389918 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529515389918 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529515389918 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529515389918 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515389918 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515389922 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "ov7670_pclk_col1 " "Virtual clock ov7670_pclk_col1 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515389928 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1529515392943 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515392943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -173.536 " "Worst-case setup slack is -173.536" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515392959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515392959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -173.536          -13459.178 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " " -173.536          -13459.178 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515392959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.402            -183.608 clk_vga  " "   -8.402            -183.608 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515392959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.172               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    5.172               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515392959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.394               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    5.394               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515392959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515392959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.212 " "Worst-case hold slack is 0.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515395418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515395418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.212               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515395418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.227               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515395418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.285               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515395418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.185               0.000 clk_vga  " "    3.185               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515395418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515395418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 37.042 " "Worst-case recovery slack is 37.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515395785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515395785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.042               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   37.042               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515395785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515395785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.745 " "Worst-case removal slack is 1.745" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515396024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515396024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.745               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    1.745               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515396024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515396024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515396041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515396041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515396041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.245               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    4.245               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515396041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.764               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    8.764               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515396041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.926               0.000 clk_50  " "    9.926               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515396041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.733               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   18.733               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515396041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515396041 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1529515396213 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515396868 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515414042 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov7670_pclk " "Node: ov7670_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ov7670_capture:Inst_ov7670_capture\|end_of_frame_reg ov7670_pclk " "Register ov7670_capture:Inst_ov7670_capture\|end_of_frame_reg is being clocked by ov7670_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529515414918 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515414918 "|digital_cam_impl4|ov7670_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "do_edge_detection:Inst_edge_detection\|clk_div2 " "Node: do_edge_detection:Inst_edge_detection\|clk_div2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|edge_sobel:krnl\|pdata_o\[7\] do_edge_detection:Inst_edge_detection\|clk_div2 " "Register do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|edge_sobel:krnl\|pdata_o\[7\] is being clocked by do_edge_detection:Inst_edge_detection\|clk_div2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529515414918 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515414918 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|clk_div2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] " "Node: do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[7\] do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[7\] is being clocked by do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529515414918 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515414918 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 " "Node: do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rowsDelayCounterFalling\[2\] do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 " "Register do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rowsDelayCounterFalling\[2\] is being clocked by do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529515414918 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515414918 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529515414941 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529515414941 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529515414941 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529515414941 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529515414941 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515414941 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515414945 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "ov7670_pclk_col1 " "Virtual clock ov7670_pclk_col1 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515414952 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1529515416201 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515416201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -80.197 " "Worst-case setup slack is -80.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515416205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515416205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -80.197            -695.932 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "  -80.197            -695.932 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515416205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.124            -113.845 clk_vga  " "   -5.124            -113.845 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515416205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.027               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    7.027               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515416205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.316               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    7.316               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515416205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515416205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.136 " "Worst-case hold slack is 0.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515417431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515417431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.136               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515417431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.139               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515417431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.172               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515417431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.384               0.000 clk_vga  " "    1.384               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515417431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515417431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 38.125 " "Worst-case recovery slack is 38.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515417543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515417543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.125               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   38.125               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515417543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515417543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.083 " "Worst-case removal slack is 1.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515417651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515417651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.083               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    1.083               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515417651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515417651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515417665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515417665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515417665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.548               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    4.548               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515417665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.893               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    8.893               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515417665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.643               0.000 clk_50  " "    9.643               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515417665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.880               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   18.880               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515417665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515417665 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1529515417840 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov7670_pclk " "Node: ov7670_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ov7670_capture:Inst_ov7670_capture\|end_of_frame_reg ov7670_pclk " "Register ov7670_capture:Inst_ov7670_capture\|end_of_frame_reg is being clocked by ov7670_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529515418729 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515418729 "|digital_cam_impl4|ov7670_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "do_edge_detection:Inst_edge_detection\|clk_div2 " "Node: do_edge_detection:Inst_edge_detection\|clk_div2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|edge_sobel:krnl\|pdata_o\[7\] do_edge_detection:Inst_edge_detection\|clk_div2 " "Register do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|edge_sobel:krnl\|pdata_o\[7\] is being clocked by do_edge_detection:Inst_edge_detection\|clk_div2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529515418729 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515418729 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|clk_div2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] " "Node: do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[7\] do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\] " "Latch do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|pdata_out3\[7\] is being clocked by do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|Counter:ColsCounter\|num\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529515418730 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515418730 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter|num[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 " "Node: do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rowsDelayCounterFalling\[2\] do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2 " "Register do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rowsDelayCounterFalling\[2\] is being clocked by do_edge_detection:Inst_edge_detection\|edge_sobel_wrapper:Inst_edge_sobel_wrapper\|CacheSystem:CacheSystem\|SyncSignalsDelayer:Delayer\|rsync2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529515418730 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515418730 "|digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rsync2"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529515418753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529515418753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529515418753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529515418753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529515418753 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515418753 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515418757 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "ov7670_pclk_col1 " "Virtual clock ov7670_pclk_col1 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515418765 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1529515419785 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515419785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -73.947 " "Worst-case setup slack is -73.947" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515419789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515419789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -73.947            -637.364 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "  -73.947            -637.364 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515419789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.831            -108.240 clk_vga  " "   -4.831            -108.240 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515419789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.319               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    7.319               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515419789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.540               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    7.540               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515419789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515419789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.126 " "Worst-case hold slack is 0.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515421033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515421033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.126               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515421033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.126               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515421033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.158               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515421033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.200               0.000 clk_vga  " "    1.200               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515421033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515421033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 38.315 " "Worst-case recovery slack is 38.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515421136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515421136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.315               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   38.315               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515421136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515421136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.975 " "Worst-case removal slack is 0.975" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515421261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515421261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.975               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.975               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515421261 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515421261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515421276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515421276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515421276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.541               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    4.541               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515421276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.890               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    8.890               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515421276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.632               0.000 clk_50  " "    9.632               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515421276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.882               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   18.882               0.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529515421276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515421276 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515425208 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515425212 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 47 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5524 " "Peak virtual memory: 5524 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529515425688 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 20 19:23:45 2018 " "Processing ended: Wed Jun 20 19:23:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529515425688 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:15 " "Elapsed time: 00:01:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529515425688 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:53 " "Total CPU time (on all processors): 00:01:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529515425688 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515425688 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529515428288 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529515428300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 20 19:23:47 2018 " "Processing started: Wed Jun 20 19:23:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529515428300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1529515428300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off digital_cam_impl4 -c digital_cam_impl4 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off digital_cam_impl4 -c digital_cam_impl4" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1529515428300 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1529515431195 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_cam_impl4.vho C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/simulation/modelsim/ simulation " "Generated file digital_cam_impl4.vho in folder \"C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529515433742 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4991 " "Peak virtual memory: 4991 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529515434042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 20 19:23:54 2018 " "Processing ended: Wed Jun 20 19:23:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529515434042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529515434042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529515434042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1529515434042 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 344 s " "Quartus Prime Full Compilation was successful. 0 errors, 344 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1529515434817 ""}
