<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_microblaze_0_3_synth_1" LaunchDir="D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/design_1_microblaze_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_dlmb_bram_if_cntlr_4_synth_1" LaunchDir="D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/design_1_dlmb_bram_if_cntlr_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_lmb_bram_4_synth_1" LaunchDir="D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/design_1_lmb_bram_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_3_synth_1" LaunchDir="D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/design_1_auto_pc_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ilmb_v10_4_synth_1" LaunchDir="D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/design_1_ilmb_v10_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_4_synth_1" LaunchDir="D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/design_1_auto_pc_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_3_synth_1" LaunchDir="D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/design_1_xbar_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_dlmb_v10_4_synth_1" LaunchDir="D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/design_1_dlmb_v10_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_ilmb_v10_4_synth_1"/>
	</Run>
	<Run Id="design_1_ilmb_bram_if_cntlr_4_synth_1" LaunchDir="D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/design_1_ilmb_bram_if_cntlr_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_dlmb_bram_if_cntlr_4_synth_1"/>
	</Run>
	<Run Id="design_1_microblaze_0_axi_intc_4_synth_1" LaunchDir="D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/design_1_microblaze_0_axi_intc_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_uartlite_0_1_synth_1" LaunchDir="D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/design_1_axi_uartlite_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_dma_0_3_synth_1" LaunchDir="D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/design_1_axi_dma_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_cc_1_synth_1" LaunchDir="D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/design_1_auto_cc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_2_synth_1" LaunchDir="D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/design_1_auto_pc_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_inverter_0_3_synth_1" LaunchDir="D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/design_1_inverter_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rst_clk_wiz_1_100M_4_synth_1" LaunchDir="D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/design_1_rst_clk_wiz_1_100M_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_1_synth_1" LaunchDir="D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/design_1_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_pc_2_synth_1"/>
	</Run>
	<Run Id="design_1_clk_wiz_1_4_synth_1" LaunchDir="D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/design_1_clk_wiz_1_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rst_mig_7series_0_100M_2_synth_1" LaunchDir="D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/design_1_rst_mig_7series_0_100M_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_mdm_1_4_synth_1" LaunchDir="D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/design_1_mdm_1_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_0_synth_1" LaunchDir="D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/design_1_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_pc_2_synth_1"/>
	</Run>
	<Run Id="design_1_mig_7series_0_3_synth_1" LaunchDir="D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/design_1_mig_7series_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_microblaze_0_3_synth_1"/>
		<Parent Id="design_1_dlmb_bram_if_cntlr_4_synth_1"/>
		<Parent Id="design_1_lmb_bram_4_synth_1"/>
		<Parent Id="design_1_auto_pc_3_synth_1"/>
		<Parent Id="design_1_ilmb_v10_4_synth_1"/>
		<Parent Id="design_1_auto_pc_4_synth_1"/>
		<Parent Id="design_1_xbar_3_synth_1"/>
		<Parent Id="design_1_dlmb_v10_4_synth_1"/>
		<Parent Id="design_1_ilmb_bram_if_cntlr_4_synth_1"/>
		<Parent Id="design_1_microblaze_0_axi_intc_4_synth_1"/>
		<Parent Id="design_1_axi_uartlite_0_1_synth_1"/>
		<Parent Id="design_1_axi_dma_0_3_synth_1"/>
		<Parent Id="design_1_auto_cc_1_synth_1"/>
		<Parent Id="design_1_auto_pc_2_synth_1"/>
		<Parent Id="design_1_inverter_0_3_synth_1"/>
		<Parent Id="design_1_rst_clk_wiz_1_100M_4_synth_1"/>
		<Parent Id="design_1_auto_pc_1_synth_1"/>
		<Parent Id="design_1_clk_wiz_1_4_synth_1"/>
		<Parent Id="design_1_rst_mig_7series_0_100M_2_synth_1"/>
		<Parent Id="design_1_mdm_1_4_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
		<Parent Id="design_1_mig_7series_0_3_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="D:/PROJECTS/FPGAImageProcessing/DMASys_2018/DMASys_2018.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="route_design">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_microblaze_0_3_synth_1"/>
		<Parent Id="design_1_dlmb_bram_if_cntlr_4_synth_1"/>
		<Parent Id="design_1_lmb_bram_4_synth_1"/>
		<Parent Id="design_1_auto_pc_3_synth_1"/>
		<Parent Id="design_1_ilmb_v10_4_synth_1"/>
		<Parent Id="design_1_auto_pc_4_synth_1"/>
		<Parent Id="design_1_xbar_3_synth_1"/>
		<Parent Id="design_1_dlmb_v10_4_synth_1"/>
		<Parent Id="design_1_ilmb_bram_if_cntlr_4_synth_1"/>
		<Parent Id="design_1_microblaze_0_axi_intc_4_synth_1"/>
		<Parent Id="design_1_axi_uartlite_0_1_synth_1"/>
		<Parent Id="design_1_axi_dma_0_3_synth_1"/>
		<Parent Id="design_1_auto_cc_1_synth_1"/>
		<Parent Id="design_1_auto_pc_2_synth_1"/>
		<Parent Id="design_1_inverter_0_3_synth_1"/>
		<Parent Id="design_1_rst_clk_wiz_1_100M_4_synth_1"/>
		<Parent Id="design_1_auto_pc_1_synth_1"/>
		<Parent Id="design_1_clk_wiz_1_4_synth_1"/>
		<Parent Id="design_1_rst_mig_7series_0_100M_2_synth_1"/>
		<Parent Id="design_1_mdm_1_4_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
		<Parent Id="design_1_mig_7series_0_3_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

