--------------------------------------------------------------------------------
Release 10.1.03 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

C:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise
M:/MASTER/COMPET/Trigger/HW/HDL/CTU/CTU.ise -intstyle ise -v 3 -s 1 -xml top
top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc5vlx50t,ff1136,-1 (PRODUCTION 1.62 2008-08-19, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock FPGA100M
------------+------------+------------+------------------------+--------+
            |  Setup to  |  Hold to   |                        | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)       | Phase  |
------------+------------+------------+------------------------+--------+
RESET       |    1.780(R)|    0.344(R)|Inst_CRU/fpga_100m_clk_s|   0.000|
------------+------------+------------+------------------------+--------+

Clock FPGA100M to Pad
------------+------------+------------------------+--------+
            | clk (edge) |                        | Clock  |
Destination |   to PAD   |Internal Clock(s)       | Phase  |
------------+------------+------------------------+--------+
MCLK100     |    9.369(R)|Inst_CRU/mclk_s         |   0.000|
            |    9.369(F)|Inst_CRU/mclk_s         |   0.000|
MCLK100_b   |    9.369(R)|Inst_CRU/mclk_s         |   0.000|
            |    9.369(F)|Inst_CRU/mclk_s         |   0.000|
RESET_ROC   |    8.710(R)|Inst_CRU/fpga_100m_clk_s|   0.000|
------------+------------+------------------------+--------+

Clock to Setup on destination clock FPGA100M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FPGA100M       |    4.271|         |    0.140|         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Feb 15 13:10:19 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 226 MB



