#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr  7 19:08:53 2023
# Process ID: 2276
# Current directory: /home/yutong/RISC-V_SoC/vivado
# Command line: vivado
# Log file: /home/yutong/RISC-V_SoC/vivado/vivado.log
# Journal file: /home/yutong/RISC-V_SoC/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/yutong/RISC-V_SoC/vivado/soc/soc.xpr
update_compile_order -fileset sources_1
open_bd_delaunch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
ipx::open_ipxact_file /home/yutong/RISC-V_SoC/component.xml
ipx::merge_project_changes ports [ipx::current_core]
set_property core_revision 7 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/yutong/RISC-V_SoC
ipx::infer_bus_interface clk_32k xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
ipx::infer_bus_interface sclk xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
ipx::infer_bus_interface rmii_refclk xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
ipx::add_bus_interface spi_m [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:spi_rtl:1.0 [ipx::get_bus_interfaces spi_m -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:spi:1.0 [ipx::get_bus_interfaces spi_m -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces spi_m -of_objects [ipx::current_core]]
ipx::remove_bus_interface spi_m [ipx::current_core]
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk_32k -of_objects [ipx::current_core]]
ipx::remove_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk_32k -of_objects [ipx::current_core]]
ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces clk_32k -of_objects [ipx::current_core]]
ipx::remove_bus_parameter FREQ_HZ [ipx::get_bus_interfaces clk_32k -of_objects [ipx::current_core]]
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk_32k -of_objects [ipx::current_core]]
ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces sclk -of_objects [ipx::current_core]]
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces sclk -of_objects [ipx::current_core]]
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces rmii_refclk -of_objects [ipx::current_core]]
ipx::remove_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk_32k -of_objects [ipx::current_core]]
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk_32k -of_objects [ipx::current_core]]
ipx::infer_bus_interface sclk xilinx.com:signal:data_rtl:1.0 [ipx::current_core]
ipx::remove_bus_interface sclk [ipx::current_core]
ipx::remove_bus_interface clk_32k [ipx::current_core]
ipx::remove_bus_interface rmii_refclk [ipx::current_core]
ipx::infer_bus_interface rmii_refclk xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces rmii_refclk -of_objects [ipx::current_core]]
set_property core_revision 8 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/yutong/RISC-V_SoC
ipx::remove_bus_interface rmii_refclk [ipx::current_core]
set_property core_revision 9 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/yutong/RISC-V_SoC
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 10 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/yutong/RISC-V_SoC
