{
  "totalCount" : 5505,
  "totalCountFiltered" : 5505,
  "duration" : 739,
  "indexDuration" : 418,
  "requestDuration" : 620,
  "searchUid" : "0c065bb3-9ba9-4cb8-97a8-d8acc19c2b10",
  "pipeline" : "Docs_Hub",
  "apiVersion" : 2,
  "splitTestRun" : "Docs_Hub-mirror-1668687627",
  "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-1-uzhp5fv6fiqzeaaxmeia3qko2i",
  "indexRegion" : "us-east-1",
  "indexToken" : "YXJtbGltaXRlZHByb2R1Y3Rpb251YmhwbzJ5NC13MTgwdG40cC1JbmRleGVyLTEtdXpocDVmdjZmaXF6ZWFheG1laWEzcWtvMmk=",
  "refinedKeywords" : [ ],
  "triggers" : [ ],
  "termsToHighlight" : { },
  "phrasesToHighlight" : { },
  "queryCorrections" : [ ],
  "groupByResults" : [ ],
  "facets" : [ ],
  "suggestedFacets" : [ ],
  "categoryFacets" : [ ],
  "results" : [ {
    "title" : "How do I calculate the Mean Time Between Failures (MTBF) of Arm synchronizers?",
    "uri" : "https://developer.arm.com/documentation/ka005112/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005112/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005112/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005112/1-0/en",
    "excerpt" : "Article ID: KA005112 Applies To: Logic Libraries, Logic Libraries Base Kit, Logic Libraries ECO Kit, ... Answer The Mean Time Between Failures (MTBF) value of synchronizer cells provided by ...",
    "firstSentences" : "Article ID: KA005112 Applies To: Logic Libraries, Logic Libraries Base Kit, Logic Libraries ECO Kit, Logic Libraries HPK Kit, Logic Libraries PMK Kit, Logic Libraries RKLO Kit, Logic Libraries ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How do I calculate the Mean Time Between Failures (MTBF) of Arm synchronizers? ",
      "document_number" : "ka005112",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5318263",
      "sysurihash" : "g8RUJ8XyfoXZKfJR",
      "urihash" : "g8RUJ8XyfoXZKfJR",
      "sysuri" : "https://developer.arm.com/documentation/ka005112/1-0/en",
      "systransactionid" : 937109,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1660001848000,
      "topparentid" : 5318263,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1660001904000,
      "sysconcepts" : "synchronizers ; designer ; clock frequency ; settling ; window ; metastability ; u03C4 ; work book ; detailed explanation ; calculating",
      "navigationhierarchies" : [ "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba187cd74e712c4497264", "5eec6e36e24a5e02d07b2557|5eec6e98e24a5e02d07b25ca|5eec6fc0e24a5e02d07b267a", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba1898e527a03a85ed26c", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba18b8e527a03a85ed26e", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba18acd74e712c4497266", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba18dcd74e712c4497268", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba18e8e527a03a85ed270" ],
      "concepts" : "synchronizers ; designer ; clock frequency ; settling ; window ; metastability ; u03C4 ; work book ; detailed explanation ; calculating",
      "documenttype" : "html",
      "sysindexeddate" : 1660002055000,
      "permanentid" : "e2b273b6492b5c2efceab79c96e668b6330edd35806ffbf1dc34ac95dff5",
      "syslanguage" : [ "English" ],
      "itemid" : "62f19e70a3ed091585e8f0ef",
      "transactionid" : 937109,
      "title" : "How do I calculate the Mean Time Between Failures (MTBF) of Arm synchronizers? ",
      "products" : [ "AN00LB000", "AN00LB001", "AN00LB002", "AN00LB003", "AN00LP000", "AN00LP001", "AN00LP002", "AN00LP003", "CH00LB000", "CH00LP000", "CP00LB000", "CP00LB001", "CP00LB002", "CP00LB003", "CP00LB004", "CP00LB005", "CP00LB006", "CP00LB007", "CP00LB008", "CP00LE000", "CP00LE001", "CP00LE002", "CP00LP000", "CP00LP001", "CP00LP002", "CP00LP003", "CP00LP004", "CP00LP005", "CP00LP006", "CP00LP007", "CP00LP008", "CP18LB000", "CP18LB001", "CP18LB002", "CP18LB003", "CP18LB004", "CP18LB005", "CP18LE000", "CP18LE001", "CP18LH000", "CP18LH001", "CP18LH002", "CP18LP000", "CP18LP001", "CP18LP002", "CP18LP003", "CP18LP004", "CP18LP005", "CP21LB000", "CP21LB001", "CP21LB002", "CP21LB003", "CP21LB004", "CP21LB005", "CP21LB006", "CP21LB007", "CP21LB008", "CP21LB009", "CP21LB010", "CP21LB011", "CP21LB012", "CP21LB013", "CP21LB014", "CP21LB015", "CP21LB016", "CP21LB017", "CP21LB018", "CP21LB019", "CP21LB020", "CP21LE000", "CP21LE001", "CP21LH000", "CP21LH001", "CP21LH002", "CP21LH003", "CP21LH004", "CP21LH005", "CP21LH006", "CP21LH007", "CP21LH008", "CP21LH009", "CP21LP000", "CP21LP001", "CP21LP002", "CP21LP003", "CP21LP004", "CP21LP005", "CP21LP006", "CP21LP007", "CP21LP008", "CP21LP009", "CP21LP010", "CP21LP011", "CP21LR000", "CP21LR001", "CP21LR002", "CP21LR003", "CP21LR004", "CP21LR005", "CP21LR006", "CP21LR007", "CP21LR008", "CP21LR009", "CP21LR010", "CP21LR011", "CP21LS000", "CP21LS001", "CP21LS002", "CP21LS003", "CP21LS004", "CP35LB000", "CP35LB001", "CP35LB002", "CP35LB003", "CP35LB004", "CP35LB005", "CP35LB006", "CP35LB007", "CP35LB008", "CP35LB009", "CP35LB010", "CP35LB011", "CP35LB012", "CP35LB013", "CP35LE000", "CP35LE001", "CP35LE002", "CP35LE003", "CP35LE004", "CP35LE005", "CP35LE006", "CP35LE007", "CP35LE008", "CP35LE009", "CP35LE010", "CP35LE011", "CP35LH000", "CP35LH001", "CP35LH002", "CP35LH003", "CP35LH004", "CP35LH005", "CP35LH006", "CP35LH007", "CP35LH008", "CP35LH009", "CP35LH010", "CP35LH011", "CP35LP000", "CP35LP001", "CP35LP002", "CP35LP003", "CP35LP004", "CP35LP005", "CP35LP006", "CP35LP007", "CP35LP008", "CP35LP009", "CP35LP010", "CP35LP011", "CP35LP012", "CP35LP013", "CP35LR000", "CP35LR001", "CP35LR002", "CP35LR003", "CP35LR004", "CP35LR005", "CP35LS000", "CP35LS001", "CP35LS002", "CP35LS003", "CP35LS004", "CP35LS005", "CP35LS006", "CP35LS007", "CP35LS008", "CP35LS009", "CP35LS010", "CP35LS011", "CP35LS012", "CP35LS013", "CP35LS014", "CP35LS015", "CP35LS016", "CP35LS024", "CP35LS025", "CP35LS026", "CP35LS027", "CP35LS028", "CP35LS029", "CP35LS030", "CP35LS031", "CP35LS032", "CP35LS033", "CP35LS034", "CP35LS035", "CP35LS036", "CP35LS037", "CS00LB500", "CS01LB500", "CS02LB500", "CS03LB500", "CS04LB500", "CS04LB501", "CS04LB502", "CS04LB503", "CS04LB504", "CS04LB505", "CS04LB506", "CS04LB507", "CS04LB508", "CS04LB509", "CS04LE501", "CS04LE502", "CS04LE505", "CS04LP501", "CS04LP502", "CS04LP503", "CS04LP504", "CS04LP505", "CS04LP506", "CS04LP507", "CS04LP508", "CS04LP509", "CS05LB000", "CS05LB500", "CS05LP000", "CS06LB500", "CS06LB501", "CS07LB500", "CS07LB501", "CS07LB502", "CS07LB503", "CS07LB504", "CS07LB505", "CS07LB506", "CS08LB500", "CS09LB000", "CS09LB001", "CS09LB500", "CS09LB501", "CS09LB506", "CS09LP000", "CS10LB500", "CS10LB501", "CS10LB502", "CS10LB503", "CS10LB504", "CS10LB505", "CS10LE500", "CS10LE501", "CS10LP500", "CS10LP501", "CS10LP502", "CS10LP503", "CS10LP504", "CS11LB500", "CS11LB501", "CS11LB502", "CS11LB503", "CS11LB504", "CS11LB505", "CS11LB506", "CS11LE500", "CS11LE501", "CS11LP500", "CS11LP501", "CS11LP502", "CS11LP503", "CS11LP504", "CS11LP505", "CS11LS507", "CS11LS508", "CS11LS509", "CS12LB500", "CS12LB501", "CS12LB502", "CS12LB503", "CS12LB504", "CS12LB505", "CS12LP500", "CS12LP501", "CS12LP502", "CS12LP503", "CS12LP504", "CS12LP505", "CS13LB502", "CS13LB503", "CS13LB504", "CS13LB505", "CS13LP500", "CS13LP501", "CS13LP502", "CS13LP503", "CS14LB500", "CS14LB502", "CS14LB503", "CS14LB504", "CS16LB000", "CS16LB500", "CS16LB501", "CS16LP000", "CS18LB500", "CS18LB501", "CS18LB502", "CS18LB503", "CS18LB504", "CS18LB505", "CS18LE000", "CS18LE501", "CS18LH500", "CS18LP500", "CS18LP501", "CS18LP502", "CS18LP503", "CS18LP504", "CS18LP505", "CS19LB000", "CS19LB001", "CS19LB002", "CS19LB003", "CS19LP000", "CS19LP001", "CS21LB000", "CS21LB001", "CS21LB002", "CS21LB003", "CS21LB004", "CS21LB005", "CS21LE000", "CS21LE001", "CS21LH000", "CS21LP000", "CS21LP001", "CS21LP002", "CS21LP003", "CS21LP004", "CS21LP005", "DE00LB500", "DE00LB501", "DE01LB500", "DE02LB500", "DE02LB501", "DE02LP500", "FJ00LB500", "FJ00LB501", "FJ00LB502", "FS00LB500", "FS01LB500", "FS02LB500", "FS03LB500", "FS03LB501", "FS04LB500", "FS05LB500", "GE00LB000", "GF00LB000", "GF00LB001", "GF00LB002", "GF00LB003", "GF00LB004", "GF00LB005", "GF00LB006", "GF00LB007", "GF00LB008", "GF00LB009", "GF00LB010", "GF00LB011", "GF00LB012", "GF00LB013", "GF00LB014", "GF00LB015", "GF00LB016", "GF00LB017", "GF00LB018", "GF00LB019", "GF00LE000", "GF00LE001", "GF00LH000", "GF00LH001", "GF00LH002", "GF00LP000", "GF00LP001", "GF00LP002", "GF00LP003", "GF00LP004", "GF00LP005", "GF00LP006", "GF00LP007", "GF00LP008", "GF00LP009", "GF00LP010", "GF00LP011", "GF00LP012", "GF00LP013", "GF00LP014", "GF00LP015", "GF00LP016", "GF00LP017", "GF00LR000", "GF00LR001", "GF00LR002", "GF00LR003", "GF00LR004", "GF00LR005", "GF00LR006", "GF00LR007", "GF01LB000", "GF01LB001", "GF01LB002", "GF01LB003", "GF01LB004", "GF01LB005", "GF01LE000", "GF01LE001", "GF01LP000", "GF01LP001", "GF01LP002", "GF01LP003", "GF01LP004", "GF01LP005", "GF02LB000", "GF02LB001", "GF02LB002", "GF02LB003", "GF02LB004", "GF02LB005", "GF02LB006", "GF02LB007", "GF02LB008", "GF02LE000", "GF02LE001", "GF02LE002", "GF02LP000", "GF02LP001", "GF02LP002", "GF02LP003", "GF02LP004", "GF02LP005", "GF02LP006", "GF02LP007", "GF02LP008", "GF03LB000", "GF03LB001", "GF21LB000", "GF21LB001", "GF21LB002", "GF21LB003", "GF21LB004", "GF21LB005", "GF21LB006", "GF21LB007", "GF21LB008", "GF21LB009", "GF21LB010", "GF21LB011", "GF21LB012", "GF21LB013", "GF21LB014", "GF21LB015", "GF21LB016", "GF21LB017", "GF21LB018", "GF21LB019", "GF21LB020", "GF21LB021", "GF21LB022", "GF21LB023", "GF21LB024", "GF21LB025", "GF21LB026", "GF21LB027", "GF21LB028", "GF21LB029", "GF21LB030", "GF21LB031", "GF21LB032", "GF21LE000", "GF21LE001", "GF21LE002", "GF21LH000", "GF21LH001", "GF21LH002", "GF21LH003", "GF21LH004", "GF21LH005", "GF21LH006", "GF21LH007", "GF21LH008", "GF21LH009", "GF21LH010", "GF21LH011", "GF21LH012", "GF21LH013", "GF21LH014", "GF21LP000", "GF21LP001", "GF21LP002", "GF21LP003", "GF21LP004", "GF21LP005", "GF21LP006", "GF21LP007", "GF21LP008", "GF21LP009", "GF21LP010", "GF21LP011", "GF21LP012", "GF21LP013", "GF21LP014", "GF21LP015", "GF21LP016", "GF21LP017", "GF21LP018", "GF21LP019", "GF21LR000", "GF21LR001", "GF21LR002", "GF21LR003", "GF21LR004", "GF21LR005", "GF21LR006", "GF21LR007", "GF21LR008", "GF21LR009", "GF21LR010", "GF21LR011", "GF21LR012", "GF21LR013", "GF21LR014", "GF21LR015", "GF21LR016", "GF23LB000", "GF23LB001", "GF23LB002", "GF23LB003", "GF23LB004", "GF23LB005", "GF23LB006", "GF23LB007", "GF23LB008", "GF23LB009", "GF23LB010", "GF23LB011", "GF23LB012", "GF23LE000", "GF23LE001", "GF23LP000", "GF23LP001", "GF23LP002", "GF23LP003", "GF23LP004", "GF23LP005", "GF23LR000", "GF23LR001", "GF23LR002", "GF23LR003", "GF26LB000", "GF26LB001", "GF26LB002", "GF26LB003", "GF26LB004", "GF26LB005", "GF26LB006", "GF26LB007", "GF26LB008", "GF26LB009", "GF26LB010", "GF26LB011", "GF26LB012", "GF26LB013", "GF26LB014", "GF26LB015", "GF26LB016", "GF26LE000", "GF26LE001", "GF26LP000", "GF26LP001", "GF26LP002", "GF26LP003", "GF26LP004", "GF26LP005", "GF26LP006", "GF26LP007", "GF26LP008", "GF26LP009", "GF26LP010", "GF26LP011", "GF26LP012", "GF26LP013", "GF26LP014", "GF26LP015", "GF26LP016", "GF26LR000", "GF26LR001", "GF26LR002", "GF26LR003", "GF28LB000", "GF28LB001", "GF28LB002", "GF28LB003", "GF28LB004", "GF28LB005", "GF28LP000", "GF29LB000", "GF30LB000", "GF30LB001", "GF30LB002", "GF30LB003", "GF30LB004", "GF30LB005", "GF30LB006", "GF30LB007", "GF30LB008", "GF30LB009", "GF30LB010", "GF30LB011", "GF30LE000", "GF30LE001", "GF30LP000", "GF30LP001", "GF30LP002", "GF30LP003", "GF30LP004", "GF30LP005", "GF30LR000", "GF30LR001", "GF30LR002", "GF30LR003", "GF31LB000", "GF31LB001", "GF31LB002", "GF31LB003", "GF31LE000", "GF31LE001", "GF31LP000", "GF31LP001", "GF31LP002", "GF31LP003", "GF32LB000", "GF32LB001", "GF32LB002", "GF32LB003", "GF32LB004", "GF32LB005", "GF32LB006", "GF32LB007", "GF32LB008", "GF32LB009", "GF32LB010", "GF32LB011", "GF32LB012", "GF32LB013", "GF32LB014", "GF32LB015", "GF32LB016", "GF32LB017", "GF32LB018", "GF32LB019", "GF32LB020", "GF32LB021", "GF32LB022", "GF32LB023", "GF32LB024", "GF32LB025", "GF32LB026", "GF32LB027", "GF32LE000", "GF32LE001", "GF32LE002", "GF32LE003", "GF32LP000", "GF32LP001", "GF32LP002", "GF32LP003", "GF32LP004", "GF32LP005", "GF32LP006", "GF32LP007", "GF32LS000", "GF32LS001", "GF32LS002", "GF32LS003", "GF32LS004", "GF32LS005", "GF32LS006", "GF32LS007", "GF32LS008", "GF32LS009", "GF32LS010", "GF32LS011", "GF32LS012", "GF32LS013", "GF32LS014", "GF32LS015", "GF32LS016", "GF32LS017", "GF32LS018", "GF32LS019", "GF32LS020", "GF32LS021", "GF32LS022", "GF32LS023", "GF32LS024", "GF32LS025", "GF32LS026", "GF32LS027", "GF33LB000", "GF33LB001", "GF33LB002", "GF33LB003", "GF33LB004", "GF33LB005", "GF33LB006", "GF33LB007", "GF33LB008", "GF33LB009", "GF33LB010", "GF33LB011", "GF33LB012", "GF33LB013", "GF33LB014", "GF33LB015", "GF33LB016", "GF33LB017", "GF33LB018", "GF33LB019", "GF33LB020", "GF33LB021", "GF33LB022", "GF33LB023", "GF33LB024", "GF33LB025", "GF33LB026", "GF33LB027", "GF33LB028", "GF33LB029", "GF33LB030", "GF33LE000", "GF33LE001", "GF33LE002", "GF33LE003", "GF33LE004", "GF33LE005", "GF33LP000", "GF33LP001", "GF33LP002", "GF33LP003", "GF33LP004", "GF33LP005", "GF33LP006", "GF33LP007", "GF33LP008", "GF33LP009", "GF33LP010", "GF33LP011", "GF33LP012", "GF33LP013", "GF33LP014", "GF33LP015", "GF33LP016", "GF33LP017", "GF33LP018", "GF33LP019", "GF33LP020", "GF33LP021", "GF33LP022", "GF33LP023", "GF33LP024", "GF33LP025", "GF33LP026", "GF33LP027", "GF33LP028", "GF33LP029", "GF33LP030", "GF33LP031", "GF33LP032", "GF33LP033", "GF33LP034", "GF33LP035", "GF33LP036", "GF33LP037", "GF33LP038", "GF33LP039", "GF33LP040", "GF33LP041", "GF33LP042", "GF33LP043", "GF34LB000", "GF34LB001", "GF34LB002", "GF34LB003", "GF34LB004", "GF34LB005", "GF34LB006", "GF34LB007", "GF34LB008", "GF34LB009", "GF34LB010", "GF34LB011", "GF34LB012", "GF34LB013", "GF34LB014", "GF34LB015", "GF34LB016", "GF34LB017", "GF34LB018", "GF34LB019", "GF34LE000", "GF34LE001", "GF34LE002", "GF34LE003", "GF34LE004", "GF34LE005", "GF34LE006", "GF34LE007", "GF34LE008", "GF34LE009", "GF34LE010", "GF34LE011", "GF34LE012", "GF34LE013", "GF34LE014", "GF34LE015", "GF34LE016", "GF34LP000", "GF34LP001", "GF34LP002", "GF34LP003", "GF34LP004", "GF34LP005", "GF34LP006", "GF34LP007", "GF34LP008", "GF34LP009", "GF34LP010", "GF34LP011", "GF34LP012", "GF34LP013", "GF34LP014", "GF34LP015", "GF34LP016", "GF34LP017", "GF34LP018", "GF34LP019", "GF34LR000", "GF34LR001", "GF34LR002", "GF34LR003", "GF34LR004", "GF34LR005", "GF34LR006", "GF34LR007", "GF34LR008", "GF34LS000", "GF34LS001", "GF34LS002", "GF34LS003", "GF34LS004", "GF34LS005", "GF34LS006", "GF34LS007", "GF34LS008", "GF34LS009", "GF34LS010", "GF34LS011", "GF34LS012", "GF34LS013", "GF34LS014", "GF34LS015", "GF34LS016", "GF35LB000", "GF35LB001", "GF35LB002", "GF35LB003", "GF35LB004", "GF35LB005", "GF35LB006", "GF35LB007", "GF35LB008", "GF35LB009", "GF35LB010", "GF35LB011", "GF35LB012", "GF35LB013", "GF35LE000", "GF35LE001", "GF35LE002", "GF35LE003", "GF35LE004", "GF35LE005", "GF35LE006", "GF35LE007", "GF35LE008", "GF35LE009", "GF35LE010", "GF35LE011", "GF35LH000", "GF35LH001", "GF35LH002", "GF35LH003", "GF35LH004", "GF35LH005", "GF35LH006", "GF35LH007", "GF35LH008", "GF35LH009", "GF35LH010", "GF35LH011", "GF35LP000", "GF35LP001", "GF35LP002", "GF35LP003", "GF35LP004", "GF35LP005", "GF35LP006", "GF35LP007", "GF35LP008", "GF35LP009", "GF35LP010", "GF35LP011", "GF35LP012", "GF35LP013", "GF35LR000", "GF35LR001", "GF35LR002", "GF35LR003", "GF35LR004", "GF35LR005", "GF35LS000", "GF35LS001", "GF35LS002", "GF35LS003", "GF35LS004", "GF35LS005", "GF35LS006", "GF35LS007", "GF35LS008", "GF35LS009", "GF35LS010", "GF35LS011", "GF35LS012", "GF35LS013", "GF35LS014", "GF35LS015", "GF35LS016", "GF35LS017", "GF35LS018", "GF35LS019", "GF35LS020", "GF35LS021", "GF35LS022", "GF35LS023", "GF35LS024", "GF35LS025", "GF35LS026", "GF35LS027", "GF35LS028", "GF35LS029", "GF35LS030", "GF35LS031", "GF35LS032", "GF35LS033", "GF35LS034", "GF35LS035", "GF35LS036", "GF35LS037", "GF36LB000", "GF36LB001", "GF36LB002", "GF36LB003", "GF36LB004", "GF36LE000", "GF36LH000", "GF36LH001", "GF36LH002", "GF36LH003", "GF36LH004", "GF36LP000", "GF36LP001", "GF36LS000", "GF36LS001", "GF36LS002", "GF36LS003", "GF36LS004", "GF36LS005", "GF36LS006", "GF36LS007", "GF36LS008", "GF36LS009", "GF36LS010", "GF36LS011", "GF37LB000", "GF37LB001", "GF37LB002", "GF37LB003", "GF37LB004", "GF37LB005", "GF37LB006", "GF37LB007", "GF37LB008", "GF37LB009", "GF37LB010", "GF37LB011", "GF37LB012", "GF37LB013", "GF37LE000", "GF37LE001", "GF37LE002", "GF37LE003", "GF37LE004", "GF37LE005", "GF37LE006", "GF37LE007", "GF37LE008", "GF37LE009", "GF37LE010", "GF37LE011", "GF37LH000", "GF37LH001", "GF37LH002", "GF37LH003", "GF37LH004", "GF37LH005", "GF37LH006", "GF37LH007", "GF37LH008", "GF37LH009", "GF37LH010", "GF37LH011", "GF37LP000", "GF37LP001", "GF37LP002", "GF37LP003", "GF37LP004", "GF37LP005", "GF37LP006", "GF37LP007", "GF37LP008", "GF37LP009", "GF37LP010", "GF37LP011", "GF37LP012", "GF37LP013", "GF37LR000", "GF37LR001", "GF37LR002", "GF37LR003", "GF37LR004", "GF37LR005", "GF37LS000", "GF37LS001", "GF37LS002", "GF37LS003", "GF37LS004", "GF37LS005", "GF37LS006", "GF37LS007", "GF37LS008", "GF37LS009", "GF37LS010", "GF37LS011", "GF37LS012", "GF37LS013", "GF37LS014", "GF37LS015", "GF37LS016", "GF37LS024", "GF37LS025", "GF37LS026", "GF37LS027", "GF37LS028", "GF37LS034", "GF37LS035", "GF39LB000", "GF39LB001", "GF39LB002", "GF39LB003", "GF39LB004", "GF39LB005", "GF39LB006", "GF39LB007", "GF39LB008", "GF39LB009", "GF39LB010", "GF39LB011", "GF39LB012", "GF39LB013", "GF39LE000", "GF39LP000", "GF39LP001", "GS00LB001", "GS00LB500", "GS00LS500", "GS01LB000", "GS02LB000", "GS02LB001", "GS02LP000", "GS03LB000", "GS03LB001", "GS04LB000", "GS05LB000", "GS05LP000", "GS06LB000", "GS06LB001", "GS06LE000", "GS06LE001", "GS06LP000", "GS06LP001", "HC00LB500", "HJ00LB500", "HJ01LB500", "HJ03LB000", "HS00LB000", "HS00LB500", "HS01LB000", "HS01LB001", "HS01LP000", "HS01LP001", "HS02LB000", "HS02LB001", "HS02LB002", "HS02LB003", "HS02LB004", "HS02LB005", "HS02LE000", "HS02LP000", "HS02LP001", "HS02LS000", "HS02LS001", "HS02LS002", "HS02LS003", "HS02LS004", "HS02LS005", "HS04LB000", "HS04LB001", "HS04LB002", "HS04LE000", "HS04LP000", "IB00LB500", "IB00LB501", "IB01LB500", "IB02LB500", "IB03LB500", "IB03LB501", "IB07LB500", "IB07LB501", "IB09LB500", "IB09LB501", "IB09LB502", "IB09LB503", "IB09LP500", "IB09LP501", "IB09LP502", "IB09LP503", "IB10LB500", "IB10LB501", "IB10LB502", "IB10LB503", "IB10LB504", "IB10LB505", "IB10LE501", "IB10LE505", "IB10LP500", "IB10LP501", "IB10LP502", "IB10LP503", "IB10LP504", "IB11LB500", "IB11LB501", "IB11LB502", "IB11LB503", "IB11LB504", "IB11LB505", "IB11LE500", "IB11LE501", "IB11LP500", "IB11LP501", "IB11LP502", "IB11LP503", "IB11LP504", "IB11LP505", "IB12LB500", "IB12LB501", "IB12LB502", "IB12LB503", "IB12LB504", "IB12LB505", "IB12LB506", "IB12LB508", "IB12LB509", "IB12LB510", "IB12LP500", "IB12LP502", "IB12LP503", "IB12LP504", "IB12LP505", "IB12LP506", "IB14LB500", "IB14LB501", "IB14LB502", "IB14LB503", "IB14LB504", "IB14LB505", "IB14LB506", "IB14LB507", "IB14LB508", "IB14LB509", "IB14LB510", "IB14LB511", "IB14LB512", "IB14LB513", "IB14LB514", "IB14LB515", "IB14LB516", "IB14LE500", "IB14LP500", "IB14LP503", "IB15LB500", "IB15LB501", "IB16LB500", "IB16LB501", "IB16LB502", "IB16LP500", "IB16LP501", "IB16LP502", "IB17LB000", "IB17LB001", "IB17LB002", "IB17LB003", "IB17LB004", "IB17LB005", "IB17LB006", "IB17LB007", "IB17LB008", "IB17LB009", "IB17LB010", "IB17LB011", "IB17LE000", "IB17LP000", "IB18LB500", "IB18LB501", "IB18LB502", "IB18LB503", "IB18LB504", "IB18LB505", "IB18LE000", "IB18LE501", "IB18LH500", "IB18LP500", "IB18LP501", "IB18LP502", "IB18LP503", "IB18LP504", "IB18LP505", "IB21LB000", "IB21LB001", "IB21LB002", "IB21LB003", "IB21LB004", "IB21LB005", "IB21LE000", "IB21LE001", "IB21LH000", "IB21LP000", "IB21LP001", "IB21LP002", "IB21LP003", "IB21LP004", "IB21LP005", "IB21LR000", "IB21LR001", "IB21LR002", "IB21LR003", "IB21LR004", "IB21LR005", "IB21LR006", "IB21LR007", "IB21LR008", "IB21LR009", "IB21LR010", "IB21LR011", "IB22LB000", "IB22LB001", "IB22LB002", "IB22LB003", "IB22LB004", "IB22LB005", "IB22LB006", "IB22LB007", "IB22LB008", "IB22LB009", "IB22LE000", "IB22LH000", "IB22LH001", "IB22LH002", "IB22LP000", "IB22LP001", "IB22LP002", "IB22LP003", "IB22LP004", "IB22LR000", "IB22LR001", "IB25LB000", "IB28LB000", "IB28LB001", "IB28LB002", "IB28LB003", "IB28LB004", "IB28LB005", "IB28LB006", "IB28LB007", "IB28LB008", "IB28LB009", "IB28LE000", "IB28LE001", "IB28LH000", "IB28LP000", "IB28LP001", "IB28LR000", "IN01LB000", "IN01LB001", "IN01LB002", "IN01LB003", "IN01LB004", "IN01LB005", "IN01LB006", "IN01LB007", "IN01LE000", "IN01LE001", "IN01LP000", "IN01LP001", "IN01LP002", "IN01LP003", "IN01LP004", "IN01LP005", "IN01LP006", "IN01LP007", "IN01LR000", "IN01LR001", "IN01LR002", "IN01LR003", "IN01LS000", "IN01LS001", "IN01LS002", "IN01LS003", "IN01LS004", "IN01LS005", "IN01LS006", "IN01LS007", "MC00LB000", "MP00LB000", "MP00LB001", "MP00LB500", "MP00LB501", "MP01LB000", "MP01LE000", "MP01LP000", "MS00LB500", "MS00LB501", "MS03LB000", "MS03LP000", "NC00LB500", "NC00LB501", "NC02LB500", "NC02LB502", "NC04LB000", "NC04LB001", "NC04LB002", "NC04LE000", "NC04LP000", "OK00LB000", "OK00LB001", "OK00LB500", "OK00LB501", "OS00LB500", "OS01LB500", "SE01LB000", "SE01LB001", "SE01LB002", "SE01LB003", "SE01LB004", "SE01LB005", "SE01LB500", "SE01LB501", "SE01LB502", "SE01LB503", "SE01LB504", "SE01LB505", "SE01LP500", "SE01LP501", "SE01LP502", "SE01LP503", "SE01LP504", "SE01LP505", "SE05LB005", "SE05LB006", "SE05LB007", "SE05LB008", "SE05LB009", "SE05LE001", "SE05LP002", "SE05LP003", "SE06LB500", "SE06LB501", "SE10LB500", "SE10LB501", "SE10LB502", "SE10LB503", "SE10LB504", "SE10LB505", "SE10LE501", "SE10LE504", "SE10LP500", "SE10LP501", "SE10LP502", "SE10LP503", "SE10LP505", "SE12LB000", "SE12LB001", "SE12LB002", "SE12LB003", "SE12LB004", "SE12LB005", "SE12LB500", "SE12LB501", "SE12LB502", "SE12LB503", "SE12LB504", "SE12LB505", "SE12LP000", "SE12LP001", "SE12LP002", "SE12LP003", "SE12LP004", "SE12LP005", "SE12LP500", "SE12LP501", "SE12LP502", "SE12LP503", "SE12LP504", "SE12LP505", "SE12LS000", "SE12LS001", "SE12LS002", "SE12LS003", "SE12LS004", "SE12LS005", "SE18LB500", "SE18LB501", "SE18LB502", "SE18LB503", "SE18LB504", "SE18LB505", "SE18LE500", "SE18LE501", "SE18LH500", "SE18LP500", "SE18LP501", "SE18LP502", "SE18LP503", "SE18LP504", "SE18LP505", "SE21LB000", "SE21LB001", "SE21LB002", "SE21LB003", "SE21LB004", "SE21LB005", "SE21LB007", "SE21LB009", "SE21LE000", "SE21LE001", "SE21LH000", "SE21LP000", "SE21LP001", "SE21LP002", "SE21LP003", "SE21LP004", "SE21LP005", "SE21LP007", "SE21LP009", "SE21LR000", "SE21LR001", "SE21LR002", "SE21LR003", "SE21LR004", "SE21LR005", "SE21LR006", "SE21LR007", "SE21LR008", "SE21LR009", "SE21LR010", "SE21LR011", "SE23LB000", "SE23LB001", "SE23LB002", "SE23LB003", "SE23LB004", "SE23LB005", "SE23LB006", "SE23LB007", "SE23LB008", "SE23LB009", "SE23LB010", "SE23LB011", "SE23LB012", "SE23LB013", "SE23LE000", "SE23LE001", "SE23LP000", "SE23LP001", "SE23LP002", "SE23LP003", "SE23LP004", "SE23LP005", "SE23LP006", "SE23LP007", "SE23LP008", "SE23LP009", "SE23LP010", "SE23LP011", "SE23LR000", "SE23LR001", "SE23LR002", "SE23LR003", "SE23LR004", "SE23LR005", "SE23LR006", "SE23LR007", "SE23LR008", "SE23LR009", "SE23LR010", "SE23LR011", "SE23LS000", "SE25LH000", "SE25LH001", "SE25LH002", "SE25LH003", "SE25LH004", "SE25LS000", "SE25LS001", "SE25LS002", "SE25LS003", "SE25LS004", "SE25LS005", "SE25LS006", "SE25LS007", "SE25LS008", "SE25LS009", "SE26LB000", "SE26LB001", "SE26LB002", "SE26LB003", "SE26LB004", "SE26LB005", "SE26LB006", "SE26LB007", "SE26LB008", "SE26LB009", "SE26LB010", "SE26LB011", "SE26LB012", "SE26LB013", "SE26LB014", "SE26LE000", "SE26LE001", "SE26LE002", "SE26LP000", "SE26LP001", "SE26LP002", "SE26LP003", "SE26LP004", "SE26LP005", "SE26LP006", "SE26LP007", "SE26LP008", "SE26LP009", "SE26LP010", "SE26LP011", "SE26LP012", "SE26LR000", "SE26LR001", "SE26LR002", "SE26LR003", "SE26LR004", "SE26LS000", "SE28LB000", "SE28LB001", "SE28LB002", "SE28LB003", "SE28LB004", "SE28LB005", "SE28LB006", "SE28LB007", "SE28LB008", "SE28LB009", "SE28LB010", "SE28LB011", "SE28LB012", "SE28LB013", "SE28LB014", "SE28LE000", "SE28LE001", "SE28LE002", "SE28LE003", "SE28LE004", "SE28LE005", "SE28LH000", "SE28LH001", "SE28LH002", "SE28LH003", "SE28LH004", "SE28LP000", "SE28LP001", "SE28LP002", "SE28LP003", "SE28LP004", "SE28LP005", "SE28LP006", "SE28LP007", "SE28LP008", "SE28LP009", "SE28LP010", "SE28LP011", "SE28LP012", "SE28LR000", "SE28LR001", "SE28LR002", "SE28LR003", "SE28LR004", "SE28LR005", "SE28LS000", "SE28LS001", "SE28LS002", "SE28LS003", "SE28LS004", "SE28LS005", "SE28LS006", "SE28LS007", "SE28LS008", "SE28LS009", "SE28LS010", "SE28LS011", "SE29LB000", "SE29LB001", "SE29LB002", "SE29LB003", "SE29LB004", "SE29LB005", "SE29LB006", "SE29LB007", "SE29LB008", "SE29LB009", "SE29LB010", "SE29LB011", "SE29LB012", "SE29LB013", "SE29LB014", "SE29LB015", "SE29LB016", "SE29LB017", "SE29LB018", "SE29LB019", "SE29LE000", "SE29LE001", "SE29LE002", "SE29LE003", "SE29LE004", "SE29LE005", "SE29LE006", "SE29LE007", "SE29LE008", "SE29LE009", "SE29LE010", "SE29LE011", "SE29LE012", "SE29LE013", "SE29LE014", "SE29LE015", "SE29LE016", "SE29LH000", "SE29LH001", "SE29LH002", "SE29LH003", "SE29LH004", "SE29LH006", "SE29LH007", "SE29LH008", "SE29LH009", "SE29LH010", "SE29LH011", "SE29LH012", "SE29LH013", "SE29LH014", "SE29LH015", "SE29LH016", "SE29LH017", "SE29LP000", "SE29LP001", "SE29LP002", "SE29LP003", "SE29LP004", "SE29LP005", "SE29LP006", "SE29LP007", "SE29LP008", "SE29LP009", "SE29LP010", "SE29LP011", "SE29LP012", "SE29LP013", "SE29LP014", "SE29LP015", "SE29LP016", "SE29LP017", "SE29LP018", "SE29LP019", "SE29LR000", "SE29LR001", "SE29LR002", "SE29LR003", "SE29LR004", "SE29LR005", "SE29LR006", "SE29LR007", "SE29LR008", "SE29LS000", "SE29LS001", "SE29LS002", "SE29LS003", "SE29LS004", "SE29LS005", "SE29LS006", "SE29LS007", "SE29LS008", "SE29LS009", "SE29LS010", "SE29LS011", "SE29LS012", "SE29LS013", "SE29LS014", "SE29LS015", "SE29LS016", "SE29LS017", "SE29LS018", "SE29LS019", "SE29LS020", "SE29LS021", "SE29LS022", "SE29LS023", "SE29LS024", "SE29LS025", "SE29LS026", "SE29LS027", "SE29LS028", "SE29LS029", "SE29LS030", "SE29LS031", "SE29LS032", "SE29LS033", "SE29LS034", "SE29LS035", "SE29LS036", "SE29LS037", "SE29LS038", "SE29LS039", "SE29LS040", "SE29LS041", "SE29LS042", "SE29LS043", "SE29LS044", "SE29LS045", "SE29LS046", "SE29LS047", "SE29LS048", "SE29LS049", "SE29LS050", "SE29LS051", "SE29LS052", "SE29LS053", "SE29LS054", "SE29LS055", "SE29LS056", "SE29LS057", "SE29LS058", "SE29LS059", "SE29LS060", "SE29LS061", "SE29LS062", "SE29LS063", "SE29LS064", "SE29LS065", "SE29LS066", "SE29LS067", "SE29LS068", "SE29LS069", "SE29LS070", "SE29LS071", "SE29LS072", "SE29LS073", "SE29LS074", "SE29LS075", "SE29LS076", "SE30LB000", "SE30LB001", "SE30LB002", "SE30LB003", "SE30LB004", "SE30LB005", "SE30LB006", "SE30LB007", "SE30LB008", "SE30LE000", "SE30LP000", "SE30LP001", "SE30LP002", "SE30LP003", "SE30LP004", "SE30LP005", "SE30LP006", "SE30LP007", "SE35LB000", "SE35LB001", "SE35LB002", "SE35LB003", "SE35LB004", "SE35LB005", "SE35LB006", "SE35LB007", "SE35LB008", "SE35LB009", "SE35LB010", "SE35LB011", "SE35LB012", "SE35LB013", "SE35LE000", "SE35LE001", "SE35LE002", "SE35LE003", "SE35LE004", "SE35LE005", "SE35LE006", "SE35LE007", "SE35LE008", "SE35LE009", "SE35LE010", "SE35LE011", "SE35LH000", "SE35LH001", "SE35LH002", "SE35LH003", "SE35LH004", "SE35LH005", "SE35LH006", "SE35LH007", "SE35LH008", "SE35LH009", "SE35LH010", "SE35LH011", "SE35LP000", "SE35LP001", "SE35LP002", "SE35LP003", "SE35LP004", "SE35LP005", "SE35LP006", "SE35LP007", "SE35LP008", "SE35LP009", "SE35LP010", "SE35LP011", "SE35LP012", "SE35LP013", "SE35LR000", "SE35LR001", "SE35LR002", "SE35LR003", "SE35LR004", "SE35LR005", "SE35LS000", "SE35LS001", "SE35LS002", "SE35LS003", "SE35LS004", "SE35LS005", "SE35LS006", "SE35LS007", "SE35LS008", "SE35LS009", "SE35LS010", "SE35LS011", "SE35LS012", "SE35LS013", "SE35LS014", "SE35LS015", "SE35LS016", "SE35LS017", "SE35LS018", "SE35LS019", "SE35LS020", "SE35LS021", "SE35LS022", "SE35LS023", "SE35LS024", "SE35LS025", "SE35LS026", "SE35LS027", "SE35LS028", "SE35LS029", "SE35LS030", "SE35LS031", "SE35LS032", "SE35LS033", "SE35LS034", "SE35LS035", "SE35LS036", "SE35LS037", "SE38LB000", "SE38LB001", "SE38LB002", "SE38LB003", "SE38LB004", "SE38LB005", "SE38LE000", "SE38LE001", "SE38LE002", "SE38LE003", "SE38LE004", "SE38LE005", "SE38LH000", "SE38LH001", "SE38LH002", "SE38LH003", "SE38LH004", "SE38LH005", "SE38LP000", "SE38LP001", "SE38LP002", "SE38LP003", "SE38LP004", "SE38LP005", "SE38LR000", "SE38LR001", "SE38LR002", "SE40LB000", "SE40LB001", "SE40LB002", "SE40LB003", "SE40LB004", "SE40LB005", "SE40LB006", "SE40LB007", "SE40LB008", "SE40LB009", "SE40LB010", "SE40LB011", "SE40LE000", "SE40LE001", "SE40LE002", "SE40LE003", "SE40LE004", "SE40LE005", "SE40LE006", "SE40LE007", "SE40LE008", "SE40LE009", "SE40LE010", "SE40LE011", "SE40LP000", "SE40LP001", "SE40LP002", "SE40LP003", "SE40LP004", "SE40LP005", "SE40LP006", "SE40LP007", "SE40LP008", "SE40LP009", "SE40LP010", "SE40LP011", "SE40LR000", "SE40LR001", "SE40LR002", "SE40LR003", "SE40LR004", "SE40LR005", "SI00LB500", "SI00LB501", "SI00LB502", "SI01LB500", "SI02LB500", "SI02LB501", "SI02LB502", "SI02LB503", "SI02LP502", "SI03LB000", "SI04LB000", "SI05LB000", "SI05LB001", "SI06LB000", "SI06LB001", "SI06LB002", "SM00LB500", "SM00LB501", "SM00LS000", "SM01LB500", "SM02LB000", "SM02LB001", "SM02LB500", "SM02LB501", "SM02LB502", "SM02LB503", "SM02LB504", "SM02LP504", "SM02LP505", "SM03LB500", "SM04LB500", "SM04LB501", "SM04LB502", "SM04LB503", "SM05LB000", "SM05LB500", "SM05LB501", "SM05LB502", "SM05LP500", "SM05LP501", "SM05LP502", "SM06LB500", "SM06LB501", "SM06LB502", "SM06LB503", "SM07LB000", "SM08LB000", "SM08LB001", "SM08LB002", "SM08LB003", "SM08LB004", "SM08LB005", "SM08LE000", "SM08LE001", "SM08LP000", "SM08LP001", "SM08LP002", "SM08LP003", "SM09LB000", "SM09LB001", "SM09LB002", "SM09LB003", "SM09LB004", "SM09LB005", "SM09LB006", "SM09LB007", "SM09LB008", "SM09LB009", "SM09LB010", "SM09LB011", "SM09LB012", "SM09LE000", "SM09LE001", "SM09LH000", "SM09LH001", "SM09LH002", "SM09LH003", "SM09LH004", "SM09LH005", "SM09LH006", "SM09LP000", "SM09LP001", "SM09LP002", "SM09LP003", "SM09LS000", "SM09LS001", "SM09LS002", "SM09LS003", "SM09LS004", "SM09LS005", "SM09LS006", "SM10LB000", "SM10LB001", "SM11LB000", "SM11LB001", "SM12LB000", "SM12LB001", "SM12LB002", "SM12LB003", "SM12LB004", "SM12LB005", "SM12LE000", "SM12LE001", "SM12LP000", "SM12LP001", "SM12LP002", "SM12LP003", "SM13LB000", "SM13LB001", "SM13LB002", "SM13LB003", "SM13LB004", "SM13LB005", "SM13LB006", "SM13LB007", "SM13LB008", "SM13LB009", "SM13LB010", "SM13LB011", "SM13LB012", "SM13LB013", "SM13LB014", "SM13LE000", "SM13LE001", "SM13LE011", "SM13LH000", "SM13LH001", "SM13LH002", "SM13LH003", "SM13LH004", "SM13LH005", "SM13LH006", "SM13LH007", "SM13LH008", "SM13LH009", "SM13LP000", "SM13LP001", "SM13LP002", "SM13LP003", "SM13LP004", "SM13LP005", "SM13LP006", "SM13LP007", "SM13LP008", "SM14LB000", "SM14LB001", "SM14LB002", "SM14LB003", "SM14LB004", "SM14LB005", "SM14LB006", "SM14LB007", "SM14LB008", "SM14LB009", "SM14LB010", "SM14LB011", "SM14LB012", "SM14LB013", "SM14LB014", "SM14LB015", "SM14LB016", "SM14LB017", "SM14LB018", "SM14LB019", "SM14LB020", "SM14LB021", "SM14LB022", "SM14LB023", "SM14LB024", "SM14LB025", "SM14LB026", "SM14LB027", "SM14LB028", "SM14LB029", "SM14LB030", "SM14LB031", "SM14LB032", "SM14LB033", "SM14LB034", "SM14LB035", "SM14LB036", "SM14LB037", "SM14LB038", "SM14LB039", "SM14LB040", "SM14LE000", "SM14LE001", "SM14LE002", "SM14LE003", "SM14LE004", "SM14LE005", "SM14LE006", "SM14LH000", "SM14LH001", "SM14LH002", "SM14LH003", "SM14LH004", "SM14LH005", "SM14LH006", "SM14LH007", "SM14LH008", "SM14LH009", "SM14LH010", "SM14LH011", "SM14LH012", "SM14LH013", "SM14LH014", "SM14LH015", "SM14LH016", "SM14LH017", "SM14LH018", "SM14LP000", "SM14LP001", "SM14LP002", "SM14LP003", "SM14LP004", "SM14LP005", "SM14LP006", "SM14LP007", "SM14LP008", "SM14LP009", "SM14LP010", "SM14LP011", "SM14LP012", "SM14LP013", "SM14LP014", "SM14LP015", "SM14LP016", "SM14LP017", "SM14LP018", "SM14LP019", "SM14LP020", "SM14LP021", "SM14LP022", "SM14LP023", "SM14LP024", "SM14LP025", "SM14LP026", "SM14LP027", "SM14LP028", "SM14LP029", "SM14LP030", "SM14LR000", "SM14LR001", "SM14LR002", "SM14LR003", "SM14LR004", "SM14LR005", "SM15LB000", "SM15LB001", "SM15LB002", "SM15LB003", "SM15LB004", "SM15LB005", "SM15LB006", "SM15LB007", "SM15LB008", "SM15LB009", "SM15LB010", "SM15LB011", "SM15LB012", "SM15LB013", "SM15LB014", "SM15LB015", "SM15LB016", "SM15LB017", "SM15LB018", "SM15LB019", "SM15LB020", "SM15LB021", "SM15LB022", "SM15LB023", "SM15LB024", "SM15LB025", "SM15LB026", "SM15LE000", "SM15LE001", "SM15LE002", "SM15LH000", "SM15LH001", "SM15LH002", "SM15LH003", "SM15LH004", "SM15LH005", "SM15LH006", "SM15LH007", "SM15LH008", "SM15LH009", "SM15LH010", "SM15LH011", "SM15LH012", "SM15LH013", "SM15LH014", "SM15LH015", "SM15LH016", "SM15LH017", "SM15LH018", "SM15LH019", "SM15LH020", "SM15LH021", "SM15LH022", "SM15LH023", "SM15LH024", "SM15LH025", "SM15LH026", "SM15LP000", "SM15LP001", "SM15LP002", "SM15LP003", "SM15LP004", "SM15LP005", "SM15LP006", "SM15LP007", "SM15LP008", "SM15LP009", "SM15LP010", "SM15LP011", "SM17LB000", "TF00LB000", "TS00LB500", "TS01LB500", "TS02LB000", "TS02LB001", "TS02LB500", "TS02LB501", "TS02LP000", "TS02LP001", "TS02LS000", "TS02LS001", "TS03LB500", "TS03LS000", "TS04LB500", "TS08LB500", "TS10LB500", "TS11LB500", "TS12LB000", "TS12LB001", "TS12LB002", "TS12LB500", "TS12LB501", "TS12LB502", "TS12LP001", "TS12LP501", "TS12LS000", "TS12LS001", "TS14LB000", "TS14LB500", "TS14LS000", "TS15LB000", "TS15LB500", "TS15LB501", "TS15LS000", "TS16LB500", "TS16LB501", "TS17LB500", "TS17LB501", "TS17LB502", "TS17LB503", "TS18LB500", "TS18LB501", "TS18LB502", "TS18LB503", "TS19LB000", "TS19LB001", "TS19LB002", "TS19LB003", "TS19LB004", "TS19LB005", "TS19LB006", "TS19LB007", "TS19LB008", "TS19LB500", "TS19LB501", "TS19LB502", "TS19LB503", "TS19LB504", "TS19LB505", "TS19LP000", "TS19LP001", "TS19LP002", "TS19LP500", "TS20LB000", "TS20LB001", "TS20LB500", "TS20LB501", "TS20LP000", "TS21LB000", "TS21LB001", "TS21LB002", "TS21LB003", "TS21LB004", "TS21LP000", "TS21LP001", "TS21LP002", "TS21LP003", "TS22LB500", "TS22LB501", "TS22LB502", "TS23LB500", "TS23LB501", "TS24LB000", "TS24LB001", "TS24LB002", "TS24LB003", "TS24LB004", "TS24LB500", "TS24LB501", "TS24LB502", "TS24LP000", "TS24LP001", "TS24LP002", "TS24LP500", "TS24LP501", "TS24LP502", "TS25LB000", "TS25LB001", "TS25LB002", "TS25LB003", "TS25LB004", "TS25LB005", "TS25LB006", "TS25LB007", "TS25LB008", "TS25LB009", "TS25LB010", "TS25LB011", "TS25LB012", "TS25LB013", "TS25LB014", "TS25LB015", "TS25LB016", "TS25LB017", "TS25LB018", "TS25LB019", "TS25LB020", "TS25LB021", "TS25LB022", "TS25LB023", "TS25LB024", "TS25LB025", "TS25LE000", "TS25LE001", "TS25LE002", "TS25LE003", "TS25LE004", "TS25LE005", "TS25LP000", "TS25LP001", "TS25LP002", "TS25LP003", "TS25LP004", "TS25LP005", "TS25LP006", "TS25LP007", "TS25LP008", "TS25LP009", "TS25LP010", "TS25LP011", "TS25LP012", "TS25LP013", "TS25LP014", "TS25LP015", "TS25LP016", "TS25LP017", "TS25LP018", "TS25LP019", "TS25LP020", "TS26LB000", "TS26LB001", "TS26LB002", "TS26LB003", "TS26LB004", "TS26LB500", "TS26LP000", "TS26LP001", "TS26LP002", "TS26LP003", "TS26LP004", "TS27LB000", "TS27LB001", "TS27LB002", "TS27LB003", "TS27LB004", "TS27LB005", "TS27LB006", "TS27LB007", "TS27LB008", "TS27LB009", "TS27LB010", "TS27LB011", "TS27LB012", "TS27LB013", "TS27LB014", "TS27LB015", "TS27LB016", "TS27LB017", "TS27LB018", "TS27LB019", "TS27LB020", "TS27LB500", "TS27LB501", "TS27LB502", "TS27LE000", "TS27LE001", "TS27LE002", "TS27LE003", "TS27LH000", "TS27LH001", "TS27LP000", "TS27LP001", "TS27LP002", "TS27LP003", "TS27LP004", "TS27LP005", "TS27LP006", "TS27LP007", "TS27LP008", "TS27LP009", "TS27LP010", "TS27LP500", "TS27LP501", "TS27LP502", "TS27LP503", "TS27LP504", "TS28LB000", "TS28LB001", "TS28LB002", "TS28LB003", "TS28LB004", "TS28LB005", "TS28LB006", "TS28LB007", "TS28LB008", "TS28LB009", "TS28LB010", "TS28LB011", "TS28LB012", "TS28LB013", "TS28LB500", "TS28LB501", "TS28LB502", "TS28LB503", "TS28LE000", "TS28LE001", "TS28LH000", "TS28LH001", "TS28LH002", "TS28LH003", "TS28LH004", "TS28LH005", "TS28LP000", "TS28LP001", "TS28LP002", "TS28LP003", "TS28LP004", "TS28LP500", "TS28LP501", "TS28LS000", "TS28LS001", "TS28LS002", "TS28LS003", "TS28LS004", "TS28LS005", "TS28LS006", "TS28LS007", "TS28LS008", "TS28LS009", "TS28LS010", "TS28LS011", "TS28LS012", "TS28LS013", "TS28LS014", "TS28LS015", "TS28LS016", "TS28LS017", "TS28LS018", "TS28LS019", "TS28LS020", "TS30LB500", "TS31LB000", "TS31LB500", "TS31LB501", "TS31LS000", "TS32LB000", "TS32LB500", "TS32LB501", "TS32LP000", "TS32LP500", "TS32LS000", "TS33LB000", "TS33LB001", "TS33LB002", "TS33LB003", "TS33LB004", "TS33LB005", "TS33LB006", "TS33LB007", "TS33LB008", "TS33LB009", "TS33LB010", "TS33LB011", "TS33LB012", "TS33LB013", "TS33LB014", "TS33LE000", "TS33LE001", "TS33LE002", "TS33LH000", "TS33LH001", "TS33LH002", "TS33LH003", "TS33LH004", "TS33LP000", "TS33LP001", "TS33LP002", "TS33LP003", "TS33LP004", "TS33LP005", "TS33LP006", "TS33LP007", "TS33LP008", "TS33LP009", "TS33LP010", "TS33LP011", "TS33LP012", "TS33LR000", "TS33LR001", "TS33LR002", "TS33LS000", "TS34LB000", "TS34LH001", "TS37LB000", "TS37LB001", "TS37LP000", "TS38LB000", "TS38LB001", "TS38LB002", "TS38LB003", "TS38LB004", "TS38LB005", "TS38LP000", "TS38LP001", "TS39LB000", "TS40LB000", "TS40LB001", "TS40LB002", "TS40LB003", "TS40LB004", "TS40LB005", "TS40LB006", "TS40LB007", "TS40LB008", "TS40LH000", "TS40LH001", "TS40LH002", "TS40LP000", "TS40LP001", "TS42LB005", "TS42LB006", "TS42LB007", "TS42LB008", "TS42LB009", "TS42LB010", "TS42LB011", "TS42LB012", "TS42LB013", "TS42LB014", "TS42LB015", "TS42LB016", "TS42LB017", "TS42LE000", "TS42LH003", "TS42LH004", "TS42LH005", "TS42LH006", "TS42LH007", "TS42LH008", "TS42LH009", "TS42LH010", "TS42LH011", "TS42LH012", "TS42LH013", "TS42LP002", "TS42LP003", "TS42LP004", "TS42LP005", "TS42LP006", "TS42LP007", "TS42LP008", "TS42LR000", "TS42LR001", "TS42LR002", "TS43LB500", "TS44LB000", "TS44LB001", "TS44LB002", "TS44LB003", "TS44LB005", "TS44LB007", "TS44LB008", "TS44LB009", "TS44LB011", "TS44LB012", "TS44LB013", "TS44LB014", "TS44LB015", "TS44LB016", "TS44LB017", "TS44LB018", "TS44LB019", "TS44LB020", "TS44LB021", "TS44LB022", "TS44LB023", "TS44LE000", "TS44LE002", "TS44LE003", "TS44LH000", "TS44LH001", "TS44LH003", "TS44LH004", "TS44LH005", "TS44LH007", "TS44LH008", "TS44LH009", "TS44LH010", "TS44LH011", "TS44LH012", "TS44LH013", "TS44LH014", "TS44LH015", "TS44LH016", "TS44LH017", "TS44LH018", "TS44LH019", "TS44LP000", "TS44LP001", "TS44LP002", "TS44LP003", "TS44LP004", "TS44LP005", "TS44LP006", "TS44LP007", "TS44LP010", "TS44LP011", "TS44LP012", "TS44LP013", "TS44LP014", "TS44LP015", "TS44LP016", "TS44LP017", "TS44LP018", "TS44LP019", "TS44LR000", "TS44LR001", "TS44LR004", "TS44LR005", "TS44LR006", "TS44LS000", "TS44LS001", "TS44LS002", "TS44LS003", "TS44LS004", "TS44LS005", "TS44LS006", "TS44LS007", "TS44LS008", "TS44LS009", "TS44LS010", "TS44LS011", "TS44LS012", "TS44LS013", "TS44LS014", "TS44LS015", "TS44LS016", "TS44LS017", "TS44LS018", "TS44LS019", "TS44LS020", "TS44LS021", "TS44LS022", "TS44LS023", "TS44LS024", "TS44LS025", "TS44LS026", "TS46LB000", "TS46LB001", "TS46LB002", "TS46LB003", "TS46LB004", "TS46LB005", "TS46LB006", "TS46LB007", "TS46LB008", "TS46LE000", "TS46LE001", "TS46LE003", "TS46LP000", "TS46LP001", "TS46LP002", "TS46LP003", "TS46LP004", "TS46LP005", "TS46LP006", "TS46LP007", "TS46LP008", "TS49LB000", "TS49LB001", "TS49LP000", "TS50LB000", "TS50LB001", "TS50LB002", "TS50LB003", "TS50LP000", "TS50LP001", "TS50LP002", "TS50LP003", "TS50LS000", "TS50LS001", "TS50LS002", "TS50LS003", "TS51LB000", "TS51LB001", "TS51LB002", "TS51LB003", "TS51LH000", "TS51LH001", "TS51LP000", "TS52LB000", "TS52LB001", "TS52LB002", "TS52LB003", "TS52LB004", "TS52LB005", "TS52LB006", "TS52LB007", "TS52LB008", "TS52LB009", "TS52LB010", "TS52LB011", "TS52LB012", "TS52LB013", "TS52LB014", "TS52LB015", "TS52LB016", "TS52LB017", "TS52LB018", "TS52LB019", "TS52LB020", "TS52LB021", "TS52LB022", "TS52LB023", "TS52LB024", "TS52LB025", "TS52LB026", "TS52LE000", "TS52LE001", "TS52LE002", "TS52LH000", "TS52LH001", "TS52LH002", "TS52LH003", "TS52LH004", "TS52LH005", "TS52LH006", "TS52LH007", "TS52LH008", "TS52LH009", "TS52LH010", "TS52LH011", "TS52LH012", "TS52LH013", "TS52LH014", "TS52LH015", "TS52LH016", "TS52LH017", "TS52LH018", "TS52LH019", "TS52LH020", "TS52LH021", "TS52LH022", "TS52LH023", "TS52LH024", "TS52LH025", "TS52LH026", "TS52LP000", "TS52LP001", "TS52LP002", "TS52LP003", "TS52LP004", "TS52LP005", "TS52LP006", "TS52LP007", "TS52LP008", "TS52LP009", "TS52LP010", "TS52LP011", "TS52LP012", "TS52LP013", "TS52LP014", "TS52LP015", "TS52LP016", "TS52LP017", "TS52LR000", "TS52LR001", "TS52LR002", "TS52LR003", "TS52LR004", "TS52LR005", "TS53LB000", "TS54LB000", "TS55LB000", "TS55LB001", "TS55LB002", "TS55LB003", "TS55LB004", "TS55LB005", "TS55LB006", "TS55LB007", "TS55LB008", "TS55LB009", "TS55LE000", "TS55LE001", "TS55LH000", "TS55LH001", "TS55LH002", "TS55LH003", "TS55LH004", "TS55LH005", "TS55LH006", "TS55LH007", "TS55LH008", "TS55LH009", "TS55LP000", "TS55LP001", "TS55LP002", "TS55LP003", "TS55LP004", "TS55LP005", "TS56LB000", "TS56LB001", "TS57LB000", "TS57LB001", "TS58LB000", "TS58LB001", "TS58LB002", "TS58LB003", "TS58LB004", "TS58LB005", "TS58LB006", "TS58LB007", "TS58LB008", "TS58LB009", "TS58LB010", "TS58LB011", "TS58LB012", "TS58LB013", "TS58LB014", "TS58LB015", "TS58LB016", "TS58LB017", "TS58LB018", "TS58LB019", "TS58LE000", "TS58LE001", "TS58LH000", "TS58LH001", "TS58LH002", "TS58LH003", "TS58LH004", "TS58LH005", "TS58LH006", "TS58LH007", "TS58LH008", "TS58LH009", "TS58LH010", "TS58LH011", "TS58LH012", "TS58LH013", "TS58LH014", "TS58LH015", "TS58LH016", "TS58LH017", "TS58LH018", "TS58LH019", "TS58LP000", "TS58LP001", "TS58LP002", "TS58LP003", "TS58LP004", "TS58LP005", "TS58LP006", "TS58LP007", "TS59LB000", "TS59LP000", "TS60LB000", "TS60LB001", "TS60LB002", "TS60LB003", "TS60LB004", "TS60LB005", "TS60LB006", "TS60LB007", "TS60LB008", "TS60LB009", "TS60LB010", "TS60LB011", "TS60LH000", "TS60LH001", "TS60LH002", "TS60LH003", "TS60LH004", "TS60LH005", "TS60LH006", "TS60LH007", "TS60LH008", "TS60LH009", "TS60LH010", "TS60LH011", "TS60LP000", "TS60LP001", "TS60LP002", "TS60LP003", "TS60LP004", "TS61LB000", "TS61LB001", "TS61LB002", "TS61LB003", "TS61LB004", "TS61LB005", "TS61LB006", "TS61LB007", "TS61LB008", "TS61LB009", "TS61LB010", "TS61LB011", "TS61LB012", "TS61LB013", "TS61LB014", "TS61LB015", "TS61LB016", "TS61LB017", "TS61LE000", "TS61LE001", "TS61LE002", "TS61LE003", "TS61LE004", "TS61LE005", "TS61LE006", "TS61LE007", "TS61LE008", "TS61LE009", "TS61LE010", "TS61LE011", "TS61LH000", "TS61LH001", "TS61LH002", "TS61LH003", "TS61LH004", "TS61LH005", "TS61LH006", "TS61LH007", "TS61LH008", "TS61LH009", "TS61LH010", "TS61LH011", "TS61LH012", "TS61LH013", "TS61LH014", "TS61LH015", "TS61LH016", "TS61LH017", "TS61LP000", "TS61LP001", "TS61LP002", "TS61LP003", "TS61LP004", "TS61LP005", "TS61LP006", "TS61LP007", "TS61LP008", "TS61LP009", "TS61LP010", "TS61LP011", "TS61LP012", "TS61LP013", "TS61LP014", "TS61LP015", "TS61LP016", "TS61LP017", "TS61LP018", "TS61LR000", "TS61LR001", "TS61LR002", "TS61LR003", "TS61LR004", "TS61LR005", "TS61LS000", "TS61LS001", "TS61LS002", "TS61LS003", "TS61LS004", "TS61LS005", "TS61LS006", "TS61LS007", "TS61LS008", "TS61LS009", "TS61LS010", "TS61LS011", "TS61LS012", "TS61LS013", "TS61LS014", "TS61LS015", "TS61LS016", "TS61LS017", "TS61LS018", "TS61LS019", "TS61LS020", "TS61LS021", "TS61LS022", "TS61LS023", "TS61LS024", "TS61LS025", "TS61LS026", "TS61LS027", "TS61LS028", "TS61LS029", "TS61LS030", "TS61LS031", "TS61LS032", "TS61LS033", "TS61LS034", "TS61LS035", "TS62LB000", "TS62LB001", "TS62LB002", "TS62LB003", "TS62LB004", "TS62LB005", "TS62LB006", "TS62LB007", "TS62LB008", "TS62LB009", "TS62LB010", "TS62LB011", "TS62LE000", "TS62LE001", "TS62LP000", "TS62LP001", "TS62LP002", "TS62LP003", "TS62LP004", "TS62LP005", "TS62LP006", "TS62LP007", "TS62LP008", "TS62LP009", "TS62LP010", "TS62LP011", "TS62LR000", "TS62LR001", "TS62LR002", "TS62LR003", "TS64LB000", "TS65LB000", "TS65LB001", "TS65LB002", "TS65LB003", "TS65LB004", "TS65LB005", "TS65LB006", "TS65LB007", "TS65LB008", "TS65LB009", "TS65LB010", "TS65LB011", "TS65LB012", "TS65LB013", "TS65LB014", "TS65LB015", "TS65LB016", "TS65LB017", "TS65LB018", "TS65LB019", "TS65LB020", "TS65LB021", "TS65LB022", "TS65LB023", "TS65LB024", "TS65LB025", "TS65LB026", "TS65LB027", "TS65LB028", "TS65LB029", "TS65LB030", "TS65LB031", "TS65LB032", "TS65LB033", "TS65LB034", "TS65LB035", "TS65LB036", "TS65LB037", "TS65LB038", "TS65LB039", "TS65LB040", "TS65LB041", "TS65LE000", "TS65LE001", "TS65LE002", "TS65LH000", "TS65LH001", "TS65LH002", "TS65LH003", "TS65LH004", "TS65LH005", "TS65LH006", "TS65LH007", "TS65LH008", "TS65LH009", "TS65LH010", "TS65LH011", "TS65LH012", "TS65LH013", "TS65LH014", "TS65LH015", "TS65LH016", "TS65LH017", "TS65LH018", "TS65LH019", "TS65LH020", "TS65LH021", "TS65LH022", "TS65LH023", "TS65LH024", "TS65LH025", "TS65LH026", "TS65LH027", "TS65LH028", "TS65LH029", "TS65LH030", "TS65LH031", "TS65LH032", "TS65LH033", "TS65LH034", "TS65LH035", "TS65LH036", "TS65LH037", "TS65LH038", "TS65LH039", "TS65LH040", "TS65LH041", "TS65LP000", "TS65LP001", "TS65LP002", "TS65LP003", "TS65LP004", "TS65LP005", "TS65LP006", "TS65LP007", "TS65LP008", "TS65LP009", "TS65LP010", "TS65LP011", "TS65LP012", "TS65LP013", "TS65LP014", "TS65LP015", "TS65LP016", "TS65LP017", "TS65LP018", "TS65LP019", "TS65LP020", "TS65LP021", "TS65LP022", "TS65LP023", "TS65LP024", "TS65LP025", "TS65LP026", "TS65LR000", "TS65LR001", "TS65LR002", "TS65LR003", "TS65LR004", "TS65LR005", "TS66LB000", "TS66LB001", "TS66LB002", "TS66LB003", "TS66LB004", "TS66LB005", "TS66LB006", "TS66LB007", "TS66LB008", "TS66LB009", "TS66LB010", "TS66LB011", "TS66LB012", "TS66LB013", "TS66LB014", "TS66LB015", "TS66LB016", "TS66LB017", "TS66LB018", "TS66LB019", "TS66LB020", "TS66LB021", "TS66LB022", "TS66LB023", "TS66LB024", "TS66LB025", "TS66LB026", "TS66LB027", "TS66LB028", "TS66LB029", "TS66LB030", "TS66LB031", "TS66LB032", "TS66LB033", "TS66LB034", "TS66LB035", "TS66LB036", "TS66LB037", "TS66LB038", "TS66LB039", "TS66LB040", "TS66LB041", "TS66LB042", "TS66LB043", "TS66LB044", "TS66LB045", "TS66LB046", "TS66LB047", "TS66LB048", "TS66LB049", "TS66LB050", "TS66LB051", "TS66LB052", "TS66LB053", "TS66LB054", "TS66LB055", "TS66LB056", "TS66LB057", "TS66LB058", "TS66LB059", "TS66LB060", "TS66LB061", "TS66LB062", "TS66LB063", "TS66LB064", "TS66LB065", "TS66LB066", "TS66LB067", "TS66LB068", "TS66LB069", "TS66LB070", "TS66LB071", "TS66LB072", "TS66LB073", "TS66LB074", "TS66LB075", "TS66LB076", "TS66LB077", "TS66LB078", "TS66LB079", "TS66LB080", "TS66LB081", "TS66LB082", "TS66LB083", "TS66LE000", "TS66LE001", "TS66LE002", "TS66LE003", "TS66LE004", "TS66LE005", "TS66LH000", "TS66LH001", "TS66LH002", "TS66LH003", "TS66LH004", "TS66LH005", "TS66LH006", "TS66LH007", "TS66LH008", "TS66LH009", "TS66LH010", "TS66LH011", "TS66LH012", "TS66LH013", "TS66LH014", "TS66LH015", "TS66LH016", "TS66LH017", "TS66LH018", "TS66LH019", "TS66LH020", "TS66LH021", "TS66LH022", "TS66LH023", "TS66LH024", "TS66LH025", "TS66LH026", "TS66LH027", "TS66LH028", "TS66LH029", "TS66LH030", "TS66LH031", "TS66LH032", "TS66LH033", "TS66LH034", "TS66LH035", "TS66LH036", "TS66LH037", "TS66LH038", "TS66LH039", "TS66LH040", "TS66LH041", "TS66LH042", "TS66LH043", "TS66LH044", "TS66LH045", "TS66LH046", "TS66LH047", "TS66LH048", "TS66LH049", "TS66LH050", "TS66LH051", "TS66LH052", "TS66LH053", "TS66LH054", "TS66LH055", "TS66LH056", "TS66LH057", "TS66LH058", "TS66LH059", "TS66LH060", "TS66LH061", "TS66LH062", "TS66LH063", "TS66LH064", "TS66LH065", "TS66LH066", "TS66LH067", "TS66LH068", "TS66LH069", "TS66LH070", "TS66LH071", "TS66LH072", "TS66LH073", "TS66LH074", "TS66LH075", "TS66LH076", "TS66LH077", "TS66LH078", "TS66LH079", "TS66LH080", "TS66LH081", "TS66LH082", "TS66LH083", "TS66LP000", "TS66LP001", "TS66LP002", "TS66LP003", "TS66LP004", "TS66LP005", "TS66LP006", "TS66LP007", "TS66LP008", "TS66LP009", "TS66LP010", "TS66LP011", "TS66LP012", "TS66LP013", "TS66LP014", "TS66LP015", "TS66LP016", "TS66LP017", "TS66LP018", "TS66LP019", "TS66LP020", "TS66LP021", "TS66LP022", "TS66LP023", "TS66LP024", "TS66LP025", "TS66LP026", "TS66LP027", "TS66LP028", "TS66LP029", "TS66LP030", "TS66LP031", "TS66LP032", "TS66LP033", "TS66LP034", "TS66LP035", "TS66LP036", "TS66LP037", "TS66LP038", "TS66LP039", "TS66LP040", "TS66LP041", "TS66LP042", "TS66LP043", "TS66LP044", "TS66LP045", "TS66LP046", "TS66LP047", "TS66LR000", "TS66LR001", "TS66LR002", "TS66LR003", "TS66LR004", "TS66LR005", "TS66LR006", "TS66LR007", "TS66LR008", "TS66LR009", "TS66LR010", "TS66LR011", "TS66LS000", "TS66LS001", "TS67LB000", "TS67LB001", "TS67LB002", "TS67LB003", "TS67LB004", "TS67LB005", "TS67LB006", "TS67LB007", "TS67LB008", "TS67LB009", "TS67LB010", "TS67LB011", "TS67LB012", "TS67LB013", "TS67LB014", "TS67LB015", "TS67LB016", "TS67LB017", "TS67LB018", "TS67LB019", "TS67LB020", "TS67LB021", "TS67LB022", "TS67LB023", "TS67LE000", "TS67LE001", "TS67LH000", "TS67LH001", "TS67LH002", "TS67LH003", "TS67LH004", "TS67LH005", "TS67LH006", "TS67LH007", "TS67LH008", "TS67LH009", "TS67LH010", "TS67LH011", "TS67LH012", "TS67LH013", "TS67LH014", "TS67LH015", "TS67LH016", "TS67LH017", "TS67LH018", "TS67LH019", "TS67LH020", "TS67LH021", "TS67LH022", "TS67LH023", "TS67LP000", "TS67LP001", "TS67LP002", "TS67LP003", "TS67LP004", "TS67LP005", "TS67LP006", "TS67LP007", "TS67LP008", "TS67LP009", "TS67LP010", "TS67LP011", "TS67LP012", "TS67LP013", "TS67LP014", "TS67LP015", "TS67LR000", "TS67LR001", "TS67LR002", "TS67LR003", "TS69LB000", "TS69LB001", "TS69LB002", "TS69LB003", "TS69LB004", "TS69LB005", "TS69LB006", "TS69LB007", "TS69LB008", "TS69LB009", "TS69LB010", "TS69LB011", "TS69LB012", "TS69LB013", "TS69LB017", "TS69LE000", "TS69LE001", "TS69LH000", "TS69LH001", "TS69LH002", "TS69LH003", "TS69LH004", "TS69LH005", "TS69LH006", "TS69LH007", "TS69LH008", "TS69LH009", "TS69LH010", "TS69LH011", "TS69LH012", "TS69LH013", "TS69LP000", "TS69LP001", "TS69LP002", "TS69LP003", "TS69LP004", "TS69LP005", "TS69LP006", "TS69LP007", "TS69LS000", "TS69LS001", "TS69LS002", "TS69LS003", "TS69LS004", "TS69LS005", "TS69LS006", "TS69LS007", "TS69LS008", "TS69LS009", "TS69LS010", "TS69LS011", "TS69LS012", "TS69LS013", "TS70LB000", "TS70LB001", "TS70LP000", "TS71LB000", "TS71LB001", "TS71LB002", "TS71LB003", "TS71LB004", "TS71LB005", "TS71LB006", "TS71LB007", "TS71LB008", "TS71LB009", "TS71LB010", "TS71LB011", "TS71LB012", "TS71LB013", "TS71LB014", "TS71LB015", "TS71LB016", "TS71LB017", "TS71LB018", "TS71LB019", "TS71LB020", "TS71LB021", "TS71LB022", "TS71LB023", "TS71LB024", "TS71LB025", "TS71LB026", "TS71LB027", "TS71LB028", "TS71LB029", "TS71LB030", "TS71LB031", "TS71LB032", "TS71LB033", "TS71LB034", "TS71LB035", "TS71LB036", "TS71LB037", "TS71LB038", "TS71LB039", "TS71LB040", "TS71LB041", "TS71LB042", "TS71LB043", "TS71LB044", "TS71LE000", "TS71LE001", "TS71LE002", "TS71LH000", "TS71LH001", "TS71LH002", "TS71LH003", "TS71LH004", "TS71LH005", "TS71LH006", "TS71LH007", "TS71LH008", "TS71LH009", "TS71LH010", "TS71LH011", "TS71LH012", "TS71LH013", "TS71LH014", "TS71LH015", "TS71LH016", "TS71LH017", "TS71LH018", "TS71LH019", "TS71LH020", "TS71LH021", "TS71LH022", "TS71LH023", "TS71LH024", "TS71LH025", "TS71LH026", "TS71LH027", "TS71LH028", "TS71LH029", "TS71LH030", "TS71LH031", "TS71LH032", "TS71LH033", "TS71LH034", "TS71LH035", "TS71LH036", "TS71LH037", "TS71LH038", "TS71LH039", "TS71LH040", "TS71LH041", "TS71LH042", "TS71LH043", "TS71LH044", "TS71LP000", "TS71LP001", "TS71LP002", "TS71LP003", "TS71LP004", "TS71LP005", "TS71LP006", "TS71LP007", "TS71LP008", "TS71LP009", "TS71LP010", "TS71LP011", "TS71LP012", "TS71LP013", "TS71LP014", "TS71LP015", "TS71LP016", "TS71LP017", "TS71LP018", "TS71LP019", "TS71LP020", "TS71LP021", "TS71LP022", "TS71LP023", "TS71LP024", "TS71LP025", "TS71LP026", "TS71LP027", "TS71LP028", "TS71LP029", "TS71LR000", "TS71LR001", "TS71LR002", "TS71LR003", "TS71LR004", "TS71LR005", "TS72LB000", "TS72LB001", "TS72LB002", "TS72LB003", "TS72LB004", "TS72LB006", "TS72LP000", "TS72LP001", "TS72LP002", "TS72LP003", "TS74LB000", "TS74LB001", "TS74LB002", "TS74LB003", "TS74LB004", "TS74LB005", "TS74LB006", "TS74LB007", "TS74LB008", "TS74LB009", "TS74LB010", "TS74LB011", "TS74LB012", "TS74LB013", "TS74LB014", "TS74LB015", "TS74LB016", "TS74LB017", "TS74LB018", "TS74LB019", "TS74LB020", "TS74LB021", "TS74LB022", "TS74LB023", "TS74LE000", "TS74LE001", "TS74LH000", "TS74LH001", "TS74LH002", "TS74LH003", "TS74LH004", "TS74LH005", "TS74LH006", "TS74LH007", "TS74LH008", "TS74LH009", "TS74LH010", "TS74LH011", "TS74LH012", "TS74LH013", "TS74LH014", "TS74LH015", "TS74LH016", "TS74LH017", "TS74LH018", "TS74LH019", "TS74LH020", "TS74LH021", "TS74LH022", "TS74LH023", "TS74LP000", "TS74LP001", "TS74LP002", "TS74LP003", "TS74LP004", "TS74LP005", "TS74LP006", "TS74LP007", "TS74LP008", "TS74LP009", "TS74LP010", "TS74LP011", "TS74LR000", "TS74LR001", "TS74LR002", "TS74LR003", "TS74LS000", "TS74LS001", "TS74LS002", "TS74LS003", "TS74LS004", "TS74LS005", "TS74LS006", "TS74LS007", "TS74LS008", "TS74LS009", "TS74LS010", "TS74LS011", "TS74LS012", "TS74LS013", "TS74LS014", "TS74LS015", "TS74LS016", "TS74LS017", "TS74LS018", "TS74LS019", "TS74LS020", "TS74LS021", "TS74LS022", "TS74LS023", "TS75LB000", "TS75LB001", "TS75LB002", "TS75LB003", "TS75LB004", "TS75LB005", "TS75LB006", "TS75LB007", "TS75LB008", "TS75LB009", "TS75LB010", "TS75LB011", "TS75LB018", "TS75LB019", "TS75LB020", "TS75LB021", "TS75LB022", "TS75LB023", "TS75LB024", "TS75LB025", "TS75LB026", "TS75LB027", "TS75LB028", "TS75LB029", "TS75LE000", "TS75LE001", "TS75LE002", "TS75LE003", "TS75LP000", "TS75LP001", "TS75LP002", "TS75LP005", "TS75LP006", "TS75LP007", "TS75LP008", "TS75LP009", "TS75LP010", "TS75LP011", "TS75LP012", "TS75LP013", "TS75LP014", "TS75LP015", "TS75LP016", "TS75LP017", "TS75LR000", "TS75LR001", "TS75LR002", "TS75LR003", "TS75LR004", "TS75LR005", "TS75LR006", "TS75LR007", "TS75LS000", "TS75LS001", "TS75LS002", "TS75LS003", "TS75LS004", "TS75LS005", "TS79LB000", "TS83LB000", "TS83LB001", "TS83LB002", "TS83LB003", "TS83LB004", "TS83LB005", "TS83LB006", "TS83LB007", "TS83LB008", "TS83LB009", "TS83LB010", "TS83LB011", "TS83LB012", "TS83LB013", "TS83LB014", "TS83LB015", "TS83LB016", "TS83LB017", "TS83LB018", "TS83LB019", "TS83LB020", "TS83LB021", "TS83LB022", "TS83LE000", "TS83LE001", "TS83LH000", "TS83LH001", "TS83LH002", "TS83LH003", "TS83LH004", "TS83LH005", "TS83LH006", "TS83LH007", "TS83LH008", "TS83LH009", "TS83LH010", "TS83LP000", "TS83LP001", "TS83LP002", "TS83LP003", "TS83LP004", "TS83LP005", "TS83LP006", "TS83LP007", "TS83LP008", "TS83LP009", "TS83LP010", "TS83LP011", "TS83LP012", "TS83LP013", "TS83LP014", "TS83LP015", "TS83LP016", "TS83LP017", "TS83LP018", "TS83LR000", "TS83LR001", "TS99LB000", "TW00LB500", "TW02LB000", "TW02LB001", "TW02LB500", "TW02LB501", "TW02LP000", "TW02LP001", "UM00LB000", "UM00LB500", "UM00LB501", "UM01LB500", "UM01LS500", "UM02LB500", "UM03LB500", "UM03LB501", "UM03LB502", "UM03LP502", "UM03LS500", "UM05LB500", "UM05LB501", "UM05LB502", "UM05LB503", "UM07LB500", "UM07LB501", "UM07LB502", "UM07LB503", "UM07LB504", "UM07LB505", "UM07LP502", "UM07LP503", "UM08LB500", "UM08LB501", "UM09LB500", "UM09LB501", "UM09LP500", "UM09LP501", "UM10LB500", "UM10LB501", "UM10LP500", "UM10LP501", "UM11LB500", "UM12LB000", "UM12LB001", "UM12LB002", "UM12LB003", "UM12LB004", "UM12LB005", "UM12LB006", "UM12LB007", "UM12LB008", "UM12LB009", "UM12LB010", "UM12LB011", "UM12LB012", "UM12LB013", "UM12LB014", "UM12LB015", "UM12LB016", "UM12LB017", "UM12LB018", "UM12LB019", "UM12LB020", "UM12LB021", "UM12LE000", "UM12LE001", "UM12LE002", "UM12LH000", "UM12LH001", "UM12LH002", "UM12LH003", "UM12LH004", "UM12LH005", "UM12LH006", "UM12LH007", "UM12LP000", "UM12LP001", "UM12LP002", "UM12LP003", "UM12LP004", "UM12LP005", "UM12LP006", "UM12LP007", "UM12LP008", "UM12LP009", "UM12LP010", "UM12LP011", "UM12LP012", "UM12LP013", "UM12LP014", "UM12LP015", "UM12LP016", "UM12LR000", "UM12LR001", "UM12LR002", "UM12LR003", "UM13LB000", "UM13LB001", "UM13LB002", "UM13LB003", "UM13LB004", "UM13LB005", "UM13LB006", "UM13LB007", "UM13LB008", "UM13LB009", "UM13LB010", "UM13LB011", "UM13LB012", "UM13LB013", "UM13LE000", "UM13LE001", "UM13LH000", "UM13LH001", "UM13LH002", "UM13LH003", "UM13LH004", "UM13LH005", "UM13LH006", "UM13LP000", "UM13LP001", "UM13LP002", "UM13LP003", "UM13LS000", "UM13LS001", "UM13LS002", "UM13LS003", "UM13LS004", "UM13LS005", "UM13LS006", "UM16LB000", "UM17LB000", "UM17LB001", "UM17LB002", "UM17LB003", "UM17LB004", "UM17LB005", "UM17LB006", "UM17LB007", "UM17LB008", "UM17LB009", "UM17LB010", "UM17LB011", "UM17LE000", "UM17LE001", "UM17LH000", "UM17LH001", "UM17LH002", "UM17LH003", "UM17LH004", "UM17LH005", "UM17LP000", "UM17LP001", "UM17LP002", "UM17LP003", "UM17LP004", "UM17LP005", "UM17LP006", "UM17LP007", "UM18LB000", "UM18LB001", "UM18LB002", "UM18LB003", "UM18LB004", "UM18LB005", "UM18LB006", "UM18LB007", "UM18LB008", "UM18LB009", "UM18LE000", "UM18LE001", "UM18LP000", "UM18LP001", "UM18LP002", "UM18LP003", "UM18LP004", "UM18LP005", "UM20LB000", "UM20LB001", "UM20LB002", "UM20LB003", "UM20LB004", "UM20LE000", "UM20LE001", "UM20LP000", "UM20LP001", "UM20LP002", "UM20LP003", "UM20LP004", "UM20LP005", "UM20LS000", "UM21LB000", "UM21LB001", "UM21LB002", "UM21LB003", "UM21LB004", "UM21LB005", "UM21LB006", "UM21LB007", "UM21LB008", "UM21LB009", "UM21LB010", "UM21LB011", "UM21LB012", "UM21LE000", "UM21LE001", "UM21LE003", "UM21LP000", "UM21LP001", "UM21LP002", "UM21LP003", "UM21LP004", "UM21LP005", "UM21LP008", "UM22LB000", "UM22LB001", "UM22LB002", "UM22LB003", "UM22LB004", "UM22LB005", "UM22LB006", "UM22LB007", "UM22LB008", "UM22LB009", "UM22LB010", "UM22LB011", "UM22LB012", "UM22LB013", "UM22LB014", "UM22LB015", "UM22LB016", "UM22LB017", "UM22LB018", "UM22LB019", "UM22LB020", "UM22LB021", "UM22LB022", "UM22LB023", "UM22LB024", "UM22LB025", "UM22LB026", "UM22LB027", "UM22LB028", "UM22LB029", "UM22LB030", "UM22LB031", "UM22LB032", "UM22LB033", "UM22LB034", "UM22LB035", "UM22LB036", "UM22LB037", "UM22LB038", "UM22LB039", "UM22LB040", "UM22LB041", "UM22LB042", "UM22LB043", "UM22LB044", "UM22LB045", "UM22LB046", "UM22LB047", "UM22LB048", "UM22LB049", "UM22LB050", "UM22LB051", "UM22LB052", "UM22LB053", "UM22LB054", "UM22LB055", "UM22LB056", "UM22LB057", "UM22LB058", "UM22LB059", "UM22LB060", "UM22LB061", "UM22LB062", "UM22LB063", "UM22LB064", "UM22LB065", "UM22LB066", "UM22LB067", "UM22LB068", "UM22LB069", "UM22LB070", "UM22LB071", "UM22LB072", "UM22LB073", "UM22LB074", "UM22LB075", "UM22LB076", "UM22LB077", "UM22LB078", "UM22LB079", "UM22LB080", "UM22LB081", "UM22LB082", "UM22LB083", "UM22LE000", "UM22LE001", "UM22LE002", "UM22LE003", "UM22LE004", "UM22LE005", "UM22LH000", "UM22LH001", "UM22LH002", "UM22LH003", "UM22LH004", "UM22LH005", "UM22LH006", "UM22LH007", "UM22LH008", "UM22LH009", "UM22LH010", "UM22LH011", "UM22LH012", "UM22LH013", "UM22LH014", "UM22LH015", "UM22LH016", "UM22LH017", "UM22LH018", "UM22LH019", "UM22LH020", "UM22LH021", "UM22LH022", "UM22LH023", "UM22LH024", "UM22LH025", "UM22LH026", "UM22LH027", "UM22LH028", "UM22LH029", "UM22LH030", "UM22LH031", "UM22LH032", "UM22LH033", "UM22LH034", "UM22LH035", "UM22LH036", "UM22LH037", "UM22LH038", "UM22LH039", "UM22LH040", "UM22LH041", "UM22LH042", "UM22LH043", "UM22LH044", "UM22LH045", "UM22LH046", "UM22LH047", "UM22LH048", "UM22LH049", "UM22LH050", "UM22LH051", "UM22LH052", "UM22LH053", "UM22LH054", "UM22LH055", "UM22LH056", "UM22LH057", "UM22LH058", "UM22LH059", "UM22LH060", "UM22LH061", "UM22LH062", "UM22LH063", "UM22LH064", "UM22LH065", "UM22LH066", "UM22LH067", "UM22LH068", "UM22LH069", "UM22LH070", "UM22LH071", "UM22LH072", "UM22LH073", "UM22LH074", "UM22LH075", "UM22LH076", "UM22LH077", "UM22LH078", "UM22LH079", "UM22LH080", "UM22LH081", "UM22LH082", "UM22LH083", "UM22LP000", "UM22LP001", "UM22LP002", "UM22LP003", "UM22LP004", "UM22LP005", "UM22LP006", "UM22LP007", "UM22LP008", "UM22LP009", "UM22LP010", "UM22LP011", "UM22LP012", "UM22LP013", "UM22LP014", "UM22LP015", "UM22LP016", "UM22LP017", "UM22LP018", "UM22LP019", "UM22LP020", "UM22LP021", "UM22LP022", "UM22LP023", "UM22LP024", "UM22LP025", "UM22LP026", "UM22LP027", "UM22LP028", "UM22LP029", "UM22LP030", "UM22LP031", "UM22LP032", "UM22LP033", "UM22LP034", "UM22LP035", "UM22LP036", "UM22LP037", "UM22LP038", "UM22LP039", "UM22LP040", "UM22LP041", "UM22LP042", "UM22LP043", "UM22LP044", "UM22LP045", "UM22LP046", "UM22LP047", "UM22LP048", "UM22LP049", "UM22LP050", "UM22LP051", "UM22LP052", "UM22LP053", "UM22LR000", "UM22LR001", "UM22LR002", "UM22LR003", "UM22LR004", "UM22LR005", "UM22LR006", "UM22LR007", "UM22LR008", "UM22LR009", "UM22LR010", "UM22LR011", "UM23LB000", "UM24LB000", "UM24LB001", "UM24LB002", "UM24LB003", "UM24LB004", "UM24LB005", "UM24LB006", "UM24LB007", "UM24LB008", "UM24LB009", "UM24LB010", "UM24LB011", "UM24LB012", "UM24LB013", "UM24LB014", "UM24LB015", "UM24LB016", "UM24LE000", "UM24LE001", "UM24LH000", "UM24LH001", "UM24LH002", "UM24LH003", "UM24LH004", "UM24LH005", "UM24LH006", "UM24LH007", "UM24LH008", "UM24LH009", "UM24LH010", "UM24LH011", "UM24LH012", "UM24LH013", "UM24LH014", "UM24LH015", "UM24LP000", "UM24LP001", "UM24LP002", "UM24LP003", "UM24LP004", "UM24LP005", "UM24LP006", "UM24LP007", "UM24LP008", "UM24LP009", "UM24LP010", "UM24LP011", "UM24LP012", "UM24LS000", "UM24LS001", "UM24LS002", "UM24LS003", "UM24LS004", "UM24LS005", "UM24LS006", "UM24LS007", "UM24LS008", "UM24LS009", "UM24LS010", "UM24LS011", "UM24LS012", "UM24LS013", "UM24LS014", "UM24LS015", "UM25LB000", "UM25LB001", "UM25LB002", "UM25LB003", "UM25LB004", "UM25LB005", "UM25LB006", "UM25LB007", "UM25LB008", "UM25LB009", "UM25LB011", "UM25LB012", "UM25LB013", "UM25LB014", "UM25LB015", "UM25LB016", "UM25LB018", "UM25LB019", "UM25LE000", "UM25LE001", "UM25LE002", "UM25LE003", "UM25LE004", "UM25LP000", "UM25LP001", "UM25LP002", "UM25LP003", "UM25LP004", "UM25LP005", "UM25LP006", "UM25LP007", "UM25LP008", "UM25LP009", "UM25LP010", "UM25LP011", "UM25LP012", "UM28LB000", "UM28LB001", "UM28LB002", "UM28LB003", "UM28LB004", "UM28LB005", "UM28LB006", "UM28LB007", "UM28LB008", "UM28LB009", "UM28LB010", "UM28LB011", "UM28LB012", "UM28LB013", "UM28LB014", "UM28LB015", "UM28LE000", "UM28LE001", "UM28LH000", "UM28LH001", "UM28LH002", "UM28LH003", "UM28LH004", "UM28LH005", "UM28LH006", "UM28LH007", "UM28LH008", "UM28LH009", "UM28LH010", "UM28LH011", "UM28LH012", "UM28LH013", "UM28LH014", "UM28LH015", "UM28LP000", "UM28LP001", "UM28LP002", "UM28LP003", "UM28LS000", "UM28LS001", "UM28LS002", "UM28LS003", "UM28LS004", "UM28LS005", "UM28LS006", "UM28LS007", "UM28LS008", "UM28LS009", "UM28LS010", "UM28LS011", "UM28LS012", "UM28LS013", "UM28LS014", "UM28LS015", "UM29LB000", "UM29LB001", "UM29LB002", "UM29LB003", "UM29LB004", "UM29LB005", "UM29LB006", "UM29LB007", "UM29LB008", "UM29LB009", "UM29LB010", "UM29LB011", "UM29LB012", "UM29LB013", "UM29LB014", "UM29LB015", "UM29LB016", "UM29LB017", "UM29LB018", "UM29LB019", "UM29LB020", "UM29LB021", "UM29LB022", "UM29LB023", "UM29LB024", "UM29LB025", "UM29LB026", "UM29LB027", "UM29LB028", "UM29LB029", "UM29LB030", "UM29LB031", "UM29LB032", "UM29LB033", "UM29LB034", "UM29LB035", "UM29LB036", "UM29LB037", "UM29LB038", "UM29LB039", "UM29LB040", "UM29LB041", "UM29LB042", "UM29LB043", "UM29LB044", "UM29LE000", "UM29LE001", "UM29LE002", "UM29LE003", "UM29LE004", "UM29LE005", "UM29LE006", "UM29LE007", "UM29LE008", "UM29LH000", "UM29LH001", "UM29LH002", "UM29LH003", "UM29LH004", "UM29LH005", "UM29LH006", "UM29LH007", "UM29LH008", "UM29LH009", "UM29LH010", "UM29LH011", "UM29LH012", "UM29LH013", "UM29LH014", "UM29LH015", "UM29LH016", "UM29LH017", "UM29LH018", "UM29LH019", "UM29LH020", "UM29LH021", "UM29LH022", "UM29LH023", "UM29LH024", "UM29LH025", "UM29LH026", "UM29LH027", "UM29LH028", "UM29LH029", "UM29LH030", "UM29LH031", "UM29LH032", "UM29LH033", "UM29LH034", "UM29LH035", "UM29LH036", "UM29LH037", "UM29LH038", "UM29LH039", "UM29LH040", "UM29LH041", "UM29LH042", "UM29LH043", "UM29LH044", "UM29LP000", "UM29LP001", "UM29LP002", "UM29LP003", "UM29LP004", "UM29LP005", "UM29LP006", "UM29LP007", "UM29LP008", "UM29LP009", "UM29LP010", "UM29LP011", "UM29LP012", "UM29LP013", "UM29LP014", "UM29LP015", "UM29LP016", "UM29LP017", "UM29LP018", "UM29LP019", "UM29LP020", "UM29LP021", "UM29LP022", "UM29LP023", "UM29LP024", "UM29LP025", "UM29LP026", "UM29LP027", "UM29LP028", "UM29LP029", "UM29LR000", "UM29LR001", "UM29LR002", "UM29LR003", "UM29LR004", "UM29LR005", "UM31LB000", "UM31LB001", "UM31LB002", "UM31LB003", "UM31LB004", "UM31LB005", "UM31LB006", "UM31LB007", "UM31LB008", "UM31LB009", "UM31LB010", "UM31LB011", "UM31LB012", "UM31LB013", "UM31LB014", "UM31LB015", "UM31LB016", "UM31LB017", "UM31LB018", "UM31LB019", "UM31LB020", "UM31LB021", "UM31LB022", "UM31LB023", "UM31LB024", "UM31LB025", "UM31LB026", "UM31LB027", "UM31LB028", "UM31LB029", "UM31LB030", "UM31LE000", "UM31LE001", "UM31LH000", "UM31LH001", "UM31LH002", "UM31LH003", "UM31LH004", "UM31LH005", "UM31LH006", "UM31LH007", "UM31LH008", "UM31LH009", "UM31LH010", "UM31LH011", "UM31LH012", "UM31LH013", "UM31LH014", "UM31LH015", "UM31LH016", "UM31LH017", "UM31LH018", "UM31LH019", "UM31LP000", "UM31LP001", "UM31LP002", "UM31LP003", "UM31LP004", "UM31LP005", "UM31LP006", "UM31LP007", "UM31LP008", "UM31LP009", "UM31LP010", "UM31LP011", "UM31LP012", "UM31LP013", "UM31LP014", "UM31LP015", "UM31LP016", "UM31LP017", "UM31LP018", "UM31LP019", "UM31LP020", "UM31LP021", "UM31LP022", "UM31LP023", "UM31LP024", "UM31LP025", "UM31LP026", "UM31LP027", "UM31LP028", "UM31LP029", "UM31LP030", "UM31LR000", "UM31LR001", "UM31LR002", "UM31LR003", "VS00LB500", "VS00LS000", "VS00LS001", "VS00LS002", "VS01LB000", "VS01LB500", "VS01LP000", "VS02LB001", "VS03LB000", "XL00LB000", "XL00LB001", "XL00LB002", "XL00LB003", "XL00LB004", "XL00LB005", "XL00LE000", "XL00LE001", "XL00LP000", "XL00LP001", "XL01LB000", "XL01LB001", "XL01LB002", "XL01LB003", "XL01LB004", "XL01LB005", "XL01LE000", "XL01LE001", "XL01LH000", "XL01LH001", "XL01LH002", "XL01LP000", "XL01LP001", "XL01LP002", "XL01LR000", "XM00LB000", "XM00LB001", "XM00LB002", "XM00LB003", "XM00LB004", "XM00LE000", "XM00LE001", "XM00LP000", "XM00LP001", "XM00LP002", "XM00LP003" ],
      "date" : 1660002055000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005112:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1660002055354747370,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1853,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005112/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1660002032013,
      "syssize" : 1853,
      "sysdate" : 1660002055000,
      "haslayout" : "1",
      "topparent" : "5318263",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5318263,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 116,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Physical IP|Logic Libraries|Logic Libraries Base Kit", "IP Products|Physical IP|Logic", "Physical IP|Logic Libraries|Logic Libraries PMK Kit", "Physical IP|Logic Libraries|Logic Libraries ECO Kit", "Physical IP|Logic Libraries|Logic Libraries HPK Kit", "Physical IP|Logic Libraries|Logic Libraries RKLO Kit", "Physical IP|Logic Libraries|Logic Libraries Supplemental Cell Kit" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|DesignStart", "IP Products|DesignStart|Physical IP", "IP Products|Physical IP", "IP Products|Physical IP|Logic" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1660002055000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005112/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005112/1-0/?lang=en",
      "modified" : 1660001904000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1660002055354747370,
      "uri" : "https://developer.arm.com/documentation/ka005112/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I calculate the Mean Time Between Failures (MTBF) of Arm synchronizers?",
    "Uri" : "https://developer.arm.com/documentation/ka005112/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005112/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005112/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005112/1-0/en",
    "Excerpt" : "Article ID: KA005112 Applies To: Logic Libraries, Logic Libraries Base Kit, Logic Libraries ECO Kit, ... Answer The Mean Time Between Failures (MTBF) value of synchronizer cells provided by ...",
    "FirstSentences" : "Article ID: KA005112 Applies To: Logic Libraries, Logic Libraries Base Kit, Logic Libraries ECO Kit, Logic Libraries HPK Kit, Logic Libraries PMK Kit, Logic Libraries RKLO Kit, Logic Libraries ..."
  }, {
    "title" : "Why are Mean Time Between Failures (MTBF) parameters of synchronizers not following any trend across various PVTs?",
    "uri" : "https://developer.arm.com/documentation/ka005113/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005113/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005113/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005113/1-0/en",
    "excerpt" : "Article ID: KA005113 Applies To: Logic Libraries, Logic Libraries Base Kit, Logic Libraries ... Answer The MTBF parameters in the datasheet are not expected to follow any particular ... KBA",
    "firstSentences" : "Article ID: KA005113 Applies To: Logic Libraries, Logic Libraries Base Kit, Logic Libraries ECO Kit, Logic Libraries HPK Kit, Logic Libraries PMK Kit, Logic Libraries RKLO Kit, Logic Libraries ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Why are Mean Time Between Failures (MTBF) parameters of synchronizers not following any trend across various PVTs? ",
      "document_number" : "ka005113",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5318262",
      "sysurihash" : "lIFrfM1JcuXy4tEz",
      "urihash" : "lIFrfM1JcuXy4tEz",
      "sysuri" : "https://developer.arm.com/documentation/ka005113/1-0/en",
      "systransactionid" : 937109,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1660001842000,
      "topparentid" : 5318262,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1660001904000,
      "sysconcepts" : "trend ; latch ; metastability ; User Guide ; semi-logarithmic plot ; window extrapolated ; fabrication node ; transistor sizes ; circuit topology ; resolving constant",
      "navigationhierarchies" : [ "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba187cd74e712c4497264", "5eec6e36e24a5e02d07b2557|5eec6e98e24a5e02d07b25ca|5eec6fc0e24a5e02d07b267a", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba1898e527a03a85ed26c", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba18b8e527a03a85ed26e", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba18acd74e712c4497266", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba18dcd74e712c4497268", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba18e8e527a03a85ed270" ],
      "concepts" : "trend ; latch ; metastability ; User Guide ; semi-logarithmic plot ; window extrapolated ; fabrication node ; transistor sizes ; circuit topology ; resolving constant",
      "documenttype" : "html",
      "sysindexeddate" : 1660002055000,
      "permanentid" : "2f17c64ef6cef979490a3b0da667c42bd4b83677083e22061f480b3f703a",
      "syslanguage" : [ "English" ],
      "itemid" : "62f19e70a3ed091585e8f0f0",
      "transactionid" : 937109,
      "title" : "Why are Mean Time Between Failures (MTBF) parameters of synchronizers not following any trend across various PVTs? ",
      "products" : [ "AN00LB000", "AN00LB001", "AN00LB002", "AN00LB003", "AN00LP000", "AN00LP001", "AN00LP002", "AN00LP003", "CH00LB000", "CH00LP000", "CP00LB000", "CP00LB001", "CP00LB002", "CP00LB003", "CP00LB004", "CP00LB005", "CP00LB006", "CP00LB007", "CP00LB008", "CP00LE000", "CP00LE001", "CP00LE002", "CP00LP000", "CP00LP001", "CP00LP002", "CP00LP003", "CP00LP004", "CP00LP005", "CP00LP006", "CP00LP007", "CP00LP008", "CP18LB000", "CP18LB001", "CP18LB002", "CP18LB003", "CP18LB004", "CP18LB005", "CP18LE000", "CP18LE001", "CP18LH000", "CP18LH001", "CP18LH002", "CP18LP000", "CP18LP001", "CP18LP002", "CP18LP003", "CP18LP004", "CP18LP005", "CP21LB000", "CP21LB001", "CP21LB002", "CP21LB003", "CP21LB004", "CP21LB005", "CP21LB006", "CP21LB007", "CP21LB008", "CP21LB009", "CP21LB010", "CP21LB011", "CP21LB012", "CP21LB013", "CP21LB014", "CP21LB015", "CP21LB016", "CP21LB017", "CP21LB018", "CP21LB019", "CP21LB020", "CP21LE000", "CP21LE001", "CP21LH000", "CP21LH001", "CP21LH002", "CP21LH003", "CP21LH004", "CP21LH005", "CP21LH006", "CP21LH007", "CP21LH008", "CP21LH009", "CP21LP000", "CP21LP001", "CP21LP002", "CP21LP003", "CP21LP004", "CP21LP005", "CP21LP006", "CP21LP007", "CP21LP008", "CP21LP009", "CP21LP010", "CP21LP011", "CP21LR000", "CP21LR001", "CP21LR002", "CP21LR003", "CP21LR004", "CP21LR005", "CP21LR006", "CP21LR007", "CP21LR008", "CP21LR009", "CP21LR010", "CP21LR011", "CP21LS000", "CP21LS001", "CP21LS002", "CP21LS003", "CP21LS004", "CP35LB000", "CP35LB001", "CP35LB002", "CP35LB003", "CP35LB004", "CP35LB005", "CP35LB006", "CP35LB007", "CP35LB008", "CP35LB009", "CP35LB010", "CP35LB011", "CP35LB012", "CP35LB013", "CP35LE000", "CP35LE001", "CP35LE002", "CP35LE003", "CP35LE004", "CP35LE005", "CP35LE006", "CP35LE007", "CP35LE008", "CP35LE009", "CP35LE010", "CP35LE011", "CP35LH000", "CP35LH001", "CP35LH002", "CP35LH003", "CP35LH004", "CP35LH005", "CP35LH006", "CP35LH007", "CP35LH008", "CP35LH009", "CP35LH010", "CP35LH011", "CP35LP000", "CP35LP001", "CP35LP002", "CP35LP003", "CP35LP004", "CP35LP005", "CP35LP006", "CP35LP007", "CP35LP008", "CP35LP009", "CP35LP010", "CP35LP011", "CP35LP012", "CP35LP013", "CP35LR000", "CP35LR001", "CP35LR002", "CP35LR003", "CP35LR004", "CP35LR005", "CP35LS000", "CP35LS001", "CP35LS002", "CP35LS003", "CP35LS004", "CP35LS005", "CP35LS006", "CP35LS007", "CP35LS008", "CP35LS009", "CP35LS010", "CP35LS011", "CP35LS012", "CP35LS013", "CP35LS014", "CP35LS015", "CP35LS016", "CP35LS024", "CP35LS025", "CP35LS026", "CP35LS027", "CP35LS028", "CP35LS029", "CP35LS030", "CP35LS031", "CP35LS032", "CP35LS033", "CP35LS034", "CP35LS035", "CP35LS036", "CP35LS037", "CS00LB500", "CS01LB500", "CS02LB500", "CS03LB500", "CS04LB500", "CS04LB501", "CS04LB502", "CS04LB503", "CS04LB504", "CS04LB505", "CS04LB506", "CS04LB507", "CS04LB508", "CS04LB509", "CS04LE501", "CS04LE502", "CS04LE505", "CS04LP501", "CS04LP502", "CS04LP503", "CS04LP504", "CS04LP505", "CS04LP506", "CS04LP507", "CS04LP508", "CS04LP509", "CS05LB000", "CS05LB500", "CS05LP000", "CS06LB500", "CS06LB501", "CS07LB500", "CS07LB501", "CS07LB502", "CS07LB503", "CS07LB504", "CS07LB505", "CS07LB506", "CS08LB500", "CS09LB000", "CS09LB001", "CS09LB500", "CS09LB501", "CS09LB506", "CS09LP000", "CS10LB500", "CS10LB501", "CS10LB502", "CS10LB503", "CS10LB504", "CS10LB505", "CS10LE500", "CS10LE501", "CS10LP500", "CS10LP501", "CS10LP502", "CS10LP503", "CS10LP504", "CS11LB500", "CS11LB501", "CS11LB502", "CS11LB503", "CS11LB504", "CS11LB505", "CS11LB506", "CS11LE500", "CS11LE501", "CS11LP500", "CS11LP501", "CS11LP502", "CS11LP503", "CS11LP504", "CS11LP505", "CS11LS507", "CS11LS508", "CS11LS509", "CS12LB500", "CS12LB501", "CS12LB502", "CS12LB503", "CS12LB504", "CS12LB505", "CS12LP500", "CS12LP501", "CS12LP502", "CS12LP503", "CS12LP504", "CS12LP505", "CS13LB502", "CS13LB503", "CS13LB504", "CS13LB505", "CS13LP500", "CS13LP501", "CS13LP502", "CS13LP503", "CS14LB500", "CS14LB502", "CS14LB503", "CS14LB504", "CS16LB000", "CS16LB500", "CS16LB501", "CS16LP000", "CS18LB500", "CS18LB501", "CS18LB502", "CS18LB503", "CS18LB504", "CS18LB505", "CS18LE000", "CS18LE501", "CS18LH500", "CS18LP500", "CS18LP501", "CS18LP502", "CS18LP503", "CS18LP504", "CS18LP505", "CS19LB000", "CS19LB001", "CS19LB002", "CS19LB003", "CS19LP000", "CS19LP001", "CS21LB000", "CS21LB001", "CS21LB002", "CS21LB003", "CS21LB004", "CS21LB005", "CS21LE000", "CS21LE001", "CS21LH000", "CS21LP000", "CS21LP001", "CS21LP002", "CS21LP003", "CS21LP004", "CS21LP005", "DE00LB500", "DE00LB501", "DE01LB500", "DE02LB500", "DE02LB501", "DE02LP500", "FJ00LB500", "FJ00LB501", "FJ00LB502", "FS00LB500", "FS01LB500", "FS02LB500", "FS03LB500", "FS03LB501", "FS04LB500", "FS05LB500", "GE00LB000", "GF00LB000", "GF00LB001", "GF00LB002", "GF00LB003", "GF00LB004", "GF00LB005", "GF00LB006", "GF00LB007", "GF00LB008", "GF00LB009", "GF00LB010", "GF00LB011", "GF00LB012", "GF00LB013", "GF00LB014", "GF00LB015", "GF00LB016", "GF00LB017", "GF00LB018", "GF00LB019", "GF00LE000", "GF00LE001", "GF00LH000", "GF00LH001", "GF00LH002", "GF00LP000", "GF00LP001", "GF00LP002", "GF00LP003", "GF00LP004", "GF00LP005", "GF00LP006", "GF00LP007", "GF00LP008", "GF00LP009", "GF00LP010", "GF00LP011", "GF00LP012", "GF00LP013", "GF00LP014", "GF00LP015", "GF00LP016", "GF00LP017", "GF00LR000", "GF00LR001", "GF00LR002", "GF00LR003", "GF00LR004", "GF00LR005", "GF00LR006", "GF00LR007", "GF01LB000", "GF01LB001", "GF01LB002", "GF01LB003", "GF01LB004", "GF01LB005", "GF01LE000", "GF01LE001", "GF01LP000", "GF01LP001", "GF01LP002", "GF01LP003", "GF01LP004", "GF01LP005", "GF02LB000", "GF02LB001", "GF02LB002", "GF02LB003", "GF02LB004", "GF02LB005", "GF02LB006", "GF02LB007", "GF02LB008", "GF02LE000", "GF02LE001", "GF02LE002", "GF02LP000", "GF02LP001", "GF02LP002", "GF02LP003", "GF02LP004", "GF02LP005", "GF02LP006", "GF02LP007", "GF02LP008", "GF03LB000", "GF03LB001", "GF21LB000", "GF21LB001", "GF21LB002", "GF21LB003", "GF21LB004", "GF21LB005", "GF21LB006", "GF21LB007", "GF21LB008", "GF21LB009", "GF21LB010", "GF21LB011", "GF21LB012", "GF21LB013", "GF21LB014", "GF21LB015", "GF21LB016", "GF21LB017", "GF21LB018", "GF21LB019", "GF21LB020", "GF21LB021", "GF21LB022", "GF21LB023", "GF21LB024", "GF21LB025", "GF21LB026", "GF21LB027", "GF21LB028", "GF21LB029", "GF21LB030", "GF21LB031", "GF21LB032", "GF21LE000", "GF21LE001", "GF21LE002", "GF21LH000", "GF21LH001", "GF21LH002", "GF21LH003", "GF21LH004", "GF21LH005", "GF21LH006", "GF21LH007", "GF21LH008", "GF21LH009", "GF21LH010", "GF21LH011", "GF21LH012", "GF21LH013", "GF21LH014", "GF21LP000", "GF21LP001", "GF21LP002", "GF21LP003", "GF21LP004", "GF21LP005", "GF21LP006", "GF21LP007", "GF21LP008", "GF21LP009", "GF21LP010", "GF21LP011", "GF21LP012", "GF21LP013", "GF21LP014", "GF21LP015", "GF21LP016", "GF21LP017", "GF21LP018", "GF21LP019", "GF21LR000", "GF21LR001", "GF21LR002", "GF21LR003", "GF21LR004", "GF21LR005", "GF21LR006", "GF21LR007", "GF21LR008", "GF21LR009", "GF21LR010", "GF21LR011", "GF21LR012", "GF21LR013", "GF21LR014", "GF21LR015", "GF21LR016", "GF23LB000", "GF23LB001", "GF23LB002", "GF23LB003", "GF23LB004", "GF23LB005", "GF23LB006", "GF23LB007", "GF23LB008", "GF23LB009", "GF23LB010", "GF23LB011", "GF23LB012", "GF23LE000", "GF23LE001", "GF23LP000", "GF23LP001", "GF23LP002", "GF23LP003", "GF23LP004", "GF23LP005", "GF23LR000", "GF23LR001", "GF23LR002", "GF23LR003", "GF26LB000", "GF26LB001", "GF26LB002", "GF26LB003", "GF26LB004", "GF26LB005", "GF26LB006", "GF26LB007", "GF26LB008", "GF26LB009", "GF26LB010", "GF26LB011", "GF26LB012", "GF26LB013", "GF26LB014", "GF26LB015", "GF26LB016", "GF26LE000", "GF26LE001", "GF26LP000", "GF26LP001", "GF26LP002", "GF26LP003", "GF26LP004", "GF26LP005", "GF26LP006", "GF26LP007", "GF26LP008", "GF26LP009", "GF26LP010", "GF26LP011", "GF26LP012", "GF26LP013", "GF26LP014", "GF26LP015", "GF26LP016", "GF26LR000", "GF26LR001", "GF26LR002", "GF26LR003", "GF28LB000", "GF28LB001", "GF28LB002", "GF28LB003", "GF28LB004", "GF28LB005", "GF28LP000", "GF29LB000", "GF30LB000", "GF30LB001", "GF30LB002", "GF30LB003", "GF30LB004", "GF30LB005", "GF30LB006", "GF30LB007", "GF30LB008", "GF30LB009", "GF30LB010", "GF30LB011", "GF30LE000", "GF30LE001", "GF30LP000", "GF30LP001", "GF30LP002", "GF30LP003", "GF30LP004", "GF30LP005", "GF30LR000", "GF30LR001", "GF30LR002", "GF30LR003", "GF31LB000", "GF31LB001", "GF31LB002", "GF31LB003", "GF31LE000", "GF31LE001", "GF31LP000", "GF31LP001", "GF31LP002", "GF31LP003", "GF32LB000", "GF32LB001", "GF32LB002", "GF32LB003", "GF32LB004", "GF32LB005", "GF32LB006", "GF32LB007", "GF32LB008", "GF32LB009", "GF32LB010", "GF32LB011", "GF32LB012", "GF32LB013", "GF32LB014", "GF32LB015", "GF32LB016", "GF32LB017", "GF32LB018", "GF32LB019", "GF32LB020", "GF32LB021", "GF32LB022", "GF32LB023", "GF32LB024", "GF32LB025", "GF32LB026", "GF32LB027", "GF32LE000", "GF32LE001", "GF32LE002", "GF32LE003", "GF32LP000", "GF32LP001", "GF32LP002", "GF32LP003", "GF32LP004", "GF32LP005", "GF32LP006", "GF32LP007", "GF32LS000", "GF32LS001", "GF32LS002", "GF32LS003", "GF32LS004", "GF32LS005", "GF32LS006", "GF32LS007", "GF32LS008", "GF32LS009", "GF32LS010", "GF32LS011", "GF32LS012", "GF32LS013", "GF32LS014", "GF32LS015", "GF32LS016", "GF32LS017", "GF32LS018", "GF32LS019", "GF32LS020", "GF32LS021", "GF32LS022", "GF32LS023", "GF32LS024", "GF32LS025", "GF32LS026", "GF32LS027", "GF33LB000", "GF33LB001", "GF33LB002", "GF33LB003", "GF33LB004", "GF33LB005", "GF33LB006", "GF33LB007", "GF33LB008", "GF33LB009", "GF33LB010", "GF33LB011", "GF33LB012", "GF33LB013", "GF33LB014", "GF33LB015", "GF33LB016", "GF33LB017", "GF33LB018", "GF33LB019", "GF33LB020", "GF33LB021", "GF33LB022", "GF33LB023", "GF33LB024", "GF33LB025", "GF33LB026", "GF33LB027", "GF33LB028", "GF33LB029", "GF33LB030", "GF33LE000", "GF33LE001", "GF33LE002", "GF33LE003", "GF33LE004", "GF33LE005", "GF33LP000", "GF33LP001", "GF33LP002", "GF33LP003", "GF33LP004", "GF33LP005", "GF33LP006", "GF33LP007", "GF33LP008", "GF33LP009", "GF33LP010", "GF33LP011", "GF33LP012", "GF33LP013", "GF33LP014", "GF33LP015", "GF33LP016", "GF33LP017", "GF33LP018", "GF33LP019", "GF33LP020", "GF33LP021", "GF33LP022", "GF33LP023", "GF33LP024", "GF33LP025", "GF33LP026", "GF33LP027", "GF33LP028", "GF33LP029", "GF33LP030", "GF33LP031", "GF33LP032", "GF33LP033", "GF33LP034", "GF33LP035", "GF33LP036", "GF33LP037", "GF33LP038", "GF33LP039", "GF33LP040", "GF33LP041", "GF33LP042", "GF33LP043", "GF34LB000", "GF34LB001", "GF34LB002", "GF34LB003", "GF34LB004", "GF34LB005", "GF34LB006", "GF34LB007", "GF34LB008", "GF34LB009", "GF34LB010", "GF34LB011", "GF34LB012", "GF34LB013", "GF34LB014", "GF34LB015", "GF34LB016", "GF34LB017", "GF34LB018", "GF34LB019", "GF34LE000", "GF34LE001", "GF34LE002", "GF34LE003", "GF34LE004", "GF34LE005", "GF34LE006", "GF34LE007", "GF34LE008", "GF34LE009", "GF34LE010", "GF34LE011", "GF34LE012", "GF34LE013", "GF34LE014", "GF34LE015", "GF34LE016", "GF34LP000", "GF34LP001", "GF34LP002", "GF34LP003", "GF34LP004", "GF34LP005", "GF34LP006", "GF34LP007", "GF34LP008", "GF34LP009", "GF34LP010", "GF34LP011", "GF34LP012", "GF34LP013", "GF34LP014", "GF34LP015", "GF34LP016", "GF34LP017", "GF34LP018", "GF34LP019", "GF34LR000", "GF34LR001", "GF34LR002", "GF34LR003", "GF34LR004", "GF34LR005", "GF34LR006", "GF34LR007", "GF34LR008", "GF34LS000", "GF34LS001", "GF34LS002", "GF34LS003", "GF34LS004", "GF34LS005", "GF34LS006", "GF34LS007", "GF34LS008", "GF34LS009", "GF34LS010", "GF34LS011", "GF34LS012", "GF34LS013", "GF34LS014", "GF34LS015", "GF34LS016", "GF35LB000", "GF35LB001", "GF35LB002", "GF35LB003", "GF35LB004", "GF35LB005", "GF35LB006", "GF35LB007", "GF35LB008", "GF35LB009", "GF35LB010", "GF35LB011", "GF35LB012", "GF35LB013", "GF35LE000", "GF35LE001", "GF35LE002", "GF35LE003", "GF35LE004", "GF35LE005", "GF35LE006", "GF35LE007", "GF35LE008", "GF35LE009", "GF35LE010", "GF35LE011", "GF35LH000", "GF35LH001", "GF35LH002", "GF35LH003", "GF35LH004", "GF35LH005", "GF35LH006", "GF35LH007", "GF35LH008", "GF35LH009", "GF35LH010", "GF35LH011", "GF35LP000", "GF35LP001", "GF35LP002", "GF35LP003", "GF35LP004", "GF35LP005", "GF35LP006", "GF35LP007", "GF35LP008", "GF35LP009", "GF35LP010", "GF35LP011", "GF35LP012", "GF35LP013", "GF35LR000", "GF35LR001", "GF35LR002", "GF35LR003", "GF35LR004", "GF35LR005", "GF35LS000", "GF35LS001", "GF35LS002", "GF35LS003", "GF35LS004", "GF35LS005", "GF35LS006", "GF35LS007", "GF35LS008", "GF35LS009", "GF35LS010", "GF35LS011", "GF35LS012", "GF35LS013", "GF35LS014", "GF35LS015", "GF35LS016", "GF35LS017", "GF35LS018", "GF35LS019", "GF35LS020", "GF35LS021", "GF35LS022", "GF35LS023", "GF35LS024", "GF35LS025", "GF35LS026", "GF35LS027", "GF35LS028", "GF35LS029", "GF35LS030", "GF35LS031", "GF35LS032", "GF35LS033", "GF35LS034", "GF35LS035", "GF35LS036", "GF35LS037", "GF36LB000", "GF36LB001", "GF36LB002", "GF36LB003", "GF36LB004", "GF36LE000", "GF36LH000", "GF36LH001", "GF36LH002", "GF36LH003", "GF36LH004", "GF36LP000", "GF36LP001", "GF36LS000", "GF36LS001", "GF36LS002", "GF36LS003", "GF36LS004", "GF36LS005", "GF36LS006", "GF36LS007", "GF36LS008", "GF36LS009", "GF36LS010", "GF36LS011", "GF37LB000", "GF37LB001", "GF37LB002", "GF37LB003", "GF37LB004", "GF37LB005", "GF37LB006", "GF37LB007", "GF37LB008", "GF37LB009", "GF37LB010", "GF37LB011", "GF37LB012", "GF37LB013", "GF37LE000", "GF37LE001", "GF37LE002", "GF37LE003", "GF37LE004", "GF37LE005", "GF37LE006", "GF37LE007", "GF37LE008", "GF37LE009", "GF37LE010", "GF37LE011", "GF37LH000", "GF37LH001", "GF37LH002", "GF37LH003", "GF37LH004", "GF37LH005", "GF37LH006", "GF37LH007", "GF37LH008", "GF37LH009", "GF37LH010", "GF37LH011", "GF37LP000", "GF37LP001", "GF37LP002", "GF37LP003", "GF37LP004", "GF37LP005", "GF37LP006", "GF37LP007", "GF37LP008", "GF37LP009", "GF37LP010", "GF37LP011", "GF37LP012", "GF37LP013", "GF37LR000", "GF37LR001", "GF37LR002", "GF37LR003", "GF37LR004", "GF37LR005", "GF37LS000", "GF37LS001", "GF37LS002", "GF37LS003", "GF37LS004", "GF37LS005", "GF37LS006", "GF37LS007", "GF37LS008", "GF37LS009", "GF37LS010", "GF37LS011", "GF37LS012", "GF37LS013", "GF37LS014", "GF37LS015", "GF37LS016", "GF37LS024", "GF37LS025", "GF37LS026", "GF37LS027", "GF37LS028", "GF37LS034", "GF37LS035", "GF39LB000", "GF39LB001", "GF39LB002", "GF39LB003", "GF39LB004", "GF39LB005", "GF39LB006", "GF39LB007", "GF39LB008", "GF39LB009", "GF39LB010", "GF39LB011", "GF39LB012", "GF39LB013", "GF39LE000", "GF39LP000", "GF39LP001", "GS00LB001", "GS00LB500", "GS00LS500", "GS01LB000", "GS02LB000", "GS02LB001", "GS02LP000", "GS03LB000", "GS03LB001", "GS04LB000", "GS05LB000", "GS05LP000", "GS06LB000", "GS06LB001", "GS06LE000", "GS06LE001", "GS06LP000", "GS06LP001", "HC00LB500", "HJ00LB500", "HJ01LB500", "HJ03LB000", "HS00LB000", "HS00LB500", "HS01LB000", "HS01LB001", "HS01LP000", "HS01LP001", "HS02LB000", "HS02LB001", "HS02LB002", "HS02LB003", "HS02LB004", "HS02LB005", "HS02LE000", "HS02LP000", "HS02LP001", "HS02LS000", "HS02LS001", "HS02LS002", "HS02LS003", "HS02LS004", "HS02LS005", "HS04LB000", "HS04LB001", "HS04LB002", "HS04LE000", "HS04LP000", "IB00LB500", "IB00LB501", "IB01LB500", "IB02LB500", "IB03LB500", "IB03LB501", "IB07LB500", "IB07LB501", "IB09LB500", "IB09LB501", "IB09LB502", "IB09LB503", "IB09LP500", "IB09LP501", "IB09LP502", "IB09LP503", "IB10LB500", "IB10LB501", "IB10LB502", "IB10LB503", "IB10LB504", "IB10LB505", "IB10LE501", "IB10LE505", "IB10LP500", "IB10LP501", "IB10LP502", "IB10LP503", "IB10LP504", "IB11LB500", "IB11LB501", "IB11LB502", "IB11LB503", "IB11LB504", "IB11LB505", "IB11LE500", "IB11LE501", "IB11LP500", "IB11LP501", "IB11LP502", "IB11LP503", "IB11LP504", "IB11LP505", "IB12LB500", "IB12LB501", "IB12LB502", "IB12LB503", "IB12LB504", "IB12LB505", "IB12LB506", "IB12LB508", "IB12LB509", "IB12LB510", "IB12LP500", "IB12LP502", "IB12LP503", "IB12LP504", "IB12LP505", "IB12LP506", "IB14LB500", "IB14LB501", "IB14LB502", "IB14LB503", "IB14LB504", "IB14LB505", "IB14LB506", "IB14LB507", "IB14LB508", "IB14LB509", "IB14LB510", "IB14LB511", "IB14LB512", "IB14LB513", "IB14LB514", "IB14LB515", "IB14LB516", "IB14LE500", "IB14LP500", "IB14LP503", "IB15LB500", "IB15LB501", "IB16LB500", "IB16LB501", "IB16LB502", "IB16LP500", "IB16LP501", "IB16LP502", "IB17LB000", "IB17LB001", "IB17LB002", "IB17LB003", "IB17LB004", "IB17LB005", "IB17LB006", "IB17LB007", "IB17LB008", "IB17LB009", "IB17LB010", "IB17LB011", "IB17LE000", "IB17LP000", "IB18LB500", "IB18LB501", "IB18LB502", "IB18LB503", "IB18LB504", "IB18LB505", "IB18LE000", "IB18LE501", "IB18LH500", "IB18LP500", "IB18LP501", "IB18LP502", "IB18LP503", "IB18LP504", "IB18LP505", "IB21LB000", "IB21LB001", "IB21LB002", "IB21LB003", "IB21LB004", "IB21LB005", "IB21LE000", "IB21LE001", "IB21LH000", "IB21LP000", "IB21LP001", "IB21LP002", "IB21LP003", "IB21LP004", "IB21LP005", "IB21LR000", "IB21LR001", "IB21LR002", "IB21LR003", "IB21LR004", "IB21LR005", "IB21LR006", "IB21LR007", "IB21LR008", "IB21LR009", "IB21LR010", "IB21LR011", "IB22LB000", "IB22LB001", "IB22LB002", "IB22LB003", "IB22LB004", "IB22LB005", "IB22LB006", "IB22LB007", "IB22LB008", "IB22LB009", "IB22LE000", "IB22LH000", "IB22LH001", "IB22LH002", "IB22LP000", "IB22LP001", "IB22LP002", "IB22LP003", "IB22LP004", "IB22LR000", "IB22LR001", "IB25LB000", "IB28LB000", "IB28LB001", "IB28LB002", "IB28LB003", "IB28LB004", "IB28LB005", "IB28LB006", "IB28LB007", "IB28LB008", "IB28LB009", "IB28LE000", "IB28LE001", "IB28LH000", "IB28LP000", "IB28LP001", "IB28LR000", "IN01LB000", "IN01LB001", "IN01LB002", "IN01LB003", "IN01LB004", "IN01LB005", "IN01LB006", "IN01LB007", "IN01LE000", "IN01LE001", "IN01LP000", "IN01LP001", "IN01LP002", "IN01LP003", "IN01LP004", "IN01LP005", "IN01LP006", "IN01LP007", "IN01LR000", "IN01LR001", "IN01LR002", "IN01LR003", "IN01LS000", "IN01LS001", "IN01LS002", "IN01LS003", "IN01LS004", "IN01LS005", "IN01LS006", "IN01LS007", "MC00LB000", "MP00LB000", "MP00LB001", "MP00LB500", "MP00LB501", "MP01LB000", "MP01LE000", "MP01LP000", "MS00LB500", "MS00LB501", "MS03LB000", "MS03LP000", "NC00LB500", "NC00LB501", "NC02LB500", "NC02LB502", "NC04LB000", "NC04LB001", "NC04LB002", "NC04LE000", "NC04LP000", "OK00LB000", "OK00LB001", "OK00LB500", "OK00LB501", "OS00LB500", "OS01LB500", "SE01LB000", "SE01LB001", "SE01LB002", "SE01LB003", "SE01LB004", "SE01LB005", "SE01LB500", "SE01LB501", "SE01LB502", "SE01LB503", "SE01LB504", "SE01LB505", "SE01LP500", "SE01LP501", "SE01LP502", "SE01LP503", "SE01LP504", "SE01LP505", "SE05LB005", "SE05LB006", "SE05LB007", "SE05LB008", "SE05LB009", "SE05LE001", "SE05LP002", "SE05LP003", "SE06LB500", "SE06LB501", "SE10LB500", "SE10LB501", "SE10LB502", "SE10LB503", "SE10LB504", "SE10LB505", "SE10LE501", "SE10LE504", "SE10LP500", "SE10LP501", "SE10LP502", "SE10LP503", "SE10LP505", "SE12LB000", "SE12LB001", "SE12LB002", "SE12LB003", "SE12LB004", "SE12LB005", "SE12LB500", "SE12LB501", "SE12LB502", "SE12LB503", "SE12LB504", "SE12LB505", "SE12LP000", "SE12LP001", "SE12LP002", "SE12LP003", "SE12LP004", "SE12LP005", "SE12LP500", "SE12LP501", "SE12LP502", "SE12LP503", "SE12LP504", "SE12LP505", "SE12LS000", "SE12LS001", "SE12LS002", "SE12LS003", "SE12LS004", "SE12LS005", "SE18LB500", "SE18LB501", "SE18LB502", "SE18LB503", "SE18LB504", "SE18LB505", "SE18LE500", "SE18LE501", "SE18LH500", "SE18LP500", "SE18LP501", "SE18LP502", "SE18LP503", "SE18LP504", "SE18LP505", "SE21LB000", "SE21LB001", "SE21LB002", "SE21LB003", "SE21LB004", "SE21LB005", "SE21LB007", "SE21LB009", "SE21LE000", "SE21LE001", "SE21LH000", "SE21LP000", "SE21LP001", "SE21LP002", "SE21LP003", "SE21LP004", "SE21LP005", "SE21LP007", "SE21LP009", "SE21LR000", "SE21LR001", "SE21LR002", "SE21LR003", "SE21LR004", "SE21LR005", "SE21LR006", "SE21LR007", "SE21LR008", "SE21LR009", "SE21LR010", "SE21LR011", "SE23LB000", "SE23LB001", "SE23LB002", "SE23LB003", "SE23LB004", "SE23LB005", "SE23LB006", "SE23LB007", "SE23LB008", "SE23LB009", "SE23LB010", "SE23LB011", "SE23LB012", "SE23LB013", "SE23LE000", "SE23LE001", "SE23LP000", "SE23LP001", "SE23LP002", "SE23LP003", "SE23LP004", "SE23LP005", "SE23LP006", "SE23LP007", "SE23LP008", "SE23LP009", "SE23LP010", "SE23LP011", "SE23LR000", "SE23LR001", "SE23LR002", "SE23LR003", "SE23LR004", "SE23LR005", "SE23LR006", "SE23LR007", "SE23LR008", "SE23LR009", "SE23LR010", "SE23LR011", "SE23LS000", "SE25LH000", "SE25LH001", "SE25LH002", "SE25LH003", "SE25LH004", "SE25LS000", "SE25LS001", "SE25LS002", "SE25LS003", "SE25LS004", "SE25LS005", "SE25LS006", "SE25LS007", "SE25LS008", "SE25LS009", "SE26LB000", "SE26LB001", "SE26LB002", "SE26LB003", "SE26LB004", "SE26LB005", "SE26LB006", "SE26LB007", "SE26LB008", "SE26LB009", "SE26LB010", "SE26LB011", "SE26LB012", "SE26LB013", "SE26LB014", "SE26LE000", "SE26LE001", "SE26LE002", "SE26LP000", "SE26LP001", "SE26LP002", "SE26LP003", "SE26LP004", "SE26LP005", "SE26LP006", "SE26LP007", "SE26LP008", "SE26LP009", "SE26LP010", "SE26LP011", "SE26LP012", "SE26LR000", "SE26LR001", "SE26LR002", "SE26LR003", "SE26LR004", "SE26LS000", "SE28LB000", "SE28LB001", "SE28LB002", "SE28LB003", "SE28LB004", "SE28LB005", "SE28LB006", "SE28LB007", "SE28LB008", "SE28LB009", "SE28LB010", "SE28LB011", "SE28LB012", "SE28LB013", "SE28LB014", "SE28LE000", "SE28LE001", "SE28LE002", "SE28LE003", "SE28LE004", "SE28LE005", "SE28LH000", "SE28LH001", "SE28LH002", "SE28LH003", "SE28LH004", "SE28LP000", "SE28LP001", "SE28LP002", "SE28LP003", "SE28LP004", "SE28LP005", "SE28LP006", "SE28LP007", "SE28LP008", "SE28LP009", "SE28LP010", "SE28LP011", "SE28LP012", "SE28LR000", "SE28LR001", "SE28LR002", "SE28LR003", "SE28LR004", "SE28LR005", "SE28LS000", "SE28LS001", "SE28LS002", "SE28LS003", "SE28LS004", "SE28LS005", "SE28LS006", "SE28LS007", "SE28LS008", "SE28LS009", "SE28LS010", "SE28LS011", "SE29LB000", "SE29LB001", "SE29LB002", "SE29LB003", "SE29LB004", "SE29LB005", "SE29LB006", "SE29LB007", "SE29LB008", "SE29LB009", "SE29LB010", "SE29LB011", "SE29LB012", "SE29LB013", "SE29LB014", "SE29LB015", "SE29LB016", "SE29LB017", "SE29LB018", "SE29LB019", "SE29LE000", "SE29LE001", "SE29LE002", "SE29LE003", "SE29LE004", "SE29LE005", "SE29LE006", "SE29LE007", "SE29LE008", "SE29LE009", "SE29LE010", "SE29LE011", "SE29LE012", "SE29LE013", "SE29LE014", "SE29LE015", "SE29LE016", "SE29LH000", "SE29LH001", "SE29LH002", "SE29LH003", "SE29LH004", "SE29LH006", "SE29LH007", "SE29LH008", "SE29LH009", "SE29LH010", "SE29LH011", "SE29LH012", "SE29LH013", "SE29LH014", "SE29LH015", "SE29LH016", "SE29LH017", "SE29LP000", "SE29LP001", "SE29LP002", "SE29LP003", "SE29LP004", "SE29LP005", "SE29LP006", "SE29LP007", "SE29LP008", "SE29LP009", "SE29LP010", "SE29LP011", "SE29LP012", "SE29LP013", "SE29LP014", "SE29LP015", "SE29LP016", "SE29LP017", "SE29LP018", "SE29LP019", "SE29LR000", "SE29LR001", "SE29LR002", "SE29LR003", "SE29LR004", "SE29LR005", "SE29LR006", "SE29LR007", "SE29LR008", "SE29LS000", "SE29LS001", "SE29LS002", "SE29LS003", "SE29LS004", "SE29LS005", "SE29LS006", "SE29LS007", "SE29LS008", "SE29LS009", "SE29LS010", "SE29LS011", "SE29LS012", "SE29LS013", "SE29LS014", "SE29LS015", "SE29LS016", "SE29LS017", "SE29LS018", "SE29LS019", "SE29LS020", "SE29LS021", "SE29LS022", "SE29LS023", "SE29LS024", "SE29LS025", "SE29LS026", "SE29LS027", "SE29LS028", "SE29LS029", "SE29LS030", "SE29LS031", "SE29LS032", "SE29LS033", "SE29LS034", "SE29LS035", "SE29LS036", "SE29LS037", "SE29LS038", "SE29LS039", "SE29LS040", "SE29LS041", "SE29LS042", "SE29LS043", "SE29LS044", "SE29LS045", "SE29LS046", "SE29LS047", "SE29LS048", "SE29LS049", "SE29LS050", "SE29LS051", "SE29LS052", "SE29LS053", "SE29LS054", "SE29LS055", "SE29LS056", "SE29LS057", "SE29LS058", "SE29LS059", "SE29LS060", "SE29LS061", "SE29LS062", "SE29LS063", "SE29LS064", "SE29LS065", "SE29LS066", "SE29LS067", "SE29LS068", "SE29LS069", "SE29LS070", "SE29LS071", "SE29LS072", "SE29LS073", "SE29LS074", "SE29LS075", "SE29LS076", "SE30LB000", "SE30LB001", "SE30LB002", "SE30LB003", "SE30LB004", "SE30LB005", "SE30LB006", "SE30LB007", "SE30LB008", "SE30LE000", "SE30LP000", "SE30LP001", "SE30LP002", "SE30LP003", "SE30LP004", "SE30LP005", "SE30LP006", "SE30LP007", "SE35LB000", "SE35LB001", "SE35LB002", "SE35LB003", "SE35LB004", "SE35LB005", "SE35LB006", "SE35LB007", "SE35LB008", "SE35LB009", "SE35LB010", "SE35LB011", "SE35LB012", "SE35LB013", "SE35LE000", "SE35LE001", "SE35LE002", "SE35LE003", "SE35LE004", "SE35LE005", "SE35LE006", "SE35LE007", "SE35LE008", "SE35LE009", "SE35LE010", "SE35LE011", "SE35LH000", "SE35LH001", "SE35LH002", "SE35LH003", "SE35LH004", "SE35LH005", "SE35LH006", "SE35LH007", "SE35LH008", "SE35LH009", "SE35LH010", "SE35LH011", "SE35LP000", "SE35LP001", "SE35LP002", "SE35LP003", "SE35LP004", "SE35LP005", "SE35LP006", "SE35LP007", "SE35LP008", "SE35LP009", "SE35LP010", "SE35LP011", "SE35LP012", "SE35LP013", "SE35LR000", "SE35LR001", "SE35LR002", "SE35LR003", "SE35LR004", "SE35LR005", "SE35LS000", "SE35LS001", "SE35LS002", "SE35LS003", "SE35LS004", "SE35LS005", "SE35LS006", "SE35LS007", "SE35LS008", "SE35LS009", "SE35LS010", "SE35LS011", "SE35LS012", "SE35LS013", "SE35LS014", "SE35LS015", "SE35LS016", "SE35LS017", "SE35LS018", "SE35LS019", "SE35LS020", "SE35LS021", "SE35LS022", "SE35LS023", "SE35LS024", "SE35LS025", "SE35LS026", "SE35LS027", "SE35LS028", "SE35LS029", "SE35LS030", "SE35LS031", "SE35LS032", "SE35LS033", "SE35LS034", "SE35LS035", "SE35LS036", "SE35LS037", "SE38LB000", "SE38LB001", "SE38LB002", "SE38LB003", "SE38LB004", "SE38LB005", "SE38LE000", "SE38LE001", "SE38LE002", "SE38LE003", "SE38LE004", "SE38LE005", "SE38LH000", "SE38LH001", "SE38LH002", "SE38LH003", "SE38LH004", "SE38LH005", "SE38LP000", "SE38LP001", "SE38LP002", "SE38LP003", "SE38LP004", "SE38LP005", "SE38LR000", "SE38LR001", "SE38LR002", "SE40LB000", "SE40LB001", "SE40LB002", "SE40LB003", "SE40LB004", "SE40LB005", "SE40LB006", "SE40LB007", "SE40LB008", "SE40LB009", "SE40LB010", "SE40LB011", "SE40LE000", "SE40LE001", "SE40LE002", "SE40LE003", "SE40LE004", "SE40LE005", "SE40LE006", "SE40LE007", "SE40LE008", "SE40LE009", "SE40LE010", "SE40LE011", "SE40LP000", "SE40LP001", "SE40LP002", "SE40LP003", "SE40LP004", "SE40LP005", "SE40LP006", "SE40LP007", "SE40LP008", "SE40LP009", "SE40LP010", "SE40LP011", "SE40LR000", "SE40LR001", "SE40LR002", "SE40LR003", "SE40LR004", "SE40LR005", "SI00LB500", "SI00LB501", "SI00LB502", "SI01LB500", "SI02LB500", "SI02LB501", "SI02LB502", "SI02LB503", "SI02LP502", "SI03LB000", "SI04LB000", "SI05LB000", "SI05LB001", "SI06LB000", "SI06LB001", "SI06LB002", "SM00LB500", "SM00LB501", "SM00LS000", "SM01LB500", "SM02LB000", "SM02LB001", "SM02LB500", "SM02LB501", "SM02LB502", "SM02LB503", "SM02LB504", "SM02LP504", "SM02LP505", "SM03LB500", "SM04LB500", "SM04LB501", "SM04LB502", "SM04LB503", "SM05LB000", "SM05LB500", "SM05LB501", "SM05LB502", "SM05LP500", "SM05LP501", "SM05LP502", "SM06LB500", "SM06LB501", "SM06LB502", "SM06LB503", "SM07LB000", "SM08LB000", "SM08LB001", "SM08LB002", "SM08LB003", "SM08LB004", "SM08LB005", "SM08LE000", "SM08LE001", "SM08LP000", "SM08LP001", "SM08LP002", "SM08LP003", "SM09LB000", "SM09LB001", "SM09LB002", "SM09LB003", "SM09LB004", "SM09LB005", "SM09LB006", "SM09LB007", "SM09LB008", "SM09LB009", "SM09LB010", "SM09LB011", "SM09LB012", "SM09LE000", "SM09LE001", "SM09LH000", "SM09LH001", "SM09LH002", "SM09LH003", "SM09LH004", "SM09LH005", "SM09LH006", "SM09LP000", "SM09LP001", "SM09LP002", "SM09LP003", "SM09LS000", "SM09LS001", "SM09LS002", "SM09LS003", "SM09LS004", "SM09LS005", "SM09LS006", "SM10LB000", "SM10LB001", "SM11LB000", "SM11LB001", "SM12LB000", "SM12LB001", "SM12LB002", "SM12LB003", "SM12LB004", "SM12LB005", "SM12LE000", "SM12LE001", "SM12LP000", "SM12LP001", "SM12LP002", "SM12LP003", "SM13LB000", "SM13LB001", "SM13LB002", "SM13LB003", "SM13LB004", "SM13LB005", "SM13LB006", "SM13LB007", "SM13LB008", "SM13LB009", "SM13LB010", "SM13LB011", "SM13LB012", "SM13LB013", "SM13LB014", "SM13LE000", "SM13LE001", "SM13LE011", "SM13LH000", "SM13LH001", "SM13LH002", "SM13LH003", "SM13LH004", "SM13LH005", "SM13LH006", "SM13LH007", "SM13LH008", "SM13LH009", "SM13LP000", "SM13LP001", "SM13LP002", "SM13LP003", "SM13LP004", "SM13LP005", "SM13LP006", "SM13LP007", "SM13LP008", "SM14LB000", "SM14LB001", "SM14LB002", "SM14LB003", "SM14LB004", "SM14LB005", "SM14LB006", "SM14LB007", "SM14LB008", "SM14LB009", "SM14LB010", "SM14LB011", "SM14LB012", "SM14LB013", "SM14LB014", "SM14LB015", "SM14LB016", "SM14LB017", "SM14LB018", "SM14LB019", "SM14LB020", "SM14LB021", "SM14LB022", "SM14LB023", "SM14LB024", "SM14LB025", "SM14LB026", "SM14LB027", "SM14LB028", "SM14LB029", "SM14LB030", "SM14LB031", "SM14LB032", "SM14LB033", "SM14LB034", "SM14LB035", "SM14LB036", "SM14LB037", "SM14LB038", "SM14LB039", "SM14LB040", "SM14LE000", "SM14LE001", "SM14LE002", "SM14LE003", "SM14LE004", "SM14LE005", "SM14LE006", "SM14LH000", "SM14LH001", "SM14LH002", "SM14LH003", "SM14LH004", "SM14LH005", "SM14LH006", "SM14LH007", "SM14LH008", "SM14LH009", "SM14LH010", "SM14LH011", "SM14LH012", "SM14LH013", "SM14LH014", "SM14LH015", "SM14LH016", "SM14LH017", "SM14LH018", "SM14LP000", "SM14LP001", "SM14LP002", "SM14LP003", "SM14LP004", "SM14LP005", "SM14LP006", "SM14LP007", "SM14LP008", "SM14LP009", "SM14LP010", "SM14LP011", "SM14LP012", "SM14LP013", "SM14LP014", "SM14LP015", "SM14LP016", "SM14LP017", "SM14LP018", "SM14LP019", "SM14LP020", "SM14LP021", "SM14LP022", "SM14LP023", "SM14LP024", "SM14LP025", "SM14LP026", "SM14LP027", "SM14LP028", "SM14LP029", "SM14LP030", "SM14LR000", "SM14LR001", "SM14LR002", "SM14LR003", "SM14LR004", "SM14LR005", "SM15LB000", "SM15LB001", "SM15LB002", "SM15LB003", "SM15LB004", "SM15LB005", "SM15LB006", "SM15LB007", "SM15LB008", "SM15LB009", "SM15LB010", "SM15LB011", "SM15LB012", "SM15LB013", "SM15LB014", "SM15LB015", "SM15LB016", "SM15LB017", "SM15LB018", "SM15LB019", "SM15LB020", "SM15LB021", "SM15LB022", "SM15LB023", "SM15LB024", "SM15LB025", "SM15LB026", "SM15LE000", "SM15LE001", "SM15LE002", "SM15LH000", "SM15LH001", "SM15LH002", "SM15LH003", "SM15LH004", "SM15LH005", "SM15LH006", "SM15LH007", "SM15LH008", "SM15LH009", "SM15LH010", "SM15LH011", "SM15LH012", "SM15LH013", "SM15LH014", "SM15LH015", "SM15LH016", "SM15LH017", "SM15LH018", "SM15LH019", "SM15LH020", "SM15LH021", "SM15LH022", "SM15LH023", "SM15LH024", "SM15LH025", "SM15LH026", "SM15LP000", "SM15LP001", "SM15LP002", "SM15LP003", "SM15LP004", "SM15LP005", "SM15LP006", "SM15LP007", "SM15LP008", "SM15LP009", "SM15LP010", "SM15LP011", "SM17LB000", "TF00LB000", "TS00LB500", "TS01LB500", "TS02LB000", "TS02LB001", "TS02LB500", "TS02LB501", "TS02LP000", "TS02LP001", "TS02LS000", "TS02LS001", "TS03LB500", "TS03LS000", "TS04LB500", "TS08LB500", "TS10LB500", "TS11LB500", "TS12LB000", "TS12LB001", "TS12LB002", "TS12LB500", "TS12LB501", "TS12LB502", "TS12LP001", "TS12LP501", "TS12LS000", "TS12LS001", "TS14LB000", "TS14LB500", "TS14LS000", "TS15LB000", "TS15LB500", "TS15LB501", "TS15LS000", "TS16LB500", "TS16LB501", "TS17LB500", "TS17LB501", "TS17LB502", "TS17LB503", "TS18LB500", "TS18LB501", "TS18LB502", "TS18LB503", "TS19LB000", "TS19LB001", "TS19LB002", "TS19LB003", "TS19LB004", "TS19LB005", "TS19LB006", "TS19LB007", "TS19LB008", "TS19LB500", "TS19LB501", "TS19LB502", "TS19LB503", "TS19LB504", "TS19LB505", "TS19LP000", "TS19LP001", "TS19LP002", "TS19LP500", "TS20LB000", "TS20LB001", "TS20LB500", "TS20LB501", "TS20LP000", "TS21LB000", "TS21LB001", "TS21LB002", "TS21LB003", "TS21LB004", "TS21LP000", "TS21LP001", "TS21LP002", "TS21LP003", "TS22LB500", "TS22LB501", "TS22LB502", "TS23LB500", "TS23LB501", "TS24LB000", "TS24LB001", "TS24LB002", "TS24LB003", "TS24LB004", "TS24LB500", "TS24LB501", "TS24LB502", "TS24LP000", "TS24LP001", "TS24LP002", "TS24LP500", "TS24LP501", "TS24LP502", "TS25LB000", "TS25LB001", "TS25LB002", "TS25LB003", "TS25LB004", "TS25LB005", "TS25LB006", "TS25LB007", "TS25LB008", "TS25LB009", "TS25LB010", "TS25LB011", "TS25LB012", "TS25LB013", "TS25LB014", "TS25LB015", "TS25LB016", "TS25LB017", "TS25LB018", "TS25LB019", "TS25LB020", "TS25LB021", "TS25LB022", "TS25LB023", "TS25LB024", "TS25LB025", "TS25LE000", "TS25LE001", "TS25LE002", "TS25LE003", "TS25LE004", "TS25LE005", "TS25LP000", "TS25LP001", "TS25LP002", "TS25LP003", "TS25LP004", "TS25LP005", "TS25LP006", "TS25LP007", "TS25LP008", "TS25LP009", "TS25LP010", "TS25LP011", "TS25LP012", "TS25LP013", "TS25LP014", "TS25LP015", "TS25LP016", "TS25LP017", "TS25LP018", "TS25LP019", "TS25LP020", "TS26LB000", "TS26LB001", "TS26LB002", "TS26LB003", "TS26LB004", "TS26LB500", "TS26LP000", "TS26LP001", "TS26LP002", "TS26LP003", "TS26LP004", "TS27LB000", "TS27LB001", "TS27LB002", "TS27LB003", "TS27LB004", "TS27LB005", "TS27LB006", "TS27LB007", "TS27LB008", "TS27LB009", "TS27LB010", "TS27LB011", "TS27LB012", "TS27LB013", "TS27LB014", "TS27LB015", "TS27LB016", "TS27LB017", "TS27LB018", "TS27LB019", "TS27LB020", "TS27LB500", "TS27LB501", "TS27LB502", "TS27LE000", "TS27LE001", "TS27LE002", "TS27LE003", "TS27LH000", "TS27LH001", "TS27LP000", "TS27LP001", "TS27LP002", "TS27LP003", "TS27LP004", "TS27LP005", "TS27LP006", "TS27LP007", "TS27LP008", "TS27LP009", "TS27LP010", "TS27LP500", "TS27LP501", "TS27LP502", "TS27LP503", "TS27LP504", "TS28LB000", "TS28LB001", "TS28LB002", "TS28LB003", "TS28LB004", "TS28LB005", "TS28LB006", "TS28LB007", "TS28LB008", "TS28LB009", "TS28LB010", "TS28LB011", "TS28LB012", "TS28LB013", "TS28LB500", "TS28LB501", "TS28LB502", "TS28LB503", "TS28LE000", "TS28LE001", "TS28LH000", "TS28LH001", "TS28LH002", "TS28LH003", "TS28LH004", "TS28LH005", "TS28LP000", "TS28LP001", "TS28LP002", "TS28LP003", "TS28LP004", "TS28LP500", "TS28LP501", "TS28LS000", "TS28LS001", "TS28LS002", "TS28LS003", "TS28LS004", "TS28LS005", "TS28LS006", "TS28LS007", "TS28LS008", "TS28LS009", "TS28LS010", "TS28LS011", "TS28LS012", "TS28LS013", "TS28LS014", "TS28LS015", "TS28LS016", "TS28LS017", "TS28LS018", "TS28LS019", "TS28LS020", "TS30LB500", "TS31LB000", "TS31LB500", "TS31LB501", "TS31LS000", "TS32LB000", "TS32LB500", "TS32LB501", "TS32LP000", "TS32LP500", "TS32LS000", "TS33LB000", "TS33LB001", "TS33LB002", "TS33LB003", "TS33LB004", "TS33LB005", "TS33LB006", "TS33LB007", "TS33LB008", "TS33LB009", "TS33LB010", "TS33LB011", "TS33LB012", "TS33LB013", "TS33LB014", "TS33LE000", "TS33LE001", "TS33LE002", "TS33LH000", "TS33LH001", "TS33LH002", "TS33LH003", "TS33LH004", "TS33LP000", "TS33LP001", "TS33LP002", "TS33LP003", "TS33LP004", "TS33LP005", "TS33LP006", "TS33LP007", "TS33LP008", "TS33LP009", "TS33LP010", "TS33LP011", "TS33LP012", "TS33LR000", "TS33LR001", "TS33LR002", "TS33LS000", "TS34LB000", "TS34LH001", "TS37LB000", "TS37LB001", "TS37LP000", "TS38LB000", "TS38LB001", "TS38LB002", "TS38LB003", "TS38LB004", "TS38LB005", "TS38LP000", "TS38LP001", "TS39LB000", "TS40LB000", "TS40LB001", "TS40LB002", "TS40LB003", "TS40LB004", "TS40LB005", "TS40LB006", "TS40LB007", "TS40LB008", "TS40LH000", "TS40LH001", "TS40LH002", "TS40LP000", "TS40LP001", "TS42LB005", "TS42LB006", "TS42LB007", "TS42LB008", "TS42LB009", "TS42LB010", "TS42LB011", "TS42LB012", "TS42LB013", "TS42LB014", "TS42LB015", "TS42LB016", "TS42LB017", "TS42LE000", "TS42LH003", "TS42LH004", "TS42LH005", "TS42LH006", "TS42LH007", "TS42LH008", "TS42LH009", "TS42LH010", "TS42LH011", "TS42LH012", "TS42LH013", "TS42LP002", "TS42LP003", "TS42LP004", "TS42LP005", "TS42LP006", "TS42LP007", "TS42LP008", "TS42LR000", "TS42LR001", "TS42LR002", "TS43LB500", "TS44LB000", "TS44LB001", "TS44LB002", "TS44LB003", "TS44LB005", "TS44LB007", "TS44LB008", "TS44LB009", "TS44LB011", "TS44LB012", "TS44LB013", "TS44LB014", "TS44LB015", "TS44LB016", "TS44LB017", "TS44LB018", "TS44LB019", "TS44LB020", "TS44LB021", "TS44LB022", "TS44LB023", "TS44LE000", "TS44LE002", "TS44LE003", "TS44LH000", "TS44LH001", "TS44LH003", "TS44LH004", "TS44LH005", "TS44LH007", "TS44LH008", "TS44LH009", "TS44LH010", "TS44LH011", "TS44LH012", "TS44LH013", "TS44LH014", "TS44LH015", "TS44LH016", "TS44LH017", "TS44LH018", "TS44LH019", "TS44LP000", "TS44LP001", "TS44LP002", "TS44LP003", "TS44LP004", "TS44LP005", "TS44LP006", "TS44LP007", "TS44LP010", "TS44LP011", "TS44LP012", "TS44LP013", "TS44LP014", "TS44LP015", "TS44LP016", "TS44LP017", "TS44LP018", "TS44LP019", "TS44LR000", "TS44LR001", "TS44LR004", "TS44LR005", "TS44LR006", "TS44LS000", "TS44LS001", "TS44LS002", "TS44LS003", "TS44LS004", "TS44LS005", "TS44LS006", "TS44LS007", "TS44LS008", "TS44LS009", "TS44LS010", "TS44LS011", "TS44LS012", "TS44LS013", "TS44LS014", "TS44LS015", "TS44LS016", "TS44LS017", "TS44LS018", "TS44LS019", "TS44LS020", "TS44LS021", "TS44LS022", "TS44LS023", "TS44LS024", "TS44LS025", "TS44LS026", "TS46LB000", "TS46LB001", "TS46LB002", "TS46LB003", "TS46LB004", "TS46LB005", "TS46LB006", "TS46LB007", "TS46LB008", "TS46LE000", "TS46LE001", "TS46LE003", "TS46LP000", "TS46LP001", "TS46LP002", "TS46LP003", "TS46LP004", "TS46LP005", "TS46LP006", "TS46LP007", "TS46LP008", "TS49LB000", "TS49LB001", "TS49LP000", "TS50LB000", "TS50LB001", "TS50LB002", "TS50LB003", "TS50LP000", "TS50LP001", "TS50LP002", "TS50LP003", "TS50LS000", "TS50LS001", "TS50LS002", "TS50LS003", "TS51LB000", "TS51LB001", "TS51LB002", "TS51LB003", "TS51LH000", "TS51LH001", "TS51LP000", "TS52LB000", "TS52LB001", "TS52LB002", "TS52LB003", "TS52LB004", "TS52LB005", "TS52LB006", "TS52LB007", "TS52LB008", "TS52LB009", "TS52LB010", "TS52LB011", "TS52LB012", "TS52LB013", "TS52LB014", "TS52LB015", "TS52LB016", "TS52LB017", "TS52LB018", "TS52LB019", "TS52LB020", "TS52LB021", "TS52LB022", "TS52LB023", "TS52LB024", "TS52LB025", "TS52LB026", "TS52LE000", "TS52LE001", "TS52LE002", "TS52LH000", "TS52LH001", "TS52LH002", "TS52LH003", "TS52LH004", "TS52LH005", "TS52LH006", "TS52LH007", "TS52LH008", "TS52LH009", "TS52LH010", "TS52LH011", "TS52LH012", "TS52LH013", "TS52LH014", "TS52LH015", "TS52LH016", "TS52LH017", "TS52LH018", "TS52LH019", "TS52LH020", "TS52LH021", "TS52LH022", "TS52LH023", "TS52LH024", "TS52LH025", "TS52LH026", "TS52LP000", "TS52LP001", "TS52LP002", "TS52LP003", "TS52LP004", "TS52LP005", "TS52LP006", "TS52LP007", "TS52LP008", "TS52LP009", "TS52LP010", "TS52LP011", "TS52LP012", "TS52LP013", "TS52LP014", "TS52LP015", "TS52LP016", "TS52LP017", "TS52LR000", "TS52LR001", "TS52LR002", "TS52LR003", "TS52LR004", "TS52LR005", "TS53LB000", "TS54LB000", "TS55LB000", "TS55LB001", "TS55LB002", "TS55LB003", "TS55LB004", "TS55LB005", "TS55LB006", "TS55LB007", "TS55LB008", "TS55LB009", "TS55LE000", "TS55LE001", "TS55LH000", "TS55LH001", "TS55LH002", "TS55LH003", "TS55LH004", "TS55LH005", "TS55LH006", "TS55LH007", "TS55LH008", "TS55LH009", "TS55LP000", "TS55LP001", "TS55LP002", "TS55LP003", "TS55LP004", "TS55LP005", "TS56LB000", "TS56LB001", "TS57LB000", "TS57LB001", "TS58LB000", "TS58LB001", "TS58LB002", "TS58LB003", "TS58LB004", "TS58LB005", "TS58LB006", "TS58LB007", "TS58LB008", "TS58LB009", "TS58LB010", "TS58LB011", "TS58LB012", "TS58LB013", "TS58LB014", "TS58LB015", "TS58LB016", "TS58LB017", "TS58LB018", "TS58LB019", "TS58LE000", "TS58LE001", "TS58LH000", "TS58LH001", "TS58LH002", "TS58LH003", "TS58LH004", "TS58LH005", "TS58LH006", "TS58LH007", "TS58LH008", "TS58LH009", "TS58LH010", "TS58LH011", "TS58LH012", "TS58LH013", "TS58LH014", "TS58LH015", "TS58LH016", "TS58LH017", "TS58LH018", "TS58LH019", "TS58LP000", "TS58LP001", "TS58LP002", "TS58LP003", "TS58LP004", "TS58LP005", "TS58LP006", "TS58LP007", "TS59LB000", "TS59LP000", "TS60LB000", "TS60LB001", "TS60LB002", "TS60LB003", "TS60LB004", "TS60LB005", "TS60LB006", "TS60LB007", "TS60LB008", "TS60LB009", "TS60LB010", "TS60LB011", "TS60LH000", "TS60LH001", "TS60LH002", "TS60LH003", "TS60LH004", "TS60LH005", "TS60LH006", "TS60LH007", "TS60LH008", "TS60LH009", "TS60LH010", "TS60LH011", "TS60LP000", "TS60LP001", "TS60LP002", "TS60LP003", "TS60LP004", "TS61LB000", "TS61LB001", "TS61LB002", "TS61LB003", "TS61LB004", "TS61LB005", "TS61LB006", "TS61LB007", "TS61LB008", "TS61LB009", "TS61LB010", "TS61LB011", "TS61LB012", "TS61LB013", "TS61LB014", "TS61LB015", "TS61LB016", "TS61LB017", "TS61LE000", "TS61LE001", "TS61LE002", "TS61LE003", "TS61LE004", "TS61LE005", "TS61LE006", "TS61LE007", "TS61LE008", "TS61LE009", "TS61LE010", "TS61LE011", "TS61LH000", "TS61LH001", "TS61LH002", "TS61LH003", "TS61LH004", "TS61LH005", "TS61LH006", "TS61LH007", "TS61LH008", "TS61LH009", "TS61LH010", "TS61LH011", "TS61LH012", "TS61LH013", "TS61LH014", "TS61LH015", "TS61LH016", "TS61LH017", "TS61LP000", "TS61LP001", "TS61LP002", "TS61LP003", "TS61LP004", "TS61LP005", "TS61LP006", "TS61LP007", "TS61LP008", "TS61LP009", "TS61LP010", "TS61LP011", "TS61LP012", "TS61LP013", "TS61LP014", "TS61LP015", "TS61LP016", "TS61LP017", "TS61LP018", "TS61LR000", "TS61LR001", "TS61LR002", "TS61LR003", "TS61LR004", "TS61LR005", "TS61LS000", "TS61LS001", "TS61LS002", "TS61LS003", "TS61LS004", "TS61LS005", "TS61LS006", "TS61LS007", "TS61LS008", "TS61LS009", "TS61LS010", "TS61LS011", "TS61LS012", "TS61LS013", "TS61LS014", "TS61LS015", "TS61LS016", "TS61LS017", "TS61LS018", "TS61LS019", "TS61LS020", "TS61LS021", "TS61LS022", "TS61LS023", "TS61LS024", "TS61LS025", "TS61LS026", "TS61LS027", "TS61LS028", "TS61LS029", "TS61LS030", "TS61LS031", "TS61LS032", "TS61LS033", "TS61LS034", "TS61LS035", "TS62LB000", "TS62LB001", "TS62LB002", "TS62LB003", "TS62LB004", "TS62LB005", "TS62LB006", "TS62LB007", "TS62LB008", "TS62LB009", "TS62LB010", "TS62LB011", "TS62LE000", "TS62LE001", "TS62LP000", "TS62LP001", "TS62LP002", "TS62LP003", "TS62LP004", "TS62LP005", "TS62LP006", "TS62LP007", "TS62LP008", "TS62LP009", "TS62LP010", "TS62LP011", "TS62LR000", "TS62LR001", "TS62LR002", "TS62LR003", "TS64LB000", "TS65LB000", "TS65LB001", "TS65LB002", "TS65LB003", "TS65LB004", "TS65LB005", "TS65LB006", "TS65LB007", "TS65LB008", "TS65LB009", "TS65LB010", "TS65LB011", "TS65LB012", "TS65LB013", "TS65LB014", "TS65LB015", "TS65LB016", "TS65LB017", "TS65LB018", "TS65LB019", "TS65LB020", "TS65LB021", "TS65LB022", "TS65LB023", "TS65LB024", "TS65LB025", "TS65LB026", "TS65LB027", "TS65LB028", "TS65LB029", "TS65LB030", "TS65LB031", "TS65LB032", "TS65LB033", "TS65LB034", "TS65LB035", "TS65LB036", "TS65LB037", "TS65LB038", "TS65LB039", "TS65LB040", "TS65LB041", "TS65LE000", "TS65LE001", "TS65LE002", "TS65LH000", "TS65LH001", "TS65LH002", "TS65LH003", "TS65LH004", "TS65LH005", "TS65LH006", "TS65LH007", "TS65LH008", "TS65LH009", "TS65LH010", "TS65LH011", "TS65LH012", "TS65LH013", "TS65LH014", "TS65LH015", "TS65LH016", "TS65LH017", "TS65LH018", "TS65LH019", "TS65LH020", "TS65LH021", "TS65LH022", "TS65LH023", "TS65LH024", "TS65LH025", "TS65LH026", "TS65LH027", "TS65LH028", "TS65LH029", "TS65LH030", "TS65LH031", "TS65LH032", "TS65LH033", "TS65LH034", "TS65LH035", "TS65LH036", "TS65LH037", "TS65LH038", "TS65LH039", "TS65LH040", "TS65LH041", "TS65LP000", "TS65LP001", "TS65LP002", "TS65LP003", "TS65LP004", "TS65LP005", "TS65LP006", "TS65LP007", "TS65LP008", "TS65LP009", "TS65LP010", "TS65LP011", "TS65LP012", "TS65LP013", "TS65LP014", "TS65LP015", "TS65LP016", "TS65LP017", "TS65LP018", "TS65LP019", "TS65LP020", "TS65LP021", "TS65LP022", "TS65LP023", "TS65LP024", "TS65LP025", "TS65LP026", "TS65LR000", "TS65LR001", "TS65LR002", "TS65LR003", "TS65LR004", "TS65LR005", "TS66LB000", "TS66LB001", "TS66LB002", "TS66LB003", "TS66LB004", "TS66LB005", "TS66LB006", "TS66LB007", "TS66LB008", "TS66LB009", "TS66LB010", "TS66LB011", "TS66LB012", "TS66LB013", "TS66LB014", "TS66LB015", "TS66LB016", "TS66LB017", "TS66LB018", "TS66LB019", "TS66LB020", "TS66LB021", "TS66LB022", "TS66LB023", "TS66LB024", "TS66LB025", "TS66LB026", "TS66LB027", "TS66LB028", "TS66LB029", "TS66LB030", "TS66LB031", "TS66LB032", "TS66LB033", "TS66LB034", "TS66LB035", "TS66LB036", "TS66LB037", "TS66LB038", "TS66LB039", "TS66LB040", "TS66LB041", "TS66LB042", "TS66LB043", "TS66LB044", "TS66LB045", "TS66LB046", "TS66LB047", "TS66LB048", "TS66LB049", "TS66LB050", "TS66LB051", "TS66LB052", "TS66LB053", "TS66LB054", "TS66LB055", "TS66LB056", "TS66LB057", "TS66LB058", "TS66LB059", "TS66LB060", "TS66LB061", "TS66LB062", "TS66LB063", "TS66LB064", "TS66LB065", "TS66LB066", "TS66LB067", "TS66LB068", "TS66LB069", "TS66LB070", "TS66LB071", "TS66LB072", "TS66LB073", "TS66LB074", "TS66LB075", "TS66LB076", "TS66LB077", "TS66LB078", "TS66LB079", "TS66LB080", "TS66LB081", "TS66LB082", "TS66LB083", "TS66LE000", "TS66LE001", "TS66LE002", "TS66LE003", "TS66LE004", "TS66LE005", "TS66LH000", "TS66LH001", "TS66LH002", "TS66LH003", "TS66LH004", "TS66LH005", "TS66LH006", "TS66LH007", "TS66LH008", "TS66LH009", "TS66LH010", "TS66LH011", "TS66LH012", "TS66LH013", "TS66LH014", "TS66LH015", "TS66LH016", "TS66LH017", "TS66LH018", "TS66LH019", "TS66LH020", "TS66LH021", "TS66LH022", "TS66LH023", "TS66LH024", "TS66LH025", "TS66LH026", "TS66LH027", "TS66LH028", "TS66LH029", "TS66LH030", "TS66LH031", "TS66LH032", "TS66LH033", "TS66LH034", "TS66LH035", "TS66LH036", "TS66LH037", "TS66LH038", "TS66LH039", "TS66LH040", "TS66LH041", "TS66LH042", "TS66LH043", "TS66LH044", "TS66LH045", "TS66LH046", "TS66LH047", "TS66LH048", "TS66LH049", "TS66LH050", "TS66LH051", "TS66LH052", "TS66LH053", "TS66LH054", "TS66LH055", "TS66LH056", "TS66LH057", "TS66LH058", "TS66LH059", "TS66LH060", "TS66LH061", "TS66LH062", "TS66LH063", "TS66LH064", "TS66LH065", "TS66LH066", "TS66LH067", "TS66LH068", "TS66LH069", "TS66LH070", "TS66LH071", "TS66LH072", "TS66LH073", "TS66LH074", "TS66LH075", "TS66LH076", "TS66LH077", "TS66LH078", "TS66LH079", "TS66LH080", "TS66LH081", "TS66LH082", "TS66LH083", "TS66LP000", "TS66LP001", "TS66LP002", "TS66LP003", "TS66LP004", "TS66LP005", "TS66LP006", "TS66LP007", "TS66LP008", "TS66LP009", "TS66LP010", "TS66LP011", "TS66LP012", "TS66LP013", "TS66LP014", "TS66LP015", "TS66LP016", "TS66LP017", "TS66LP018", "TS66LP019", "TS66LP020", "TS66LP021", "TS66LP022", "TS66LP023", "TS66LP024", "TS66LP025", "TS66LP026", "TS66LP027", "TS66LP028", "TS66LP029", "TS66LP030", "TS66LP031", "TS66LP032", "TS66LP033", "TS66LP034", "TS66LP035", "TS66LP036", "TS66LP037", "TS66LP038", "TS66LP039", "TS66LP040", "TS66LP041", "TS66LP042", "TS66LP043", "TS66LP044", "TS66LP045", "TS66LP046", "TS66LP047", "TS66LR000", "TS66LR001", "TS66LR002", "TS66LR003", "TS66LR004", "TS66LR005", "TS66LR006", "TS66LR007", "TS66LR008", "TS66LR009", "TS66LR010", "TS66LR011", "TS66LS000", "TS66LS001", "TS67LB000", "TS67LB001", "TS67LB002", "TS67LB003", "TS67LB004", "TS67LB005", "TS67LB006", "TS67LB007", "TS67LB008", "TS67LB009", "TS67LB010", "TS67LB011", "TS67LB012", "TS67LB013", "TS67LB014", "TS67LB015", "TS67LB016", "TS67LB017", "TS67LB018", "TS67LB019", "TS67LB020", "TS67LB021", "TS67LB022", "TS67LB023", "TS67LE000", "TS67LE001", "TS67LH000", "TS67LH001", "TS67LH002", "TS67LH003", "TS67LH004", "TS67LH005", "TS67LH006", "TS67LH007", "TS67LH008", "TS67LH009", "TS67LH010", "TS67LH011", "TS67LH012", "TS67LH013", "TS67LH014", "TS67LH015", "TS67LH016", "TS67LH017", "TS67LH018", "TS67LH019", "TS67LH020", "TS67LH021", "TS67LH022", "TS67LH023", "TS67LP000", "TS67LP001", "TS67LP002", "TS67LP003", "TS67LP004", "TS67LP005", "TS67LP006", "TS67LP007", "TS67LP008", "TS67LP009", "TS67LP010", "TS67LP011", "TS67LP012", "TS67LP013", "TS67LP014", "TS67LP015", "TS67LR000", "TS67LR001", "TS67LR002", "TS67LR003", "TS69LB000", "TS69LB001", "TS69LB002", "TS69LB003", "TS69LB004", "TS69LB005", "TS69LB006", "TS69LB007", "TS69LB008", "TS69LB009", "TS69LB010", "TS69LB011", "TS69LB012", "TS69LB013", "TS69LB017", "TS69LE000", "TS69LE001", "TS69LH000", "TS69LH001", "TS69LH002", "TS69LH003", "TS69LH004", "TS69LH005", "TS69LH006", "TS69LH007", "TS69LH008", "TS69LH009", "TS69LH010", "TS69LH011", "TS69LH012", "TS69LH013", "TS69LP000", "TS69LP001", "TS69LP002", "TS69LP003", "TS69LP004", "TS69LP005", "TS69LP006", "TS69LP007", "TS69LS000", "TS69LS001", "TS69LS002", "TS69LS003", "TS69LS004", "TS69LS005", "TS69LS006", "TS69LS007", "TS69LS008", "TS69LS009", "TS69LS010", "TS69LS011", "TS69LS012", "TS69LS013", "TS70LB000", "TS70LB001", "TS70LP000", "TS71LB000", "TS71LB001", "TS71LB002", "TS71LB003", "TS71LB004", "TS71LB005", "TS71LB006", "TS71LB007", "TS71LB008", "TS71LB009", "TS71LB010", "TS71LB011", "TS71LB012", "TS71LB013", "TS71LB014", "TS71LB015", "TS71LB016", "TS71LB017", "TS71LB018", "TS71LB019", "TS71LB020", "TS71LB021", "TS71LB022", "TS71LB023", "TS71LB024", "TS71LB025", "TS71LB026", "TS71LB027", "TS71LB028", "TS71LB029", "TS71LB030", "TS71LB031", "TS71LB032", "TS71LB033", "TS71LB034", "TS71LB035", "TS71LB036", "TS71LB037", "TS71LB038", "TS71LB039", "TS71LB040", "TS71LB041", "TS71LB042", "TS71LB043", "TS71LB044", "TS71LE000", "TS71LE001", "TS71LE002", "TS71LH000", "TS71LH001", "TS71LH002", "TS71LH003", "TS71LH004", "TS71LH005", "TS71LH006", "TS71LH007", "TS71LH008", "TS71LH009", "TS71LH010", "TS71LH011", "TS71LH012", "TS71LH013", "TS71LH014", "TS71LH015", "TS71LH016", "TS71LH017", "TS71LH018", "TS71LH019", "TS71LH020", "TS71LH021", "TS71LH022", "TS71LH023", "TS71LH024", "TS71LH025", "TS71LH026", "TS71LH027", "TS71LH028", "TS71LH029", "TS71LH030", "TS71LH031", "TS71LH032", "TS71LH033", "TS71LH034", "TS71LH035", "TS71LH036", "TS71LH037", "TS71LH038", "TS71LH039", "TS71LH040", "TS71LH041", "TS71LH042", "TS71LH043", "TS71LH044", "TS71LP000", "TS71LP001", "TS71LP002", "TS71LP003", "TS71LP004", "TS71LP005", "TS71LP006", "TS71LP007", "TS71LP008", "TS71LP009", "TS71LP010", "TS71LP011", "TS71LP012", "TS71LP013", "TS71LP014", "TS71LP015", "TS71LP016", "TS71LP017", "TS71LP018", "TS71LP019", "TS71LP020", "TS71LP021", "TS71LP022", "TS71LP023", "TS71LP024", "TS71LP025", "TS71LP026", "TS71LP027", "TS71LP028", "TS71LP029", "TS71LR000", "TS71LR001", "TS71LR002", "TS71LR003", "TS71LR004", "TS71LR005", "TS72LB000", "TS72LB001", "TS72LB002", "TS72LB003", "TS72LB004", "TS72LB006", "TS72LP000", "TS72LP001", "TS72LP002", "TS72LP003", "TS74LB000", "TS74LB001", "TS74LB002", "TS74LB003", "TS74LB004", "TS74LB005", "TS74LB006", "TS74LB007", "TS74LB008", "TS74LB009", "TS74LB010", "TS74LB011", "TS74LB012", "TS74LB013", "TS74LB014", "TS74LB015", "TS74LB016", "TS74LB017", "TS74LB018", "TS74LB019", "TS74LB020", "TS74LB021", "TS74LB022", "TS74LB023", "TS74LE000", "TS74LE001", "TS74LH000", "TS74LH001", "TS74LH002", "TS74LH003", "TS74LH004", "TS74LH005", "TS74LH006", "TS74LH007", "TS74LH008", "TS74LH009", "TS74LH010", "TS74LH011", "TS74LH012", "TS74LH013", "TS74LH014", "TS74LH015", "TS74LH016", "TS74LH017", "TS74LH018", "TS74LH019", "TS74LH020", "TS74LH021", "TS74LH022", "TS74LH023", "TS74LP000", "TS74LP001", "TS74LP002", "TS74LP003", "TS74LP004", "TS74LP005", "TS74LP006", "TS74LP007", "TS74LP008", "TS74LP009", "TS74LP010", "TS74LP011", "TS74LR000", "TS74LR001", "TS74LR002", "TS74LR003", "TS74LS000", "TS74LS001", "TS74LS002", "TS74LS003", "TS74LS004", "TS74LS005", "TS74LS006", "TS74LS007", "TS74LS008", "TS74LS009", "TS74LS010", "TS74LS011", "TS74LS012", "TS74LS013", "TS74LS014", "TS74LS015", "TS74LS016", "TS74LS017", "TS74LS018", "TS74LS019", "TS74LS020", "TS74LS021", "TS74LS022", "TS74LS023", "TS75LB000", "TS75LB001", "TS75LB002", "TS75LB003", "TS75LB004", "TS75LB005", "TS75LB006", "TS75LB007", "TS75LB008", "TS75LB009", "TS75LB010", "TS75LB011", "TS75LB018", "TS75LB019", "TS75LB020", "TS75LB021", "TS75LB022", "TS75LB023", "TS75LB024", "TS75LB025", "TS75LB026", "TS75LB027", "TS75LB028", "TS75LB029", "TS75LE000", "TS75LE001", "TS75LE002", "TS75LE003", "TS75LP000", "TS75LP001", "TS75LP002", "TS75LP005", "TS75LP006", "TS75LP007", "TS75LP008", "TS75LP009", "TS75LP010", "TS75LP011", "TS75LP012", "TS75LP013", "TS75LP014", "TS75LP015", "TS75LP016", "TS75LP017", "TS75LR000", "TS75LR001", "TS75LR002", "TS75LR003", "TS75LR004", "TS75LR005", "TS75LR006", "TS75LR007", "TS75LS000", "TS75LS001", "TS75LS002", "TS75LS003", "TS75LS004", "TS75LS005", "TS79LB000", "TS83LB000", "TS83LB001", "TS83LB002", "TS83LB003", "TS83LB004", "TS83LB005", "TS83LB006", "TS83LB007", "TS83LB008", "TS83LB009", "TS83LB010", "TS83LB011", "TS83LB012", "TS83LB013", "TS83LB014", "TS83LB015", "TS83LB016", "TS83LB017", "TS83LB018", "TS83LB019", "TS83LB020", "TS83LB021", "TS83LB022", "TS83LE000", "TS83LE001", "TS83LH000", "TS83LH001", "TS83LH002", "TS83LH003", "TS83LH004", "TS83LH005", "TS83LH006", "TS83LH007", "TS83LH008", "TS83LH009", "TS83LH010", "TS83LP000", "TS83LP001", "TS83LP002", "TS83LP003", "TS83LP004", "TS83LP005", "TS83LP006", "TS83LP007", "TS83LP008", "TS83LP009", "TS83LP010", "TS83LP011", "TS83LP012", "TS83LP013", "TS83LP014", "TS83LP015", "TS83LP016", "TS83LP017", "TS83LP018", "TS83LR000", "TS83LR001", "TS99LB000", "TW00LB500", "TW02LB000", "TW02LB001", "TW02LB500", "TW02LB501", "TW02LP000", "TW02LP001", "UM00LB000", "UM00LB500", "UM00LB501", "UM01LB500", "UM01LS500", "UM02LB500", "UM03LB500", "UM03LB501", "UM03LB502", "UM03LP502", "UM03LS500", "UM05LB500", "UM05LB501", "UM05LB502", "UM05LB503", "UM07LB500", "UM07LB501", "UM07LB502", "UM07LB503", "UM07LB504", "UM07LB505", "UM07LP502", "UM07LP503", "UM08LB500", "UM08LB501", "UM09LB500", "UM09LB501", "UM09LP500", "UM09LP501", "UM10LB500", "UM10LB501", "UM10LP500", "UM10LP501", "UM11LB500", "UM12LB000", "UM12LB001", "UM12LB002", "UM12LB003", "UM12LB004", "UM12LB005", "UM12LB006", "UM12LB007", "UM12LB008", "UM12LB009", "UM12LB010", "UM12LB011", "UM12LB012", "UM12LB013", "UM12LB014", "UM12LB015", "UM12LB016", "UM12LB017", "UM12LB018", "UM12LB019", "UM12LB020", "UM12LB021", "UM12LE000", "UM12LE001", "UM12LE002", "UM12LH000", "UM12LH001", "UM12LH002", "UM12LH003", "UM12LH004", "UM12LH005", "UM12LH006", "UM12LH007", "UM12LP000", "UM12LP001", "UM12LP002", "UM12LP003", "UM12LP004", "UM12LP005", "UM12LP006", "UM12LP007", "UM12LP008", "UM12LP009", "UM12LP010", "UM12LP011", "UM12LP012", "UM12LP013", "UM12LP014", "UM12LP015", "UM12LP016", "UM12LR000", "UM12LR001", "UM12LR002", "UM12LR003", "UM13LB000", "UM13LB001", "UM13LB002", "UM13LB003", "UM13LB004", "UM13LB005", "UM13LB006", "UM13LB007", "UM13LB008", "UM13LB009", "UM13LB010", "UM13LB011", "UM13LB012", "UM13LB013", "UM13LE000", "UM13LE001", "UM13LH000", "UM13LH001", "UM13LH002", "UM13LH003", "UM13LH004", "UM13LH005", "UM13LH006", "UM13LP000", "UM13LP001", "UM13LP002", "UM13LP003", "UM13LS000", "UM13LS001", "UM13LS002", "UM13LS003", "UM13LS004", "UM13LS005", "UM13LS006", "UM16LB000", "UM17LB000", "UM17LB001", "UM17LB002", "UM17LB003", "UM17LB004", "UM17LB005", "UM17LB006", "UM17LB007", "UM17LB008", "UM17LB009", "UM17LB010", "UM17LB011", "UM17LE000", "UM17LE001", "UM17LH000", "UM17LH001", "UM17LH002", "UM17LH003", "UM17LH004", "UM17LH005", "UM17LP000", "UM17LP001", "UM17LP002", "UM17LP003", "UM17LP004", "UM17LP005", "UM17LP006", "UM17LP007", "UM18LB000", "UM18LB001", "UM18LB002", "UM18LB003", "UM18LB004", "UM18LB005", "UM18LB006", "UM18LB007", "UM18LB008", "UM18LB009", "UM18LE000", "UM18LE001", "UM18LP000", "UM18LP001", "UM18LP002", "UM18LP003", "UM18LP004", "UM18LP005", "UM20LB000", "UM20LB001", "UM20LB002", "UM20LB003", "UM20LB004", "UM20LE000", "UM20LE001", "UM20LP000", "UM20LP001", "UM20LP002", "UM20LP003", "UM20LP004", "UM20LP005", "UM20LS000", "UM21LB000", "UM21LB001", "UM21LB002", "UM21LB003", "UM21LB004", "UM21LB005", "UM21LB006", "UM21LB007", "UM21LB008", "UM21LB009", "UM21LB010", "UM21LB011", "UM21LB012", "UM21LE000", "UM21LE001", "UM21LE003", "UM21LP000", "UM21LP001", "UM21LP002", "UM21LP003", "UM21LP004", "UM21LP005", "UM21LP008", "UM22LB000", "UM22LB001", "UM22LB002", "UM22LB003", "UM22LB004", "UM22LB005", "UM22LB006", "UM22LB007", "UM22LB008", "UM22LB009", "UM22LB010", "UM22LB011", "UM22LB012", "UM22LB013", "UM22LB014", "UM22LB015", "UM22LB016", "UM22LB017", "UM22LB018", "UM22LB019", "UM22LB020", "UM22LB021", "UM22LB022", "UM22LB023", "UM22LB024", "UM22LB025", "UM22LB026", "UM22LB027", "UM22LB028", "UM22LB029", "UM22LB030", "UM22LB031", "UM22LB032", "UM22LB033", "UM22LB034", "UM22LB035", "UM22LB036", "UM22LB037", "UM22LB038", "UM22LB039", "UM22LB040", "UM22LB041", "UM22LB042", "UM22LB043", "UM22LB044", "UM22LB045", "UM22LB046", "UM22LB047", "UM22LB048", "UM22LB049", "UM22LB050", "UM22LB051", "UM22LB052", "UM22LB053", "UM22LB054", "UM22LB055", "UM22LB056", "UM22LB057", "UM22LB058", "UM22LB059", "UM22LB060", "UM22LB061", "UM22LB062", "UM22LB063", "UM22LB064", "UM22LB065", "UM22LB066", "UM22LB067", "UM22LB068", "UM22LB069", "UM22LB070", "UM22LB071", "UM22LB072", "UM22LB073", "UM22LB074", "UM22LB075", "UM22LB076", "UM22LB077", "UM22LB078", "UM22LB079", "UM22LB080", "UM22LB081", "UM22LB082", "UM22LB083", "UM22LE000", "UM22LE001", "UM22LE002", "UM22LE003", "UM22LE004", "UM22LE005", "UM22LH000", "UM22LH001", "UM22LH002", "UM22LH003", "UM22LH004", "UM22LH005", "UM22LH006", "UM22LH007", "UM22LH008", "UM22LH009", "UM22LH010", "UM22LH011", "UM22LH012", "UM22LH013", "UM22LH014", "UM22LH015", "UM22LH016", "UM22LH017", "UM22LH018", "UM22LH019", "UM22LH020", "UM22LH021", "UM22LH022", "UM22LH023", "UM22LH024", "UM22LH025", "UM22LH026", "UM22LH027", "UM22LH028", "UM22LH029", "UM22LH030", "UM22LH031", "UM22LH032", "UM22LH033", "UM22LH034", "UM22LH035", "UM22LH036", "UM22LH037", "UM22LH038", "UM22LH039", "UM22LH040", "UM22LH041", "UM22LH042", "UM22LH043", "UM22LH044", "UM22LH045", "UM22LH046", "UM22LH047", "UM22LH048", "UM22LH049", "UM22LH050", "UM22LH051", "UM22LH052", "UM22LH053", "UM22LH054", "UM22LH055", "UM22LH056", "UM22LH057", "UM22LH058", "UM22LH059", "UM22LH060", "UM22LH061", "UM22LH062", "UM22LH063", "UM22LH064", "UM22LH065", "UM22LH066", "UM22LH067", "UM22LH068", "UM22LH069", "UM22LH070", "UM22LH071", "UM22LH072", "UM22LH073", "UM22LH074", "UM22LH075", "UM22LH076", "UM22LH077", "UM22LH078", "UM22LH079", "UM22LH080", "UM22LH081", "UM22LH082", "UM22LH083", "UM22LP000", "UM22LP001", "UM22LP002", "UM22LP003", "UM22LP004", "UM22LP005", "UM22LP006", "UM22LP007", "UM22LP008", "UM22LP009", "UM22LP010", "UM22LP011", "UM22LP012", "UM22LP013", "UM22LP014", "UM22LP015", "UM22LP016", "UM22LP017", "UM22LP018", "UM22LP019", "UM22LP020", "UM22LP021", "UM22LP022", "UM22LP023", "UM22LP024", "UM22LP025", "UM22LP026", "UM22LP027", "UM22LP028", "UM22LP029", "UM22LP030", "UM22LP031", "UM22LP032", "UM22LP033", "UM22LP034", "UM22LP035", "UM22LP036", "UM22LP037", "UM22LP038", "UM22LP039", "UM22LP040", "UM22LP041", "UM22LP042", "UM22LP043", "UM22LP044", "UM22LP045", "UM22LP046", "UM22LP047", "UM22LP048", "UM22LP049", "UM22LP050", "UM22LP051", "UM22LP052", "UM22LP053", "UM22LR000", "UM22LR001", "UM22LR002", "UM22LR003", "UM22LR004", "UM22LR005", "UM22LR006", "UM22LR007", "UM22LR008", "UM22LR009", "UM22LR010", "UM22LR011", "UM23LB000", "UM24LB000", "UM24LB001", "UM24LB002", "UM24LB003", "UM24LB004", "UM24LB005", "UM24LB006", "UM24LB007", "UM24LB008", "UM24LB009", "UM24LB010", "UM24LB011", "UM24LB012", "UM24LB013", "UM24LB014", "UM24LB015", "UM24LB016", "UM24LE000", "UM24LE001", "UM24LH000", "UM24LH001", "UM24LH002", "UM24LH003", "UM24LH004", "UM24LH005", "UM24LH006", "UM24LH007", "UM24LH008", "UM24LH009", "UM24LH010", "UM24LH011", "UM24LH012", "UM24LH013", "UM24LH014", "UM24LH015", "UM24LP000", "UM24LP001", "UM24LP002", "UM24LP003", "UM24LP004", "UM24LP005", "UM24LP006", "UM24LP007", "UM24LP008", "UM24LP009", "UM24LP010", "UM24LP011", "UM24LP012", "UM24LS000", "UM24LS001", "UM24LS002", "UM24LS003", "UM24LS004", "UM24LS005", "UM24LS006", "UM24LS007", "UM24LS008", "UM24LS009", "UM24LS010", "UM24LS011", "UM24LS012", "UM24LS013", "UM24LS014", "UM24LS015", "UM25LB000", "UM25LB001", "UM25LB002", "UM25LB003", "UM25LB004", "UM25LB005", "UM25LB006", "UM25LB007", "UM25LB008", "UM25LB009", "UM25LB011", "UM25LB012", "UM25LB013", "UM25LB014", "UM25LB015", "UM25LB016", "UM25LB018", "UM25LB019", "UM25LE000", "UM25LE001", "UM25LE002", "UM25LE003", "UM25LE004", "UM25LP000", "UM25LP001", "UM25LP002", "UM25LP003", "UM25LP004", "UM25LP005", "UM25LP006", "UM25LP007", "UM25LP008", "UM25LP009", "UM25LP010", "UM25LP011", "UM25LP012", "UM28LB000", "UM28LB001", "UM28LB002", "UM28LB003", "UM28LB004", "UM28LB005", "UM28LB006", "UM28LB007", "UM28LB008", "UM28LB009", "UM28LB010", "UM28LB011", "UM28LB012", "UM28LB013", "UM28LB014", "UM28LB015", "UM28LE000", "UM28LE001", "UM28LH000", "UM28LH001", "UM28LH002", "UM28LH003", "UM28LH004", "UM28LH005", "UM28LH006", "UM28LH007", "UM28LH008", "UM28LH009", "UM28LH010", "UM28LH011", "UM28LH012", "UM28LH013", "UM28LH014", "UM28LH015", "UM28LP000", "UM28LP001", "UM28LP002", "UM28LP003", "UM28LS000", "UM28LS001", "UM28LS002", "UM28LS003", "UM28LS004", "UM28LS005", "UM28LS006", "UM28LS007", "UM28LS008", "UM28LS009", "UM28LS010", "UM28LS011", "UM28LS012", "UM28LS013", "UM28LS014", "UM28LS015", "UM29LB000", "UM29LB001", "UM29LB002", "UM29LB003", "UM29LB004", "UM29LB005", "UM29LB006", "UM29LB007", "UM29LB008", "UM29LB009", "UM29LB010", "UM29LB011", "UM29LB012", "UM29LB013", "UM29LB014", "UM29LB015", "UM29LB016", "UM29LB017", "UM29LB018", "UM29LB019", "UM29LB020", "UM29LB021", "UM29LB022", "UM29LB023", "UM29LB024", "UM29LB025", "UM29LB026", "UM29LB027", "UM29LB028", "UM29LB029", "UM29LB030", "UM29LB031", "UM29LB032", "UM29LB033", "UM29LB034", "UM29LB035", "UM29LB036", "UM29LB037", "UM29LB038", "UM29LB039", "UM29LB040", "UM29LB041", "UM29LB042", "UM29LB043", "UM29LB044", "UM29LE000", "UM29LE001", "UM29LE002", "UM29LE003", "UM29LE004", "UM29LE005", "UM29LE006", "UM29LE007", "UM29LE008", "UM29LH000", "UM29LH001", "UM29LH002", "UM29LH003", "UM29LH004", "UM29LH005", "UM29LH006", "UM29LH007", "UM29LH008", "UM29LH009", "UM29LH010", "UM29LH011", "UM29LH012", "UM29LH013", "UM29LH014", "UM29LH015", "UM29LH016", "UM29LH017", "UM29LH018", "UM29LH019", "UM29LH020", "UM29LH021", "UM29LH022", "UM29LH023", "UM29LH024", "UM29LH025", "UM29LH026", "UM29LH027", "UM29LH028", "UM29LH029", "UM29LH030", "UM29LH031", "UM29LH032", "UM29LH033", "UM29LH034", "UM29LH035", "UM29LH036", "UM29LH037", "UM29LH038", "UM29LH039", "UM29LH040", "UM29LH041", "UM29LH042", "UM29LH043", "UM29LH044", "UM29LP000", "UM29LP001", "UM29LP002", "UM29LP003", "UM29LP004", "UM29LP005", "UM29LP006", "UM29LP007", "UM29LP008", "UM29LP009", "UM29LP010", "UM29LP011", "UM29LP012", "UM29LP013", "UM29LP014", "UM29LP015", "UM29LP016", "UM29LP017", "UM29LP018", "UM29LP019", "UM29LP020", "UM29LP021", "UM29LP022", "UM29LP023", "UM29LP024", "UM29LP025", "UM29LP026", "UM29LP027", "UM29LP028", "UM29LP029", "UM29LR000", "UM29LR001", "UM29LR002", "UM29LR003", "UM29LR004", "UM29LR005", "UM31LB000", "UM31LB001", "UM31LB002", "UM31LB003", "UM31LB004", "UM31LB005", "UM31LB006", "UM31LB007", "UM31LB008", "UM31LB009", "UM31LB010", "UM31LB011", "UM31LB012", "UM31LB013", "UM31LB014", "UM31LB015", "UM31LB016", "UM31LB017", "UM31LB018", "UM31LB019", "UM31LB020", "UM31LB021", "UM31LB022", "UM31LB023", "UM31LB024", "UM31LB025", "UM31LB026", "UM31LB027", "UM31LB028", "UM31LB029", "UM31LB030", "UM31LE000", "UM31LE001", "UM31LH000", "UM31LH001", "UM31LH002", "UM31LH003", "UM31LH004", "UM31LH005", "UM31LH006", "UM31LH007", "UM31LH008", "UM31LH009", "UM31LH010", "UM31LH011", "UM31LH012", "UM31LH013", "UM31LH014", "UM31LH015", "UM31LH016", "UM31LH017", "UM31LH018", "UM31LH019", "UM31LP000", "UM31LP001", "UM31LP002", "UM31LP003", "UM31LP004", "UM31LP005", "UM31LP006", "UM31LP007", "UM31LP008", "UM31LP009", "UM31LP010", "UM31LP011", "UM31LP012", "UM31LP013", "UM31LP014", "UM31LP015", "UM31LP016", "UM31LP017", "UM31LP018", "UM31LP019", "UM31LP020", "UM31LP021", "UM31LP022", "UM31LP023", "UM31LP024", "UM31LP025", "UM31LP026", "UM31LP027", "UM31LP028", "UM31LP029", "UM31LP030", "UM31LR000", "UM31LR001", "UM31LR002", "UM31LR003", "VS00LB500", "VS00LS000", "VS00LS001", "VS00LS002", "VS01LB000", "VS01LB500", "VS01LP000", "VS02LB001", "VS03LB000", "XL00LB000", "XL00LB001", "XL00LB002", "XL00LB003", "XL00LB004", "XL00LB005", "XL00LE000", "XL00LE001", "XL00LP000", "XL00LP001", "XL01LB000", "XL01LB001", "XL01LB002", "XL01LB003", "XL01LB004", "XL01LB005", "XL01LE000", "XL01LE001", "XL01LH000", "XL01LH001", "XL01LH002", "XL01LP000", "XL01LP001", "XL01LP002", "XL01LR000", "XM00LB000", "XM00LB001", "XM00LB002", "XM00LB003", "XM00LB004", "XM00LE000", "XM00LE001", "XM00LP000", "XM00LP001", "XM00LP002", "XM00LP003" ],
      "date" : 1660002055000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005113:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1660002055223959843,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1138,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005113/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1660001915215,
      "syssize" : 1138,
      "sysdate" : 1660002055000,
      "haslayout" : "1",
      "topparent" : "5318262",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5318262,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 106,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Physical IP|Logic Libraries|Logic Libraries Base Kit", "IP Products|Physical IP|Logic", "Physical IP|Logic Libraries|Logic Libraries PMK Kit", "Physical IP|Logic Libraries|Logic Libraries ECO Kit", "Physical IP|Logic Libraries|Logic Libraries HPK Kit", "Physical IP|Logic Libraries|Logic Libraries RKLO Kit", "Physical IP|Logic Libraries|Logic Libraries Supplemental Cell Kit" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|DesignStart", "IP Products|DesignStart|Physical IP", "IP Products|Physical IP", "IP Products|Physical IP|Logic" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1660002055000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005113/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005113/1-0/?lang=en",
      "modified" : 1660001904000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1660002055223959843,
      "uri" : "https://developer.arm.com/documentation/ka005113/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Why are Mean Time Between Failures (MTBF) parameters of synchronizers not following any trend across various PVTs?",
    "Uri" : "https://developer.arm.com/documentation/ka005113/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005113/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005113/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005113/1-0/en",
    "Excerpt" : "Article ID: KA005113 Applies To: Logic Libraries, Logic Libraries Base Kit, Logic Libraries ... Answer The MTBF parameters in the datasheet are not expected to follow any particular ... KBA",
    "FirstSentences" : "Article ID: KA005113 Applies To: Logic Libraries, Logic Libraries Base Kit, Logic Libraries ECO Kit, Logic Libraries HPK Kit, Logic Libraries PMK Kit, Logic Libraries RKLO Kit, Logic Libraries ..."
  }, {
    "title" : "Speculative Processor Vulnerability Frequently Asked Questions",
    "uri" : "https://developer.arm.com/documentation/102587/0101/en/pdf/speculative_processor_vulnerability_frequently_asked_questions_102587_0101_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102587/0101/en/pdf/speculative_processor_vulnerability_frequently_asked_questions_102587_0101_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6287b49b41e28926d04306e8",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102587/0101/en/pdf/speculative_processor_vulnerability_frequently_asked_questions_102587_0101_en.pdf",
    "excerpt" : "0100 ... All rights reserved. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ... Arm may make changes to this document at any time and without notice.",
    "firstSentences" : "Speculative Processor Vulnerability Revision: r1p1 Frequently Asked Questions Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 102587_0101_en",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Speculative Processor Vulnerability Frequently Asked Questions",
      "uri" : "https://developer.arm.com/documentation/102587/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/102587/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/102587/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102587/0101/en",
      "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Speculative Processor Vulnerability Frequently Asked Questions Revision: r1p1 Release information Issue Date Confidentiality Change 0100 24 February 2021 Non-Confidential Initial release 0101 8 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Speculative Processor Vulnerability Frequently Asked Questions ",
        "document_number" : "102587",
        "document_version" : "0101",
        "content_type" : "Frequently Asked Questions",
        "systopparent" : "5090695",
        "sysurihash" : "1Zj4QbhCEoeeas2Q",
        "urihash" : "1Zj4QbhCEoeeas2Q",
        "sysuri" : "https://developer.arm.com/documentation/102587/0101/en",
        "systransactionid" : 903392,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1646697600000,
        "topparentid" : 5090695,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1653060762000,
        "sysconcepts" : "documentation ; arm ; express ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "620e62a7a86fc5098c33c1a2|61f7f2439a76f3442c034f02" ],
        "concepts" : "documentation ; arm ; express ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1655303781000,
        "permanentid" : "5b9c0da064f75b66b51058df7ff52ee52536a18e02c11c5a2342893e666b",
        "syslanguage" : [ "English" ],
        "itemid" : "6287b49a41e28926d04306db",
        "transactionid" : 903392,
        "title" : "Speculative Processor Vulnerability Frequently Asked Questions ",
        "products" : [ "Speculative Processor Vulnerability" ],
        "date" : 1655303781000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102587:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
        "audience" : [ "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655303781050378886,
        "navigationhierarchiescontenttype" : "Frequently Asked Questions",
        "size" : 4456,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102587/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655303769148,
        "syssize" : 4456,
        "sysdate" : 1655303781000,
        "haslayout" : "1",
        "topparent" : "5090695",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5090695,
        "content_description" : "The following information provides answers to some frequently asked questions about Speculative Processor Vulnerability.",
        "wordcount" : 303,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Arm Security Center|Speculative Processor Vulnerability" ],
        "navigationhierarchiesproducts" : [ "Arm Security Center", "Arm Security Center|Speculative Processor Vulnerability" ],
        "document_revision" : "0102",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655303781000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102587/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102587/0101/?lang=en",
        "modified" : 1653060762000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1655303781050378886,
        "uri" : "https://developer.arm.com/documentation/102587/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Speculative Processor Vulnerability Frequently Asked Questions",
      "Uri" : "https://developer.arm.com/documentation/102587/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102587/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/102587/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102587/0101/en",
      "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Speculative Processor Vulnerability Frequently Asked Questions Revision: r1p1 Release information Issue Date Confidentiality Change 0100 24 February 2021 Non-Confidential Initial release 0101 8 ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Speculative Processor Vulnerability Frequently Asked Questions ",
      "document_number" : "102587",
      "document_version" : "0101",
      "content_type" : "Frequently Asked Questions",
      "systopparent" : "5090695",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "PYfiB2DsQw1U0ALn",
      "urihash" : "PYfiB2DsQw1U0ALn",
      "sysuri" : "https://developer.arm.com/documentation/102587/0101/en/pdf/speculative_processor_vulnerability_frequently_asked_questions_102587_0101_en.pdf",
      "keywords" : "0a21598, Speculative Processor",
      "systransactionid" : 891087,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1646697600000,
      "topparentid" : 5090695,
      "numberofpages" : 22,
      "sysconcepts" : "vulnerability ; Spectre variants ; accesses ; mechanisms ; mitigations ; arm ; architecture partners ; software mitigations ; security ; cache ; code sequences ; third party ; applications ; variants ; kernel ; operating systems",
      "navigationhierarchies" : [ "620e62a7a86fc5098c33c1a2|61f7f2439a76f3442c034f02" ],
      "attachmentparentid" : 5090695,
      "parentitem" : "6287b49a41e28926d04306db",
      "concepts" : "vulnerability ; Spectre variants ; accesses ; mechanisms ; mitigations ; arm ; architecture partners ; software mitigations ; security ; cache ; code sequences ; third party ; applications ; variants ; kernel ; operating systems",
      "documenttype" : "pdf",
      "isattachment" : "5090695",
      "sysindexeddate" : 1653060869000,
      "permanentid" : "4947b1f7f7f6ff1d72fb5e19fb299abf9a8479ee47ae61d4f542d5cba039",
      "syslanguage" : [ "English" ],
      "itemid" : "6287b49b41e28926d04306e8",
      "transactionid" : 891087,
      "title" : "Speculative Processor Vulnerability Frequently Asked Questions ",
      "subject" : "The following information provides answers to some frequently asked questions about Speculative Processor Vulnerability.",
      "date" : 1653060869000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102587:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
      "audience" : [ "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1653060869291819176,
      "sysisattachment" : "5090695",
      "navigationhierarchiescontenttype" : "Frequently Asked Questions",
      "sysattachmentparentid" : 5090695,
      "size" : 197193,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6287b49b41e28926d04306e8",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1653060782647,
      "syssubject" : "The following information provides answers to some frequently asked questions about Speculative Processor Vulnerability.",
      "syssize" : 197193,
      "sysdate" : 1653060869000,
      "topparent" : "5090695",
      "author" : "Arm Ltd.",
      "label_version" : "1.1",
      "systopparentid" : 5090695,
      "content_description" : "The following information provides answers to some frequently asked questions about Speculative Processor Vulnerability.",
      "wordcount" : 1189,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Arm Security Center|Speculative Processor Vulnerability" ],
      "navigationhierarchiesproducts" : [ "Arm Security Center", "Arm Security Center|Speculative Processor Vulnerability" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1653060869000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6287b49b41e28926d04306e8",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1653060869291819176,
      "uri" : "https://developer.arm.com/documentation/102587/0101/en/pdf/speculative_processor_vulnerability_frequently_asked_questions_102587_0101_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Speculative Processor Vulnerability Frequently Asked Questions",
    "Uri" : "https://developer.arm.com/documentation/102587/0101/en/pdf/speculative_processor_vulnerability_frequently_asked_questions_102587_0101_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102587/0101/en/pdf/speculative_processor_vulnerability_frequently_asked_questions_102587_0101_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6287b49b41e28926d04306e8",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102587/0101/en/pdf/speculative_processor_vulnerability_frequently_asked_questions_102587_0101_en.pdf",
    "Excerpt" : "0100 ... All rights reserved. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ... Arm may make changes to this document at any time and without notice.",
    "FirstSentences" : "Speculative Processor Vulnerability Revision: r1p1 Frequently Asked Questions Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 102587_0101_en"
  }, {
    "title" : "Arm Cortex-R82 Processor MP130 Software Developer Errata Notice",
    "uri" : "https://developer.arm.com/documentation/SDEN1956900/0800/en/pdf/Arm_Cortex_R82_Processor_MP130_Software_Developer_Errata_Notice_v8_0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/SDEN1956900/0800/en/pdf/Arm_Cortex_R82_Processor_MP130_Software_Developer_Errata_Notice_v8_0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62ab45d031ea212bb66234b3",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN1956900/0800/en/pdf/Arm_Cortex_R82_Processor_MP130_Software_Developer_Errata_Notice_v8_0.pdf",
    "excerpt" : "To provide feedback on the document, fill the following survey: https://developer.arm. ... Inclusive language commitment ... Date of issue: 22-Apr-2022 ... Contents ... Introduction ... Scope",
    "firstSentences" : "Arm Cortex-R82 Processor MP130 Software Developer Errata Notice Date of issue: 22-Apr-2022 Non-Confidential Copyright © 2022 Arm® Limited (or its affiliates). All rights reserved. This document ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-R82 Processor MP130 Software Developer Errata Notice",
      "uri" : "https://developer.arm.com/documentation/SDEN1956900/0800/en",
      "printableUri" : "https://developer.arm.com/documentation/SDEN1956900/0800/en",
      "clickUri" : "https://developer.arm.com/documentation/SDEN1956900/0800/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN1956900/0800/en",
      "excerpt" : "Arm Cortex-R82 Processor MP130 Software Developer Errata Notice This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Cortex-R82 Processor MP130 Software Developer Errata Notice This document is only available in a PDF version. Click Download to view. Arm Cortex-R82 Processor MP130 Software Developer Errata ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-R82 Processor MP130 Software Developer Errata Notice ",
        "document_number" : "SDEN1956900",
        "document_version" : "0800",
        "content_type" : "Software Developer Errata Notice",
        "systopparent" : "5282255",
        "sysurihash" : "jUypOvjWwXyx9HVe",
        "urihash" : "jUypOvjWwXyx9HVe",
        "sysuri" : "https://developer.arm.com/documentation/SDEN1956900/0800/en",
        "systransactionid" : 943563,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1650585600000,
        "topparentid" : 5282255,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1655391696000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1660642397000,
        "permanentid" : "d133467902c428ea5664b74210cb8158155483e0c312dbc7f5cdad770a85",
        "syslanguage" : [ "English" ],
        "itemid" : "62ab45d031ea212bb66234b1",
        "transactionid" : 943563,
        "title" : "Arm Cortex-R82 Processor MP130 Software Developer Errata Notice ",
        "products" : [ "Cortex-R82" ],
        "date" : 1660642397000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "SDEN1956900:0800:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1660642397238716299,
        "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
        "size" : 260,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/SDEN1956900/0800/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1660642288413,
        "syssize" : 260,
        "sysdate" : 1660642397000,
        "haslayout" : "1",
        "topparent" : "5282255",
        "label_version" : "8.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5282255,
        "navigationhierarchiescategories" : [ "AI/ML" ],
        "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1660642397000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/SDEN1956900/0800/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/SDEN1956900/0800/?lang=en",
        "modified" : 1655391696000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1660642397238716299,
        "uri" : "https://developer.arm.com/documentation/SDEN1956900/0800/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-R82 Processor MP130 Software Developer Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/SDEN1956900/0800/en",
      "PrintableUri" : "https://developer.arm.com/documentation/SDEN1956900/0800/en",
      "ClickUri" : "https://developer.arm.com/documentation/SDEN1956900/0800/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN1956900/0800/en",
      "Excerpt" : "Arm Cortex-R82 Processor MP130 Software Developer Errata Notice This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Cortex-R82 Processor MP130 Software Developer Errata Notice This document is only available in a PDF version. Click Download to view. Arm Cortex-R82 Processor MP130 Software Developer Errata ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Cortex-R82 Processor MP130 Software Developer Errata Notice ",
      "document_number" : "SDEN1956900",
      "document_version" : "0800",
      "content_type" : "Software Developer Errata Notice",
      "systopparent" : "5282255",
      "sysurihash" : "ifPvieAñWTF7KWDx",
      "urihash" : "ifPvieAñWTF7KWDx",
      "sysuri" : "https://developer.arm.com/documentation/SDEN1956900/0800/en/pdf/Arm_Cortex_R82_Processor_MP130_Software_Developer_Errata_Notice_v8_0.pdf",
      "systransactionid" : 903741,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1650585600000,
      "topparentid" : 5282255,
      "numberofpages" : 94,
      "sysconcepts" : "workarounds ; R82 processor ; erratum ; registers ; implications ; instructions ; cores ; power transitions ; arm ; store-release ; data cache ; power modes ; sample silicon ; PROTECTION configuration ; EL1 ; fault injections",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
      "attachmentparentid" : 5282255,
      "parentitem" : "62ab45d031ea212bb66234b1",
      "concepts" : "workarounds ; R82 processor ; erratum ; registers ; implications ; instructions ; cores ; power transitions ; arm ; store-release ; data cache ; power modes ; sample silicon ; PROTECTION configuration ; EL1 ; fault injections",
      "documenttype" : "pdf",
      "isattachment" : "5282255",
      "sysindexeddate" : 1655391732000,
      "permanentid" : "979e658b576a9a87f72899def33d9fb711ea7ae53dac1446002fde34558c",
      "syslanguage" : [ "English" ],
      "itemid" : "62ab45d031ea212bb66234b3",
      "transactionid" : 903741,
      "title" : "Arm Cortex-R82 Processor MP130 Software Developer Errata Notice ",
      "date" : 1655391732000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "SDEN1956900:0800:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
      "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655391732597195455,
      "sysisattachment" : "5282255",
      "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
      "sysattachmentparentid" : 5282255,
      "size" : 618389,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62ab45d031ea212bb66234b3",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655391731380,
      "syssize" : 618389,
      "sysdate" : 1655391732000,
      "topparent" : "5282255",
      "label_version" : "8.0",
      "systopparentid" : 5282255,
      "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
      "wordcount" : 1683,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655391732000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62ab45d031ea212bb66234b3",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655391732597195455,
      "uri" : "https://developer.arm.com/documentation/SDEN1956900/0800/en/pdf/Arm_Cortex_R82_Processor_MP130_Software_Developer_Errata_Notice_v8_0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-R82 Processor MP130 Software Developer Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/SDEN1956900/0800/en/pdf/Arm_Cortex_R82_Processor_MP130_Software_Developer_Errata_Notice_v8_0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/SDEN1956900/0800/en/pdf/Arm_Cortex_R82_Processor_MP130_Software_Developer_Errata_Notice_v8_0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62ab45d031ea212bb66234b3",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN1956900/0800/en/pdf/Arm_Cortex_R82_Processor_MP130_Software_Developer_Errata_Notice_v8_0.pdf",
    "Excerpt" : "To provide feedback on the document, fill the following survey: https://developer.arm. ... Inclusive language commitment ... Date of issue: 22-Apr-2022 ... Contents ... Introduction ... Scope",
    "FirstSentences" : "Arm Cortex-R82 Processor MP130 Software Developer Errata Notice Date of issue: 22-Apr-2022 Non-Confidential Copyright © 2022 Arm® Limited (or its affiliates). All rights reserved. This document ..."
  }, {
    "title" : "Debugger shows incorrect source file and function",
    "uri" : "https://developer.arm.com/documentation/ka005027/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005027/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005027/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005027/1-0/en",
    "excerpt" : "Article ID: KA005027 Applies To: Arm Compiler 6, Arm Compiler for Embedded FuSa, Arm Development ... For example, for M-profile devices, 0x0 may be address of the Vector Table, and other ...",
    "firstSentences" : "Article ID: KA005027 Applies To: Arm Compiler 6, Arm Compiler for Embedded FuSa, Arm Development Studio Confidentiality: Customer Non-confidential Summary When debugging, Arm DS can display the ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Debugger shows incorrect source file and function ",
      "document_number" : "ka005027",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5297124",
      "sysurihash" : "RZT9JEYYIVTfm5cV",
      "urihash" : "RZT9JEYYIVTfm5cV",
      "sysuri" : "https://developer.arm.com/documentation/ka005027/1-0/en",
      "systransactionid" : 914490,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1657203197000,
      "topparentid" : 5297124,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1657203332000,
      "sysconcepts" : "function unusedFunction ; debugger ; stack ; Arm Compiler ; dangling-debug-address ; armlink ; debugging experience ; unexpectedly display ; elimination feature ; Program Counter ; ffunction-section",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
      "concepts" : "function unusedFunction ; debugger ; stack ; Arm Compiler ; dangling-debug-address ; armlink ; debugging experience ; unexpectedly display ; elimination feature ; Program Counter ; ffunction-section",
      "documenttype" : "html",
      "sysindexeddate" : 1657203369000,
      "permanentid" : "6d6ec0c0ca245003513006be274ded96f22399f37c55701147996fd03212",
      "syslanguage" : [ "English" ],
      "itemid" : "62c6ea8431ea212bb6625f26",
      "transactionid" : 914490,
      "title" : "Debugger shows incorrect source file and function ",
      "products" : [ "ACOMP-BN-616EL", "ACOMP-BN-616EM", "ACOMP-BN-616EN", "ACOMP-BN-616EV", "ACOMP-BN-660EL ", "ACOMP-BN-660EM", "ACOMP-BN-660EN", "Arm Compiler 6", "Arm Compiler for Embedded FuSa", "Arm Development Studio", "DS000", "DS100", "DS500-BN-00024", "DS500-BN-00025", "DS500-BN-00026", "DS500-BN-00027" ],
      "date" : 1657203368000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005027:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657203368907375320,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2283,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005027/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657203351317,
      "syssize" : 2283,
      "sysdate" : 1657203368000,
      "haslayout" : "1",
      "topparent" : "5297124",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5297124,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 144,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers", "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657203369000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005027/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005027/1-0/?lang=en",
      "modified" : 1657203332000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657203368907375320,
      "uri" : "https://developer.arm.com/documentation/ka005027/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Debugger shows incorrect source file and function",
    "Uri" : "https://developer.arm.com/documentation/ka005027/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005027/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005027/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005027/1-0/en",
    "Excerpt" : "Article ID: KA005027 Applies To: Arm Compiler 6, Arm Compiler for Embedded FuSa, Arm Development ... For example, for M-profile devices, 0x0 may be address of the Vector Table, and other ...",
    "FirstSentences" : "Article ID: KA005027 Applies To: Arm Compiler 6, Arm Compiler for Embedded FuSa, Arm Development Studio Confidentiality: Customer Non-confidential Summary When debugging, Arm DS can display the ..."
  }, {
    "title" : "Obtaining IP address of DSTREAM connected via USB",
    "uri" : "https://developer.arm.com/documentation/ka004838/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004838/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004838/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004838/1-0/en",
    "excerpt" : "Article ID: KA004838 Applies To: DSTREAM family Confidentiality: Customer Non-confidential Summary There ... This article explains how you can obtain a DSTREAM-ST\\/PT\\/HT\\/XT IP address when ...",
    "firstSentences" : "Article ID: KA004838 Applies To: DSTREAM family Confidentiality: Customer Non-confidential Summary There are occasions when you might need to know the IP address of a DSTREAM-ST\\/PT\\/HT\\/XT unit; ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Obtaining IP address of DSTREAM connected via USB ",
      "document_number" : "ka004838",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5282252",
      "sysurihash" : "IhgXuwQñxhZðsdcE",
      "urihash" : "IhgXuwQñxhZðsdcE",
      "sysuri" : "https://developer.arm.com/documentation/ka004838/1-0/en",
      "systransactionid" : 903732,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1655388156000,
      "topparentid" : 5282252,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1655388232000,
      "sysconcepts" : "IP address ; USB ; DSTREAM-ST ; networking interface ; Ethernet adapter ; command ; window ; ipconfig ; Subnet Mask ; Link-local IPv6 ; Connection-specific ; instructions ; communications",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26df", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5fbba11bcd74e712c4497246|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec719ee24a5e02d07b26e7", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26eb", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26ed", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26e9" ],
      "concepts" : "IP address ; USB ; DSTREAM-ST ; networking interface ; Ethernet adapter ; command ; window ; ipconfig ; Subnet Mask ; Link-local IPv6 ; Connection-specific ; instructions ; communications",
      "documenttype" : "html",
      "sysindexeddate" : 1655388258000,
      "permanentid" : "d16ee4b04039c6e73e4300844dd73aef2e0a55ab1de7b2dbe0a952e3ddf9",
      "syslanguage" : [ "English" ],
      "itemid" : "62ab384831ea212bb66234ab",
      "transactionid" : 903732,
      "title" : "Obtaining IP address of DSTREAM connected via USB ",
      "products" : [ "BOX-DS-01", "BUNDS-KT-00000", "BUNDS-KT-00002", "BUNDS-KT-30010", "BUNDS-KT-30011", "BUNDS-KT-3LE00", "BUNDS-KT-3PE00", "BUNDS-KT-3PE20", "BUNDS-KT-3R5D0", "BUNDS-KT-40010", "BUNDS-KT-40011", "BUNDS-KT-4LE00", "BUNDS-KT-4PE00", "BUNDS-KT-4PE20", "BUNDS-KT-DSHSS", "DSHSSTP-KT-0352A", "DSTREAM", "DSTREAM-HT", "DSTREAM-PT", "DSTREAM-ST", "DSTRM-KT-0181A", "DSTRM-KT-0181ABP", "DSTRM-KT-HSSTA", "DSTRMPT-KT-0197A", "DSTRMST-KT-0197A", "DSTRMST-KT-0197ABP", "FIT-DS-01", "HBI-0350B", "HCI-0086A", "HCI-0086A-S", "HCI-0087A", "HCI-0087A-S", "HCI-0088A", "HCI-0088A-S", "HCI-0089A", "HCI-0089A-S", "HCI-0090A", "HCI-0090A-S", "HCI-0091A", "HCI-0091A-S", "HCI-0096A", "HCI-0110A-S", "HCI-0111A-S", "HCI-0113A-S", "HDR-148805-01-MICD", "KLMKT-FL-00009", "KLMKT-FL-00011", "KLMKT-FL-00012", "KLMKT-QS-00016", "MSI-0104A", "MSI-0104D", "MSI-0104G", "MSI-0104H", "MSI-0105A", "MSI-0105C", "MSI-0105D", "MSI-0105E", "MSI-0197A", "MSI-0198A", "MSI-0198B", "MSI-0199A", "MSI-0352B", "MSI-0355A", "MSI-0355D", "MSI-0357A", "MSI-0358A", "OM-DS-01", "PSU-0007A", "SL-DS-01" ],
      "date" : 1655388258000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004838:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655388258728188303,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2669,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004838/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655388244399,
      "syssize" : 2669,
      "sysdate" : 1655388258000,
      "haslayout" : "1",
      "topparent" : "5282252",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5282252,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 211,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Debug Tools|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-ST", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-PT" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-PT", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-ST", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655388258000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004838/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004838/1-0/?lang=en",
      "modified" : 1655388232000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655388258728188303,
      "uri" : "https://developer.arm.com/documentation/ka004838/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Obtaining IP address of DSTREAM connected via USB",
    "Uri" : "https://developer.arm.com/documentation/ka004838/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004838/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004838/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004838/1-0/en",
    "Excerpt" : "Article ID: KA004838 Applies To: DSTREAM family Confidentiality: Customer Non-confidential Summary There ... This article explains how you can obtain a DSTREAM-ST\\/PT\\/HT\\/XT IP address when ...",
    "FirstSentences" : "Article ID: KA004838 Applies To: DSTREAM family Confidentiality: Customer Non-confidential Summary There are occasions when you might need to know the IP address of a DSTREAM-ST\\/PT\\/HT\\/XT unit; ..."
  }, {
    "title" : "Arm Fortran Compiler Developer and Reference Guide",
    "uri" : "https://developer.arm.com/documentation/101380/2201/en/pdf/arm-fortran-compiler-reference_101380_22.0.1_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101380/2201/en/pdf/arm-fortran-compiler-reference_101380_22.0.1_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62470b33f7d10f7540e0c58f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en/pdf/arm-fortran-compiler-reference_101380_22.0.1_00_en.pdf",
    "excerpt" : "Date ... 20 June 2018 ... 17 July 2018 ... 2 November ... 2018 ... 8 March 2019 ... 7 June 2019 ... 30 August 2019 ... 29 November ... 2019 ... 23 April 2020 ... 25 June 2020 ... 4 September",
    "firstSentences" : "Arm® Fortran Compiler Version 22.0.1 Developer and Reference Guide Non-Conﬁdential Copyright © 2018–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 101380_22.0.1_00_en Arm® ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Fortran Compiler Developer and Reference Guide",
      "uri" : "https://developer.arm.com/documentation/101380/2201/en",
      "printableUri" : "https://developer.arm.com/documentation/101380/2201/en",
      "clickUri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en",
      "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Arm\\u00AE Fortran Compiler Developer and Reference Guide Version 22.0.1 Release information Issue Date Confidentiality Change 1830-00 20 June 2018 Non-Confidential Document release for Arm Fortran ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Fortran Compiler Developer and Reference Guide ",
        "document_number" : "101380",
        "document_version" : "2201",
        "content_type" : "Reference Guide",
        "systopparent" : "5206791",
        "sysurihash" : "X6J2olRmhNtnwezn",
        "urihash" : "X6J2olRmhNtnwezn",
        "sysuri" : "https://developer.arm.com/documentation/101380/2201/en",
        "systransactionid" : 893944,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648771200000,
        "topparentid" : 5206791,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1648823088000,
        "sysconcepts" : "documentation ; Non-Confidential ; export laws ; third party ; languages ; industry ; feedback ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; u201Cpartner",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2704", "5fbba124cd74e712c4497249|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2702", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2702", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
        "concepts" : "documentation ; Non-Confidential ; export laws ; third party ; languages ; industry ; feedback ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1653490229000,
        "permanentid" : "9d4ad7ee82ca7418dc2c6e16f87cdd53da032dcc55c74c242d9b40f9c10e",
        "syslanguage" : [ "English" ],
        "itemid" : "62470b30f7d10f7540e0c4f8",
        "transactionid" : 893944,
        "title" : "Arm Fortran Compiler Developer and Reference Guide ",
        "products" : [ "Arm Fortran Compiler", "Arm Compiler for Linux", "Arm Allinea Studio" ],
        "date" : 1653490229000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "High Performance Computing (HPC)", "Hyperscale", "Linux", "AArch64" ],
        "document_id" : "101380:2201:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653490229241025908,
        "navigationhierarchiescontenttype" : "Reference Guide",
        "size" : 5689,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653490147086,
        "syssize" : 5689,
        "sysdate" : 1653490229000,
        "haslayout" : "1",
        "topparent" : "5206791",
        "label_version" : "22.0.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5206791,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "Provides information to help you use the Arm Fortran Compiler component of Arm Compiler for Linux. Arm Fortran Compiler is an auto-vectorizing, Linux user-space Fortran compiler, tailored for Server and High Performance Computing (HPC) workloads. Arm Fortran Compiler supports popular Fortran and OpenMP standards and is tuned for Arm v8-A based processors.",
        "wordcount" : 333,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler", "Compilers|High Performance Computing Compilers|Arm Fortran Compiler", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Fortran Compiler", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653490229000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101380/2201/?lang=en",
        "modified" : 1648823088000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1653490229241025908,
        "uri" : "https://developer.arm.com/documentation/101380/2201/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Fortran Compiler Developer and Reference Guide",
      "Uri" : "https://developer.arm.com/documentation/101380/2201/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101380/2201/en",
      "ClickUri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en",
      "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Arm\\u00AE Fortran Compiler Developer and Reference Guide Version 22.0.1 Release information Issue Date Confidentiality Change 1830-00 20 June 2018 Non-Confidential Document release for Arm Fortran ..."
    },
    "childResults" : [ {
      "title" : "Using the compiler",
      "uri" : "https://developer.arm.com/documentation/101380/2201/en/Compile-and-link/Using-the-compiler",
      "printableUri" : "https://developer.arm.com/documentation/101380/2201/en/Compile-and-link/Using-the-compiler",
      "clickUri" : "https://developer.arm.com/documentation/101380/2201/Compile-and-link/Using-the-compiler?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en/Compile-and-link/Using-the-compiler",
      "excerpt" : "If you want to link to another custom library, you can specify the library to ... For more information, see -l. Common compiler options This section describes some ... The default is -O0.",
      "firstSentences" : "Using the compiler Describes how to generate executable binaries, compile and link object files, and enable optimization options, with Arm\\u00AE Fortran Compiler. Compile and link To generate an ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Fortran Compiler Developer and Reference Guide",
        "uri" : "https://developer.arm.com/documentation/101380/2201/en",
        "printableUri" : "https://developer.arm.com/documentation/101380/2201/en",
        "clickUri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE Fortran Compiler Developer and Reference Guide Version 22.0.1 Release information Issue Date Confidentiality Change 1830-00 20 June 2018 Non-Confidential Document release for Arm Fortran ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Fortran Compiler Developer and Reference Guide ",
          "document_number" : "101380",
          "document_version" : "2201",
          "content_type" : "Reference Guide",
          "systopparent" : "5206791",
          "sysurihash" : "X6J2olRmhNtnwezn",
          "urihash" : "X6J2olRmhNtnwezn",
          "sysuri" : "https://developer.arm.com/documentation/101380/2201/en",
          "systransactionid" : 893944,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1648771200000,
          "topparentid" : 5206791,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1648823088000,
          "sysconcepts" : "documentation ; Non-Confidential ; export laws ; third party ; languages ; industry ; feedback ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2704", "5fbba124cd74e712c4497249|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2702", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2702", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
          "concepts" : "documentation ; Non-Confidential ; export laws ; third party ; languages ; industry ; feedback ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1653490229000,
          "permanentid" : "9d4ad7ee82ca7418dc2c6e16f87cdd53da032dcc55c74c242d9b40f9c10e",
          "syslanguage" : [ "English" ],
          "itemid" : "62470b30f7d10f7540e0c4f8",
          "transactionid" : 893944,
          "title" : "Arm Fortran Compiler Developer and Reference Guide ",
          "products" : [ "Arm Fortran Compiler", "Arm Compiler for Linux", "Arm Allinea Studio" ],
          "date" : 1653490229000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "High Performance Computing (HPC)", "Hyperscale", "Linux", "AArch64" ],
          "document_id" : "101380:2201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653490229241025908,
          "navigationhierarchiescontenttype" : "Reference Guide",
          "size" : 5689,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653490147086,
          "syssize" : 5689,
          "sysdate" : 1653490229000,
          "haslayout" : "1",
          "topparent" : "5206791",
          "label_version" : "22.0.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5206791,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "Provides information to help you use the Arm Fortran Compiler component of Arm Compiler for Linux. Arm Fortran Compiler is an auto-vectorizing, Linux user-space Fortran compiler, tailored for Server and High Performance Computing (HPC) workloads. Arm Fortran Compiler supports popular Fortran and OpenMP standards and is tuned for Arm v8-A based processors.",
          "wordcount" : 333,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler", "Compilers|High Performance Computing Compilers|Arm Fortran Compiler", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Fortran Compiler", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653490229000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101380/2201/?lang=en",
          "modified" : 1648823088000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1653490229241025908,
          "uri" : "https://developer.arm.com/documentation/101380/2201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Fortran Compiler Developer and Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/101380/2201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101380/2201/en",
        "ClickUri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE Fortran Compiler Developer and Reference Guide Version 22.0.1 Release information Issue Date Confidentiality Change 1830-00 20 June 2018 Non-Confidential Document release for Arm Fortran ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Using the compiler ",
        "document_number" : "101380",
        "document_version" : "2201",
        "content_type" : "Reference Guide",
        "systopparent" : "5206791",
        "sysurihash" : "SdbMyBV2ðXECJ4fð",
        "urihash" : "SdbMyBV2ðXECJ4fð",
        "sysuri" : "https://developer.arm.com/documentation/101380/2201/en/Compile-and-link/Using-the-compiler",
        "systransactionid" : 862521,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648771200000,
        "topparentid" : 5206791,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1648823088000,
        "sysconcepts" : "source files ; Arm Fortran ; executable binaries ; optimizations ; armflang ; f90 ; command ; filename ; bash terminal ; integer interface ; mathematical functions",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2704", "5fbba124cd74e712c4497249|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2702", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2702", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
        "attachmentparentid" : 5206791,
        "parentitem" : "62470b30f7d10f7540e0c4f8",
        "concepts" : "source files ; Arm Fortran ; executable binaries ; optimizations ; armflang ; f90 ; command ; filename ; bash terminal ; integer interface ; mathematical functions",
        "documenttype" : "html",
        "isattachment" : "5206791",
        "sysindexeddate" : 1648823143000,
        "permanentid" : "cb01cdf67a78a3eca638cc667af0d63296e0b3cc198efaa1118d0501d82d",
        "syslanguage" : [ "English" ],
        "itemid" : "62470b31f7d10f7540e0c503",
        "transactionid" : 862521,
        "title" : "Using the compiler ",
        "products" : [ "Arm Fortran Compiler", "Arm Compiler for Linux", "Arm Allinea Studio" ],
        "date" : 1648823142000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "High Performance Computing (HPC)", "Hyperscale", "Linux", "AArch64" ],
        "document_id" : "101380:2201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648823142862700952,
        "sysisattachment" : "5206791",
        "navigationhierarchiescontenttype" : "Reference Guide",
        "sysattachmentparentid" : 5206791,
        "size" : 9282,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101380/2201/Compile-and-link/Using-the-compiler?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648823121552,
        "syssize" : 9282,
        "sysdate" : 1648823142000,
        "haslayout" : "1",
        "topparent" : "5206791",
        "label_version" : "22.0.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5206791,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "Provides information to help you use the Arm Fortran Compiler component of Arm Compiler for Linux. Arm Fortran Compiler is an auto-vectorizing, Linux user-space Fortran compiler, tailored for Server and High Performance Computing (HPC) workloads. Arm Fortran Compiler supports popular Fortran and OpenMP standards and is tuned for Arm v8-A based processors.",
        "wordcount" : 362,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler", "Compilers|High Performance Computing Compilers|Arm Fortran Compiler", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Fortran Compiler", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648823143000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101380/2201/Compile-and-link/Using-the-compiler?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101380/2201/Compile-and-link/Using-the-compiler?lang=en",
        "modified" : 1648823088000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648823142862700952,
        "uri" : "https://developer.arm.com/documentation/101380/2201/en/Compile-and-link/Using-the-compiler",
        "syscollection" : "default"
      },
      "Title" : "Using the compiler",
      "Uri" : "https://developer.arm.com/documentation/101380/2201/en/Compile-and-link/Using-the-compiler",
      "PrintableUri" : "https://developer.arm.com/documentation/101380/2201/en/Compile-and-link/Using-the-compiler",
      "ClickUri" : "https://developer.arm.com/documentation/101380/2201/Compile-and-link/Using-the-compiler?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en/Compile-and-link/Using-the-compiler",
      "Excerpt" : "If you want to link to another custom library, you can specify the library to ... For more information, see -l. Common compiler options This section describes some ... The default is -O0.",
      "FirstSentences" : "Using the compiler Describes how to generate executable binaries, compile and link object files, and enable optimization options, with Arm\\u00AE Fortran Compiler. Compile and link To generate an ..."
    }, {
      "title" : "Compiler options",
      "uri" : "https://developer.arm.com/documentation/101380/2201/en/Compiler-options",
      "printableUri" : "https://developer.arm.com/documentation/101380/2201/en/Compiler-options",
      "clickUri" : "https://developer.arm.com/documentation/101380/2201/Compiler-options?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en/Compiler-options",
      "excerpt" : "Compiler options This chapter describes the options supported by armflang. armflang provides many command-line options, including most Flang command-line options in addition to a number of ...",
      "firstSentences" : "Compiler options This chapter describes the options supported by armflang. armflang provides many command-line options, including most Flang command-line options in addition to a number of Arm- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Fortran Compiler Developer and Reference Guide",
        "uri" : "https://developer.arm.com/documentation/101380/2201/en",
        "printableUri" : "https://developer.arm.com/documentation/101380/2201/en",
        "clickUri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE Fortran Compiler Developer and Reference Guide Version 22.0.1 Release information Issue Date Confidentiality Change 1830-00 20 June 2018 Non-Confidential Document release for Arm Fortran ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Fortran Compiler Developer and Reference Guide ",
          "document_number" : "101380",
          "document_version" : "2201",
          "content_type" : "Reference Guide",
          "systopparent" : "5206791",
          "sysurihash" : "X6J2olRmhNtnwezn",
          "urihash" : "X6J2olRmhNtnwezn",
          "sysuri" : "https://developer.arm.com/documentation/101380/2201/en",
          "systransactionid" : 893944,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1648771200000,
          "topparentid" : 5206791,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1648823088000,
          "sysconcepts" : "documentation ; Non-Confidential ; export laws ; third party ; languages ; industry ; feedback ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2704", "5fbba124cd74e712c4497249|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2702", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2702", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
          "concepts" : "documentation ; Non-Confidential ; export laws ; third party ; languages ; industry ; feedback ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1653490229000,
          "permanentid" : "9d4ad7ee82ca7418dc2c6e16f87cdd53da032dcc55c74c242d9b40f9c10e",
          "syslanguage" : [ "English" ],
          "itemid" : "62470b30f7d10f7540e0c4f8",
          "transactionid" : 893944,
          "title" : "Arm Fortran Compiler Developer and Reference Guide ",
          "products" : [ "Arm Fortran Compiler", "Arm Compiler for Linux", "Arm Allinea Studio" ],
          "date" : 1653490229000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "High Performance Computing (HPC)", "Hyperscale", "Linux", "AArch64" ],
          "document_id" : "101380:2201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653490229241025908,
          "navigationhierarchiescontenttype" : "Reference Guide",
          "size" : 5689,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653490147086,
          "syssize" : 5689,
          "sysdate" : 1653490229000,
          "haslayout" : "1",
          "topparent" : "5206791",
          "label_version" : "22.0.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5206791,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "Provides information to help you use the Arm Fortran Compiler component of Arm Compiler for Linux. Arm Fortran Compiler is an auto-vectorizing, Linux user-space Fortran compiler, tailored for Server and High Performance Computing (HPC) workloads. Arm Fortran Compiler supports popular Fortran and OpenMP standards and is tuned for Arm v8-A based processors.",
          "wordcount" : 333,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler", "Compilers|High Performance Computing Compilers|Arm Fortran Compiler", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Fortran Compiler", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653490229000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101380/2201/?lang=en",
          "modified" : 1648823088000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1653490229241025908,
          "uri" : "https://developer.arm.com/documentation/101380/2201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Fortran Compiler Developer and Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/101380/2201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101380/2201/en",
        "ClickUri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE Fortran Compiler Developer and Reference Guide Version 22.0.1 Release information Issue Date Confidentiality Change 1830-00 20 June 2018 Non-Confidential Document release for Arm Fortran ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Compiler options ",
        "document_number" : "101380",
        "document_version" : "2201",
        "content_type" : "Reference Guide",
        "systopparent" : "5206791",
        "sysurihash" : "WF048tE9F98FHñld",
        "urihash" : "WF048tE9F98FHñld",
        "sysuri" : "https://developer.arm.com/documentation/101380/2201/en/Compiler-options",
        "systransactionid" : 862521,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648771200000,
        "topparentid" : 5206791,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1648823088000,
        "sysconcepts" : "command-line options ; armflang ; Flang community GitHub ; run ; Fortran Compiler ; ffp-contract ; tab ; command ; Arm Allinea Studio ; installation instructions ; language front-end",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2704", "5fbba124cd74e712c4497249|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2702", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2702", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
        "attachmentparentid" : 5206791,
        "parentitem" : "62470b30f7d10f7540e0c4f8",
        "concepts" : "command-line options ; armflang ; Flang community GitHub ; run ; Fortran Compiler ; ffp-contract ; tab ; command ; Arm Allinea Studio ; installation instructions ; language front-end",
        "documenttype" : "html",
        "isattachment" : "5206791",
        "sysindexeddate" : 1648823143000,
        "permanentid" : "c4d13a1818a97e83f9bfbd2eed6410d953090ee134f1665b10c9adade6e8",
        "syslanguage" : [ "English" ],
        "itemid" : "62470b31f7d10f7540e0c51c",
        "transactionid" : 862521,
        "title" : "Compiler options ",
        "products" : [ "Arm Fortran Compiler", "Arm Compiler for Linux", "Arm Allinea Studio" ],
        "date" : 1648823142000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "High Performance Computing (HPC)", "Hyperscale", "Linux", "AArch64" ],
        "document_id" : "101380:2201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648823142793317857,
        "sysisattachment" : "5206791",
        "navigationhierarchiescontenttype" : "Reference Guide",
        "sysattachmentparentid" : 5206791,
        "size" : 1284,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101380/2201/Compiler-options?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648823121552,
        "syssize" : 1284,
        "sysdate" : 1648823142000,
        "haslayout" : "1",
        "topparent" : "5206791",
        "label_version" : "22.0.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5206791,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "Provides information to help you use the Arm Fortran Compiler component of Arm Compiler for Linux. Arm Fortran Compiler is an auto-vectorizing, Linux user-space Fortran compiler, tailored for Server and High Performance Computing (HPC) workloads. Arm Fortran Compiler supports popular Fortran and OpenMP standards and is tuned for Arm v8-A based processors.",
        "wordcount" : 101,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler", "Compilers|High Performance Computing Compilers|Arm Fortran Compiler", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Fortran Compiler", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648823143000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101380/2201/Compiler-options?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101380/2201/Compiler-options?lang=en",
        "modified" : 1648823088000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648823142793317857,
        "uri" : "https://developer.arm.com/documentation/101380/2201/en/Compiler-options",
        "syscollection" : "default"
      },
      "Title" : "Compiler options",
      "Uri" : "https://developer.arm.com/documentation/101380/2201/en/Compiler-options",
      "PrintableUri" : "https://developer.arm.com/documentation/101380/2201/en/Compiler-options",
      "ClickUri" : "https://developer.arm.com/documentation/101380/2201/Compiler-options?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en/Compiler-options",
      "Excerpt" : "Compiler options This chapter describes the options supported by armflang. armflang provides many command-line options, including most Flang command-line options in addition to a number of ...",
      "FirstSentences" : "Compiler options This chapter describes the options supported by armflang. armflang provides many command-line options, including most Flang command-line options in addition to a number of Arm- ..."
    }, {
      "title" : "-###",
      "uri" : "https://developer.arm.com/documentation/101380/2201/en/Compiler-options/----",
      "printableUri" : "https://developer.arm.com/documentation/101380/2201/en/Compiler-options/----",
      "clickUri" : "https://developer.arm.com/documentation/101380/2201/Compiler-options/----?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en/Compiler-options/----",
      "excerpt" : "-### Print (but do not run) the commands to run for this compilation. Syntax armflang -### -###",
      "firstSentences" : "-### Print (but do not run) the commands to run for this compilation. Syntax armflang -### -###",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Fortran Compiler Developer and Reference Guide",
        "uri" : "https://developer.arm.com/documentation/101380/2201/en",
        "printableUri" : "https://developer.arm.com/documentation/101380/2201/en",
        "clickUri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE Fortran Compiler Developer and Reference Guide Version 22.0.1 Release information Issue Date Confidentiality Change 1830-00 20 June 2018 Non-Confidential Document release for Arm Fortran ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Fortran Compiler Developer and Reference Guide ",
          "document_number" : "101380",
          "document_version" : "2201",
          "content_type" : "Reference Guide",
          "systopparent" : "5206791",
          "sysurihash" : "X6J2olRmhNtnwezn",
          "urihash" : "X6J2olRmhNtnwezn",
          "sysuri" : "https://developer.arm.com/documentation/101380/2201/en",
          "systransactionid" : 893944,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1648771200000,
          "topparentid" : 5206791,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1648823088000,
          "sysconcepts" : "documentation ; Non-Confidential ; export laws ; third party ; languages ; industry ; feedback ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2704", "5fbba124cd74e712c4497249|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2702", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2702", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
          "concepts" : "documentation ; Non-Confidential ; export laws ; third party ; languages ; industry ; feedback ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1653490229000,
          "permanentid" : "9d4ad7ee82ca7418dc2c6e16f87cdd53da032dcc55c74c242d9b40f9c10e",
          "syslanguage" : [ "English" ],
          "itemid" : "62470b30f7d10f7540e0c4f8",
          "transactionid" : 893944,
          "title" : "Arm Fortran Compiler Developer and Reference Guide ",
          "products" : [ "Arm Fortran Compiler", "Arm Compiler for Linux", "Arm Allinea Studio" ],
          "date" : 1653490229000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "High Performance Computing (HPC)", "Hyperscale", "Linux", "AArch64" ],
          "document_id" : "101380:2201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653490229241025908,
          "navigationhierarchiescontenttype" : "Reference Guide",
          "size" : 5689,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653490147086,
          "syssize" : 5689,
          "sysdate" : 1653490229000,
          "haslayout" : "1",
          "topparent" : "5206791",
          "label_version" : "22.0.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5206791,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "Provides information to help you use the Arm Fortran Compiler component of Arm Compiler for Linux. Arm Fortran Compiler is an auto-vectorizing, Linux user-space Fortran compiler, tailored for Server and High Performance Computing (HPC) workloads. Arm Fortran Compiler supports popular Fortran and OpenMP standards and is tuned for Arm v8-A based processors.",
          "wordcount" : 333,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler", "Compilers|High Performance Computing Compilers|Arm Fortran Compiler", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Fortran Compiler", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653490229000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101380/2201/?lang=en",
          "modified" : 1648823088000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1653490229241025908,
          "uri" : "https://developer.arm.com/documentation/101380/2201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Fortran Compiler Developer and Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/101380/2201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101380/2201/en",
        "ClickUri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE Fortran Compiler Developer and Reference Guide Version 22.0.1 Release information Issue Date Confidentiality Change 1830-00 20 June 2018 Non-Confidential Document release for Arm Fortran ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "-### ",
        "document_number" : "101380",
        "document_version" : "2201",
        "content_type" : "Reference Guide",
        "systopparent" : "5206791",
        "sysurihash" : "8YjTkoDkPQtqqHhI",
        "urihash" : "8YjTkoDkPQtqqHhI",
        "sysuri" : "https://developer.arm.com/documentation/101380/2201/en/Compiler-options/----",
        "systransactionid" : 862520,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1648771200000,
        "topparentid" : 5206791,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1648823088000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2704", "5fbba124cd74e712c4497249|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2702", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2702", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
        "attachmentparentid" : 5206791,
        "parentitem" : "62470b30f7d10f7540e0c4f8",
        "documenttype" : "html",
        "isattachment" : "5206791",
        "sysindexeddate" : 1648823142000,
        "permanentid" : "5685d515bf558b91bd27c6bcb40b2b4930c94f79927add8c76f8dddec5bf",
        "syslanguage" : [ "English" ],
        "itemid" : "62470b31f7d10f7540e0c51e",
        "transactionid" : 862520,
        "title" : "-### ",
        "products" : [ "Arm Fortran Compiler", "Arm Compiler for Linux", "Arm Allinea Studio" ],
        "date" : 1648823142000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "High Performance Computing (HPC)", "Hyperscale", "Linux", "AArch64" ],
        "document_id" : "101380:2201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648823142724827197,
        "sysisattachment" : "5206791",
        "navigationhierarchiescontenttype" : "Reference Guide",
        "sysattachmentparentid" : 5206791,
        "size" : 96,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101380/2201/Compiler-options/----?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648823121552,
        "syssize" : 96,
        "sysdate" : 1648823142000,
        "haslayout" : "1",
        "topparent" : "5206791",
        "label_version" : "22.0.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5206791,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "Provides information to help you use the Arm Fortran Compiler component of Arm Compiler for Linux. Arm Fortran Compiler is an auto-vectorizing, Linux user-space Fortran compiler, tailored for Server and High Performance Computing (HPC) workloads. Arm Fortran Compiler supports popular Fortran and OpenMP standards and is tuned for Arm v8-A based processors.",
        "wordcount" : 13,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler", "Compilers|High Performance Computing Compilers|Arm Fortran Compiler", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Fortran Compiler", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648823142000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101380/2201/Compiler-options/----?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101380/2201/Compiler-options/----?lang=en",
        "modified" : 1648823088000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648823142724827197,
        "uri" : "https://developer.arm.com/documentation/101380/2201/en/Compiler-options/----",
        "syscollection" : "default"
      },
      "Title" : "-###",
      "Uri" : "https://developer.arm.com/documentation/101380/2201/en/Compiler-options/----",
      "PrintableUri" : "https://developer.arm.com/documentation/101380/2201/en/Compiler-options/----",
      "ClickUri" : "https://developer.arm.com/documentation/101380/2201/Compiler-options/----?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en/Compiler-options/----",
      "Excerpt" : "-### Print (but do not run) the commands to run for this compilation. Syntax armflang -### -###",
      "FirstSentences" : "-### Print (but do not run) the commands to run for this compilation. Syntax armflang -### -###"
    } ],
    "totalNumberOfChildResults" : 55,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Fortran Compiler Developer and Reference Guide ",
      "document_number" : "101380",
      "document_version" : "2201",
      "content_type" : "Reference Guide",
      "systopparent" : "5206791",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "tPlvrYDAl2jUebw6",
      "urihash" : "tPlvrYDAl2jUebw6",
      "sysuri" : "https://developer.arm.com/documentation/101380/2201/en/pdf/arm-fortran-compiler-reference_101380_22.0.1_00_en.pdf",
      "systransactionid" : 862521,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1648771200000,
      "topparentid" : 5206791,
      "numberofpages" : 137,
      "sysconcepts" : "vectorization ; arrays ; commands ; Arm Compiler ; optimization levels ; optimization remarks ; compilations ; data types ; languages ; documentation ; installation ; mathematical functions ; implementations ; optimizations ; Arm Fortran Compiler ; subroutine",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2704", "5fbba124cd74e712c4497249|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2702", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2702", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
      "attachmentparentid" : 5206791,
      "parentitem" : "62470b30f7d10f7540e0c4f8",
      "concepts" : "vectorization ; arrays ; commands ; Arm Compiler ; optimization levels ; optimization remarks ; compilations ; data types ; languages ; documentation ; installation ; mathematical functions ; implementations ; optimizations ; Arm Fortran Compiler ; subroutine",
      "documenttype" : "pdf",
      "isattachment" : "5206791",
      "sysindexeddate" : 1648823143000,
      "permanentid" : "bef46b21ef274b8e4fabcf2fee38d76c0b4f5c561de9b6c90d5c611ce597",
      "syslanguage" : [ "English" ],
      "itemid" : "62470b33f7d10f7540e0c58f",
      "transactionid" : 862521,
      "title" : "Arm Fortran Compiler Developer and Reference Guide ",
      "subject" : "Provides information to help you use the Arm Fortran Compiler component of\n            Arm Compiler for Linux. Arm Fortran Compiler is an auto-vectorizing, Linux user-space\n            Fortran compiler, tailored for Server and High Performance Computing (HPC)\n            workloads. Arm Fortran Compiler supports popular Fortran and OpenMP standards and\n            is tuned for Armv8-A based processors.",
      "date" : 1648823143000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101380:2201:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
      "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648823143624926982,
      "sysisattachment" : "5206791",
      "navigationhierarchiescontenttype" : "Reference Guide",
      "sysattachmentparentid" : 5206791,
      "size" : 1241215,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62470b33f7d10f7540e0c58f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648823125456,
      "syssubject" : "Provides information to help you use the Arm Fortran Compiler component of\n            Arm Compiler for Linux. Arm Fortran Compiler is an auto-vectorizing, Linux user-space\n            Fortran compiler, tailored for Server and High Performance Computing (HPC)\n            workloads. Arm Fortran Compiler supports popular Fortran and OpenMP standards and\n            is tuned for Armv8-A based processors.",
      "syssize" : 1241215,
      "sysdate" : 1648823143000,
      "topparent" : "5206791",
      "author" : "Arm Ltd.",
      "label_version" : "22.0.1",
      "systopparentid" : 5206791,
      "content_description" : "Provides information to help you use the Arm Fortran Compiler component of Arm Compiler for Linux. Arm Fortran Compiler is an auto-vectorizing, Linux user-space Fortran compiler, tailored for Server and High Performance Computing (HPC) workloads. Arm Fortran Compiler supports popular Fortran and OpenMP standards and is tuned for Arm v8-A based processors.",
      "wordcount" : 2625,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler", "Compilers|High Performance Computing Compilers|Arm Fortran Compiler", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Fortran Compiler", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648823143000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62470b33f7d10f7540e0c58f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648823143624926982,
      "uri" : "https://developer.arm.com/documentation/101380/2201/en/pdf/arm-fortran-compiler-reference_101380_22.0.1_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Fortran Compiler Developer and Reference Guide",
    "Uri" : "https://developer.arm.com/documentation/101380/2201/en/pdf/arm-fortran-compiler-reference_101380_22.0.1_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101380/2201/en/pdf/arm-fortran-compiler-reference_101380_22.0.1_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62470b33f7d10f7540e0c58f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en/pdf/arm-fortran-compiler-reference_101380_22.0.1_00_en.pdf",
    "Excerpt" : "Date ... 20 June 2018 ... 17 July 2018 ... 2 November ... 2018 ... 8 March 2019 ... 7 June 2019 ... 30 August 2019 ... 29 November ... 2019 ... 23 April 2020 ... 25 June 2020 ... 4 September",
    "FirstSentences" : "Arm® Fortran Compiler Version 22.0.1 Developer and Reference Guide Non-Conﬁdential Copyright © 2018–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 101380_22.0.1_00_en Arm® ..."
  }, {
    "title" : "How to issue coherent transactions from the ACE-Lite QTW/DVM interface of the MMU-600 TCU?",
    "uri" : "https://developer.arm.com/documentation/ka004732/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004732/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004732/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004732/1-0/en",
    "excerpt" : "These are coherent transaction types. ... This is indicated by the AxDOMAIN signal. ... How to issue coherent transactions from the ACE-Lite QTW/DVM interface of the MMU-600 TCU? KBA",
    "firstSentences" : "Article ID: KA004732 Applies To: CoreLink MMU-600 Confidentiality: Customer Non-confidential Summary The ACE-Lite QTW\\/DVM interface of the MMU-600 TCU can issue coherent transactions to access ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How to issue coherent transactions from the ACE-Lite QTW/DVM interface of the MMU-600 TCU? ",
      "document_number" : "ka004732",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5262659",
      "sysurihash" : "mxgVflQWm0qðMHUT",
      "urihash" : "mxgVflQWm0qðMHUT",
      "sysuri" : "https://developer.arm.com/documentation/ka004732/1-0/en",
      "systransactionid" : 889139,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1652815604000,
      "topparentid" : 5262659,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1652815642000,
      "sysconcepts" : "transactions ; coherency ; TCU ; cohacc ; sup ; non-coherent ; MMU ; determines ; System Shareable ; Protocol Specification ; Technical Reference Manual",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
      "concepts" : "transactions ; coherency ; TCU ; cohacc ; sup ; non-coherent ; MMU ; determines ; System Shareable ; Protocol Specification ; Technical Reference Manual",
      "documenttype" : "html",
      "sysindexeddate" : 1652815652000,
      "permanentid" : "cb75a21f94d345fa50e8279a7ee4af4dde6c97afece8f80b0e16adff2e9d",
      "syslanguage" : [ "English" ],
      "itemid" : "6283f71af7d9d84d9a3aa30f",
      "transactionid" : 889139,
      "title" : "How to issue coherent transactions from the ACE-Lite QTW/DVM interface of the MMU-600 TCU? ",
      "products" : [ "CM000-KD-10200", "CM000-KD-10201", "CM000-KD-10300", "CM000-KD-10301", "CMDSM-KD-01800", "CMDSM-KD-01801", "CoreLink MMU-600", "PL473", "PL475", "PL475-PRU", "PL475-TRM", "PM204", "ZB454", "ZB455", "ZB673" ],
      "date" : 1652815652000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004732:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1652815652072888432,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1992,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004732/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1652815648703,
      "syssize" : 1992,
      "sysdate" : 1652815652000,
      "haslayout" : "1",
      "topparent" : "5262659",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5262659,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 131,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1652815652000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004732/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004732/1-0/?lang=en",
      "modified" : 1652815642000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1652815652072888432,
      "uri" : "https://developer.arm.com/documentation/ka004732/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How to issue coherent transactions from the ACE-Lite QTW/DVM interface of the MMU-600 TCU?",
    "Uri" : "https://developer.arm.com/documentation/ka004732/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004732/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004732/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004732/1-0/en",
    "Excerpt" : "These are coherent transaction types. ... This is indicated by the AxDOMAIN signal. ... How to issue coherent transactions from the ACE-Lite QTW/DVM interface of the MMU-600 TCU? KBA",
    "FirstSentences" : "Article ID: KA004732 Applies To: CoreLink MMU-600 Confidentiality: Customer Non-confidential Summary The ACE-Lite QTW\\/DVM interface of the MMU-600 TCU can issue coherent transactions to access ..."
  }, {
    "title" : "Fast Models Model Trace Interface Reference Manual",
    "uri" : "https://developer.arm.com/documentation/dui0819/a/en/pdf/DUIO819A_fast_models_mti_rm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/dui0819/a/en/pdf/DUIO819A_fast_models_mti_rm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62ea86dc7c7cfd469f63e526",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0819/a/en/pdf/DUIO819A_fast_models_mti_rm.pdf",
    "excerpt" : "6.3 ModelTraceInterface.h File Reference . . . . . . . . . . . . . . . . . . . . . . . . ... 6.12 PluginInterface.h File Reference . . . . . . . . . . . . . . . . . . . . . . . . ... 22 ... 24",
    "firstSentences" : "ARM® Copyright (c) ARM Limited 2009-2013. All rights reserved. Model Trace Interface Reference Manual 1.1 Generated by Doxygen 1.3.9.1 Contents 1 2 3 4 5 6 Introduction to the Model Trace Interface",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Fast Models Model Trace Interface Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dui0819/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0819/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0819/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0819/a/en",
      "excerpt" : "Fast Models Model Trace Interface Reference Manual This document contains API reference documentation for ... This document was generated using Doxygen and is only available in a PDF version.",
      "firstSentences" : "Fast Models Model Trace Interface Reference Manual This document contains API reference documentation for the Model Trace Interface, which is used to create Fast Models plug-ins. This document was ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Fast Models Model Trace Interface Reference Manual ",
        "document_number" : "dui0819",
        "document_version" : "a",
        "content_type" : "Reference Guide",
        "systopparent" : "3684782",
        "sysurihash" : "HAU9MñZlJIccLfzS",
        "urihash" : "HAU9MñZlJIccLfzS",
        "sysuri" : "https://developer.arm.com/documentation/dui0819/a/en",
        "systransactionid" : 932425,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1655683200000,
        "topparentid" : 3684782,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1659537116000,
        "sysconcepts" : "using Doxygen",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
        "concepts" : "using Doxygen",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1659537173000,
        "permanentid" : "c4ad8b1ff3fa50a837c1ba830582549d4c4c09a6b54bd904ca2a91f8b7c9",
        "syslanguage" : [ "English" ],
        "itemid" : "62ea86dc7c7cfd469f63e524",
        "transactionid" : 932425,
        "title" : "Fast Models Model Trace Interface Reference Manual ",
        "products" : [ "Fast Models" ],
        "date" : 1659537173000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
        "document_id" : "dui0819:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1659537173437943395,
        "navigationhierarchiescontenttype" : "Reference Guide",
        "size" : 353,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0819/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1659537166534,
        "syssize" : 353,
        "sysdate" : 1659537173000,
        "haslayout" : "1",
        "topparent" : "3684782",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3684782,
        "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
        "content_description" : "This document contains API reference documentation for the Model Trace Interface, which is used to create Fast Models plug-ins.",
        "wordcount" : 37,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1659537173000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0819/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0819/a/?lang=en",
        "modified" : 1659537116000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1659537173437943395,
        "uri" : "https://developer.arm.com/documentation/dui0819/a/en",
        "syscollection" : "default"
      },
      "Title" : "Fast Models Model Trace Interface Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dui0819/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0819/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0819/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0819/a/en",
      "Excerpt" : "Fast Models Model Trace Interface Reference Manual This document contains API reference documentation for ... This document was generated using Doxygen and is only available in a PDF version.",
      "FirstSentences" : "Fast Models Model Trace Interface Reference Manual This document contains API reference documentation for the Model Trace Interface, which is used to create Fast Models plug-ins. This document was ..."
    },
    "childResults" : [ {
      "title" : "Fast Models Model Trace Interface Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dui0819/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0819/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0819/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0819/a/en",
      "excerpt" : "Fast Models Model Trace Interface Reference Manual This document contains API reference documentation for ... This document was generated using Doxygen and is only available in a PDF version.",
      "firstSentences" : "Fast Models Model Trace Interface Reference Manual This document contains API reference documentation for the Model Trace Interface, which is used to create Fast Models plug-ins. This document was ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Fast Models Model Trace Interface Reference Manual ",
        "document_number" : "dui0819",
        "document_version" : "a",
        "content_type" : "Reference Guide",
        "systopparent" : "3684782",
        "sysurihash" : "HAU9MñZlJIccLfzS",
        "urihash" : "HAU9MñZlJIccLfzS",
        "sysuri" : "https://developer.arm.com/documentation/dui0819/a/en",
        "systransactionid" : 932425,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1655683200000,
        "topparentid" : 3684782,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1659537116000,
        "sysconcepts" : "using Doxygen",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
        "concepts" : "using Doxygen",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1659537173000,
        "permanentid" : "c4ad8b1ff3fa50a837c1ba830582549d4c4c09a6b54bd904ca2a91f8b7c9",
        "syslanguage" : [ "English" ],
        "itemid" : "62ea86dc7c7cfd469f63e524",
        "transactionid" : 932425,
        "title" : "Fast Models Model Trace Interface Reference Manual ",
        "products" : [ "Fast Models" ],
        "date" : 1659537173000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
        "document_id" : "dui0819:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1659537173437943395,
        "navigationhierarchiescontenttype" : "Reference Guide",
        "size" : 353,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0819/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1659537166534,
        "syssize" : 353,
        "sysdate" : 1659537173000,
        "haslayout" : "1",
        "topparent" : "3684782",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3684782,
        "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
        "content_description" : "This document contains API reference documentation for the Model Trace Interface, which is used to create Fast Models plug-ins.",
        "wordcount" : 37,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1659537173000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0819/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0819/a/?lang=en",
        "modified" : 1659537116000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1659537173437943395,
        "uri" : "https://developer.arm.com/documentation/dui0819/a/en",
        "syscollection" : "default"
      },
      "Title" : "Fast Models Model Trace Interface Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dui0819/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0819/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0819/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0819/a/en",
      "Excerpt" : "Fast Models Model Trace Interface Reference Manual This document contains API reference documentation for ... This document was generated using Doxygen and is only available in a PDF version.",
      "FirstSentences" : "Fast Models Model Trace Interface Reference Manual This document contains API reference documentation for the Model Trace Interface, which is used to create Fast Models plug-ins. This document was ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Fast Models Model Trace Interface Reference Manual ",
      "document_number" : "dui0819",
      "document_version" : "a",
      "content_type" : "Reference Guide",
      "systopparent" : "3684782",
      "sysurihash" : "3rNagELN9dqcuVj8",
      "urihash" : "3rNagELN9dqcuVj8",
      "sysuri" : "https://developer.arm.com/documentation/dui0819/a/en/pdf/DUIO819A_fast_models_mti_rm.pdf",
      "systransactionid" : 932425,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1655683200000,
      "topparentid" : 3684782,
      "numberofpages" : 61,
      "sysconcepts" : "interfaces ; plugin ; pointer ; trace sources ; simulation ; header files ; documentation ; callbacks ; pure virtual ; EventClass ; ObtainInterface ; instantiation ; EventRecord ; unregister ; CAInterface ; ObtainInterface method",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
      "attachmentparentid" : 3684782,
      "parentitem" : "62ea86dc7c7cfd469f63e524",
      "concepts" : "interfaces ; plugin ; pointer ; trace sources ; simulation ; header files ; documentation ; callbacks ; pure virtual ; EventClass ; ObtainInterface ; instantiation ; EventRecord ; unregister ; CAInterface ; ObtainInterface method",
      "documenttype" : "pdf",
      "isattachment" : "3684782",
      "sysindexeddate" : 1659537175000,
      "permanentid" : "d1a42fe2ccebdf76f7917b7845daf7a019c7010277c85af3f7160c7a7295",
      "syslanguage" : [ "English" ],
      "itemid" : "62ea86dc7c7cfd469f63e526",
      "transactionid" : 932425,
      "title" : "Fast Models Model Trace Interface Reference Manual ",
      "date" : 1659537175000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui0819:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
      "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1659537175460373278,
      "sysisattachment" : "3684782",
      "navigationhierarchiescontenttype" : "Reference Guide",
      "sysattachmentparentid" : 3684782,
      "size" : 1154344,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62ea86dc7c7cfd469f63e526",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1659537168765,
      "syssize" : 1154344,
      "sysdate" : 1659537175000,
      "topparent" : "3684782",
      "label_version" : "1.1",
      "systopparentid" : 3684782,
      "content_description" : "This document contains API reference documentation for the Model Trace Interface, which is used to create Fast Models plug-ins.",
      "wordcount" : 868,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1659537175000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62ea86dc7c7cfd469f63e526",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1659537175460373278,
      "uri" : "https://developer.arm.com/documentation/dui0819/a/en/pdf/DUIO819A_fast_models_mti_rm.pdf",
      "syscollection" : "default"
    },
    "Title" : "Fast Models Model Trace Interface Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/dui0819/a/en/pdf/DUIO819A_fast_models_mti_rm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/dui0819/a/en/pdf/DUIO819A_fast_models_mti_rm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62ea86dc7c7cfd469f63e526",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0819/a/en/pdf/DUIO819A_fast_models_mti_rm.pdf",
    "Excerpt" : "6.3 ModelTraceInterface.h File Reference . . . . . . . . . . . . . . . . . . . . . . . . ... 6.12 PluginInterface.h File Reference . . . . . . . . . . . . . . . . . . . . . . . . ... 22 ... 24",
    "FirstSentences" : "ARM® Copyright (c) ARM Limited 2009-2013. All rights reserved. Model Trace Interface Reference Manual 1.1 Generated by Doxygen 1.3.9.1 Contents 1 2 3 4 5 6 Introduction to the Model Trace Interface"
  }, {
    "title" : "Arm Streamline Target Setup Guide for Android",
    "uri" : "https://developer.arm.com/documentation/101813/0800/en/pdf/streamline_target_setup_android_101813_0800_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101813/0800/en/pdf/streamline_target_setup_android_101813_0800_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/621e0533e6f58973271ea3f9",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en/pdf/streamline_target_setup_android_101813_0800_00_en.pdf",
    "excerpt" : "Copyright © 2021–2022 Arm Limited (or its aﬃliates). ... Document ID: 101813_0800_00_en ... Issue: 00 ... You shall be responsible for ensuring that any use, duplication or disclosure of this ...",
    "firstSentences" : "Arm® Streamline Version 8.0 Target Setup Guide for Android Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 101813_0800_00_en Arm® Streamline ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Streamline Target Setup Guide for Android",
      "uri" : "https://developer.arm.com/documentation/101813/0800/en",
      "printableUri" : "https://developer.arm.com/documentation/101813/0800/en",
      "clickUri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en",
      "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Android Revision: Version 8.0 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document for v7.8 0709- ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Streamline Target Setup Guide for Android ",
        "document_number" : "101813",
        "document_version" : "0800",
        "content_type" : "Target Setup Guide",
        "systopparent" : "5064245",
        "sysurihash" : "pqfOrRvðhQuHFIUD",
        "urihash" : "pqfOrRvðhQuHFIUD",
        "sysuri" : "https://developer.arm.com/documentation/101813/0800/en",
        "systransactionid" : 920751,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645142400000,
        "topparentid" : 5064245,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646134578000,
        "sysconcepts" : "documentation ; arm ; patents ; u00AE ; implementations ; Confidentiality ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
        "concepts" : "documentation ; arm ; patents ; u00AE ; implementations ; Confidentiality ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1658155955000,
        "permanentid" : "943c1d2270a9159743d4501b3cf97dfd4f6d9aa870e1b3f86affe454a15f",
        "syslanguage" : [ "English" ],
        "itemid" : "621e0532e6f58973271ea3db",
        "transactionid" : 920751,
        "title" : "Arm Streamline Target Setup Guide for Android ",
        "products" : [ "Streamline for Android", "Streamline Performance Analyzer" ],
        "date" : 1658155955000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Profilers",
        "navigationhierarchiestopics" : [ "OpenGL ES", "Performance", "Profiling", "Vulkan", "OpenCL", "Application software", "Debugging", "Optimization" ],
        "document_id" : "101813:0800:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658155955318744585,
        "navigationhierarchiescontenttype" : "Target Setup Guide",
        "size" : 4584,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658155927389,
        "syssize" : 4584,
        "sysdate" : 1658155955000,
        "haslayout" : "1",
        "topparent" : "5064245",
        "label_version" : "8.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5064245,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This document describes how to set up Arm Streamline to debug an Android target device.",
        "wordcount" : 312,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "0800-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658155955000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101813/0800/?lang=en",
        "modified" : 1653297057000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1658155955318744585,
        "uri" : "https://developer.arm.com/documentation/101813/0800/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Streamline Target Setup Guide for Android",
      "Uri" : "https://developer.arm.com/documentation/101813/0800/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101813/0800/en",
      "ClickUri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en",
      "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Android Revision: Version 8.0 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document for v7.8 0709- ..."
    },
    "childResults" : [ {
      "title" : "Generate a headless capture",
      "uri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Generate-a-headless-capture",
      "printableUri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Generate-a-headless-capture",
      "clickUri" : "https://developer.arm.com/documentation/101813/0800/Application-profiling-on-an-Android-device/Generate-a-headless-capture?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Generate-a-headless-capture",
      "excerpt" : "The path on the host to the gatord binary to install on the device. ... Next steps Analyze the data. ... Related information Capture a Streamline profile Generate a headless capture Software ...",
      "firstSentences" : "Generate a headless capture When integrating performance analysis into continuous integration, capturing data without having the host tool connected or a user manually controlling the GUI is often ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Streamline Target Setup Guide for Android",
        "uri" : "https://developer.arm.com/documentation/101813/0800/en",
        "printableUri" : "https://developer.arm.com/documentation/101813/0800/en",
        "clickUri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en",
        "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Android Revision: Version 8.0 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document for v7.8 0709- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Streamline Target Setup Guide for Android ",
          "document_number" : "101813",
          "document_version" : "0800",
          "content_type" : "Target Setup Guide",
          "systopparent" : "5064245",
          "sysurihash" : "pqfOrRvðhQuHFIUD",
          "urihash" : "pqfOrRvðhQuHFIUD",
          "sysuri" : "https://developer.arm.com/documentation/101813/0800/en",
          "systransactionid" : 920751,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1645142400000,
          "topparentid" : 5064245,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1646134578000,
          "sysconcepts" : "documentation ; arm ; patents ; u00AE ; implementations ; Confidentiality ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
          "concepts" : "documentation ; arm ; patents ; u00AE ; implementations ; Confidentiality ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1658155955000,
          "permanentid" : "943c1d2270a9159743d4501b3cf97dfd4f6d9aa870e1b3f86affe454a15f",
          "syslanguage" : [ "English" ],
          "itemid" : "621e0532e6f58973271ea3db",
          "transactionid" : 920751,
          "title" : "Arm Streamline Target Setup Guide for Android ",
          "products" : [ "Streamline for Android", "Streamline Performance Analyzer" ],
          "date" : 1658155955000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Profilers",
          "navigationhierarchiestopics" : [ "OpenGL ES", "Performance", "Profiling", "Vulkan", "OpenCL", "Application software", "Debugging", "Optimization" ],
          "document_id" : "101813:0800:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1658155955318744585,
          "navigationhierarchiescontenttype" : "Target Setup Guide",
          "size" : 4584,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658155927389,
          "syssize" : 4584,
          "sysdate" : 1658155955000,
          "haslayout" : "1",
          "topparent" : "5064245",
          "label_version" : "8.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5064245,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This document describes how to set up Arm Streamline to debug an Android target device.",
          "wordcount" : 312,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "document_revision" : "0800-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658155955000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101813/0800/?lang=en",
          "modified" : 1653297057000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1658155955318744585,
          "uri" : "https://developer.arm.com/documentation/101813/0800/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Streamline Target Setup Guide for Android",
        "Uri" : "https://developer.arm.com/documentation/101813/0800/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101813/0800/en",
        "ClickUri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en",
        "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Android Revision: Version 8.0 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document for v7.8 0709- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Generate a headless capture ",
        "document_number" : "101813",
        "document_version" : "0800",
        "content_type" : "Target Setup Guide",
        "systopparent" : "5064245",
        "sysurihash" : "eky6xJqjr5lhiW4A",
        "urihash" : "eky6xJqjr5lhiW4A",
        "sysuri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Generate-a-headless-capture",
        "systransactionid" : 893898,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645142400000,
        "topparentid" : 5064245,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646134578000,
        "sysconcepts" : "script ; tool connected ; gator ; headless ; target ; gatord ; Python ; GUI ; integrating ; configuration ; longer running ; stops automatically ; test scenario ; environment variable ; Prerequisites ; command-line",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
        "attachmentparentid" : 5064245,
        "parentitem" : "621e0532e6f58973271ea3db",
        "concepts" : "script ; tool connected ; gator ; headless ; target ; gatord ; Python ; GUI ; integrating ; configuration ; longer running ; stops automatically ; test scenario ; environment variable ; Prerequisites ; command-line",
        "documenttype" : "html",
        "isattachment" : "5064245",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653480883000,
        "permanentid" : "af92b9a00ccba1c584e88a9ac868a427273e2e3cbd27f5d5c9383876fdd6",
        "syslanguage" : [ "English" ],
        "itemid" : "621e0533e6f58973271ea3ea",
        "transactionid" : 893898,
        "title" : "Generate a headless capture ",
        "products" : [ "Streamline for Android", "Streamline Performance Analyzer" ],
        "date" : 1653480883000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Profilers",
        "navigationhierarchiestopics" : [ "OpenGL ES", "Performance", "Profiling", "Vulkan", "OpenCL", "Application software", "Debugging", "Optimization" ],
        "document_id" : "101813:0800:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653480883531390411,
        "sysisattachment" : "5064245",
        "navigationhierarchiescontenttype" : "Target Setup Guide",
        "sysattachmentparentid" : 5064245,
        "size" : 2561,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101813/0800/Application-profiling-on-an-Android-device/Generate-a-headless-capture?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653480708526,
        "syssize" : 2561,
        "sysdate" : 1653480883000,
        "haslayout" : "1",
        "topparent" : "5064245",
        "label_version" : "8.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5064245,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This document describes how to set up Arm Streamline to debug an Android target device.",
        "wordcount" : 168,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "0800-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653480883000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101813/0800/Application-profiling-on-an-Android-device/Generate-a-headless-capture?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101813/0800/Application-profiling-on-an-Android-device/Generate-a-headless-capture?lang=en",
        "modified" : 1653297057000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653480883531390411,
        "uri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Generate-a-headless-capture",
        "syscollection" : "default"
      },
      "Title" : "Generate a headless capture",
      "Uri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Generate-a-headless-capture",
      "PrintableUri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Generate-a-headless-capture",
      "ClickUri" : "https://developer.arm.com/documentation/101813/0800/Application-profiling-on-an-Android-device/Generate-a-headless-capture?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Generate-a-headless-capture",
      "Excerpt" : "The path on the host to the gatord binary to install on the device. ... Next steps Analyze the data. ... Related information Capture a Streamline profile Generate a headless capture Software ...",
      "FirstSentences" : "Generate a headless capture When integrating performance analysis into continuous integration, capturing data without having the host tool connected or a user manually controlling the GUI is often ..."
    }, {
      "title" : "Application profiling on an Android device",
      "uri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device",
      "printableUri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device",
      "clickUri" : "https://developer.arm.com/documentation/101813/0800/Application-profiling-on-an-Android-device?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device",
      "excerpt" : "Application profiling on an Android device Profile your application while it is running on a non-rooted ... Profile your application Capture a profile of a debuggable application running on an ...",
      "firstSentences" : "Application profiling on an Android device Profile your application while it is running on a non-rooted Android device. Profile your application Capture a profile of a debuggable application ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Streamline Target Setup Guide for Android",
        "uri" : "https://developer.arm.com/documentation/101813/0800/en",
        "printableUri" : "https://developer.arm.com/documentation/101813/0800/en",
        "clickUri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en",
        "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Android Revision: Version 8.0 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document for v7.8 0709- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Streamline Target Setup Guide for Android ",
          "document_number" : "101813",
          "document_version" : "0800",
          "content_type" : "Target Setup Guide",
          "systopparent" : "5064245",
          "sysurihash" : "pqfOrRvðhQuHFIUD",
          "urihash" : "pqfOrRvðhQuHFIUD",
          "sysuri" : "https://developer.arm.com/documentation/101813/0800/en",
          "systransactionid" : 920751,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1645142400000,
          "topparentid" : 5064245,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1646134578000,
          "sysconcepts" : "documentation ; arm ; patents ; u00AE ; implementations ; Confidentiality ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
          "concepts" : "documentation ; arm ; patents ; u00AE ; implementations ; Confidentiality ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1658155955000,
          "permanentid" : "943c1d2270a9159743d4501b3cf97dfd4f6d9aa870e1b3f86affe454a15f",
          "syslanguage" : [ "English" ],
          "itemid" : "621e0532e6f58973271ea3db",
          "transactionid" : 920751,
          "title" : "Arm Streamline Target Setup Guide for Android ",
          "products" : [ "Streamline for Android", "Streamline Performance Analyzer" ],
          "date" : 1658155955000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Profilers",
          "navigationhierarchiestopics" : [ "OpenGL ES", "Performance", "Profiling", "Vulkan", "OpenCL", "Application software", "Debugging", "Optimization" ],
          "document_id" : "101813:0800:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1658155955318744585,
          "navigationhierarchiescontenttype" : "Target Setup Guide",
          "size" : 4584,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658155927389,
          "syssize" : 4584,
          "sysdate" : 1658155955000,
          "haslayout" : "1",
          "topparent" : "5064245",
          "label_version" : "8.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5064245,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This document describes how to set up Arm Streamline to debug an Android target device.",
          "wordcount" : 312,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "document_revision" : "0800-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658155955000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101813/0800/?lang=en",
          "modified" : 1653297057000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1658155955318744585,
          "uri" : "https://developer.arm.com/documentation/101813/0800/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Streamline Target Setup Guide for Android",
        "Uri" : "https://developer.arm.com/documentation/101813/0800/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101813/0800/en",
        "ClickUri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en",
        "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Android Revision: Version 8.0 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document for v7.8 0709- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Application profiling on an Android device ",
        "document_number" : "101813",
        "document_version" : "0800",
        "content_type" : "Target Setup Guide",
        "systopparent" : "5064245",
        "sysurihash" : "AsQWR4ZyU4IZco02",
        "urihash" : "AsQWR4ZyU4IZco02",
        "sysuri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device",
        "systransactionid" : 893897,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645142400000,
        "topparentid" : 5064245,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646134578000,
        "sysconcepts" : "tool connected ; Android device ; integration ; capturing ; headless ; py script ; user manually ; performance analysis",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
        "attachmentparentid" : 5064245,
        "parentitem" : "621e0532e6f58973271ea3db",
        "concepts" : "tool connected ; Android device ; integration ; capturing ; headless ; py script ; user manually ; performance analysis",
        "documenttype" : "html",
        "isattachment" : "5064245",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653480873000,
        "permanentid" : "d05e10bd03ab3d7223a01630492df9fd3d9b6e5f5b9f7033150c7daefa0f",
        "syslanguage" : [ "English" ],
        "itemid" : "621e0533e6f58973271ea3e5",
        "transactionid" : 893897,
        "title" : "Application profiling on an Android device ",
        "products" : [ "Streamline for Android", "Streamline Performance Analyzer" ],
        "date" : 1653480873000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Profilers",
        "navigationhierarchiestopics" : [ "OpenGL ES", "Performance", "Profiling", "Vulkan", "OpenCL", "Application software", "Debugging", "Optimization" ],
        "document_id" : "101813:0800:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653480873960808325,
        "sysisattachment" : "5064245",
        "navigationhierarchiescontenttype" : "Target Setup Guide",
        "sysattachmentparentid" : 5064245,
        "size" : 707,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101813/0800/Application-profiling-on-an-Android-device?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653480708526,
        "syssize" : 707,
        "sysdate" : 1653480873000,
        "haslayout" : "1",
        "topparent" : "5064245",
        "label_version" : "8.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5064245,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This document describes how to set up Arm Streamline to debug an Android target device.",
        "wordcount" : 63,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "0800-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653480873000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101813/0800/Application-profiling-on-an-Android-device?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101813/0800/Application-profiling-on-an-Android-device?lang=en",
        "modified" : 1653297057000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653480873960808325,
        "uri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device",
        "syscollection" : "default"
      },
      "Title" : "Application profiling on an Android device",
      "Uri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device",
      "PrintableUri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device",
      "ClickUri" : "https://developer.arm.com/documentation/101813/0800/Application-profiling-on-an-Android-device?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device",
      "Excerpt" : "Application profiling on an Android device Profile your application while it is running on a non-rooted ... Profile your application Capture a profile of a debuggable application running on an ...",
      "FirstSentences" : "Application profiling on an Android device Profile your application while it is running on a non-rooted Android device. Profile your application Capture a profile of a debuggable application ..."
    }, {
      "title" : "Profile your application",
      "uri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Profile-your-application",
      "printableUri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Profile-your-application",
      "clickUri" : "https://developer.arm.com/documentation/101813/0800/Application-profiling-on-an-Android-device/Profile-your-application?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Profile-your-application",
      "excerpt" : "Profile your application Capture a profile of a debuggable application running on an unrooted Android target ... Connect Streamline to Android devices Use the Start view to connect to Android ...",
      "firstSentences" : "Profile your application Capture a profile of a debuggable application running on an unrooted Android target with a Mali\\u2122 GPU. Connect Streamline to Android devices Use the Start view to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Streamline Target Setup Guide for Android",
        "uri" : "https://developer.arm.com/documentation/101813/0800/en",
        "printableUri" : "https://developer.arm.com/documentation/101813/0800/en",
        "clickUri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en",
        "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Android Revision: Version 8.0 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document for v7.8 0709- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Streamline Target Setup Guide for Android ",
          "document_number" : "101813",
          "document_version" : "0800",
          "content_type" : "Target Setup Guide",
          "systopparent" : "5064245",
          "sysurihash" : "pqfOrRvðhQuHFIUD",
          "urihash" : "pqfOrRvðhQuHFIUD",
          "sysuri" : "https://developer.arm.com/documentation/101813/0800/en",
          "systransactionid" : 920751,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1645142400000,
          "topparentid" : 5064245,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1646134578000,
          "sysconcepts" : "documentation ; arm ; patents ; u00AE ; implementations ; Confidentiality ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
          "concepts" : "documentation ; arm ; patents ; u00AE ; implementations ; Confidentiality ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1658155955000,
          "permanentid" : "943c1d2270a9159743d4501b3cf97dfd4f6d9aa870e1b3f86affe454a15f",
          "syslanguage" : [ "English" ],
          "itemid" : "621e0532e6f58973271ea3db",
          "transactionid" : 920751,
          "title" : "Arm Streamline Target Setup Guide for Android ",
          "products" : [ "Streamline for Android", "Streamline Performance Analyzer" ],
          "date" : 1658155955000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Profilers",
          "navigationhierarchiestopics" : [ "OpenGL ES", "Performance", "Profiling", "Vulkan", "OpenCL", "Application software", "Debugging", "Optimization" ],
          "document_id" : "101813:0800:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1658155955318744585,
          "navigationhierarchiescontenttype" : "Target Setup Guide",
          "size" : 4584,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658155927389,
          "syssize" : 4584,
          "sysdate" : 1658155955000,
          "haslayout" : "1",
          "topparent" : "5064245",
          "label_version" : "8.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5064245,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This document describes how to set up Arm Streamline to debug an Android target device.",
          "wordcount" : 312,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "document_revision" : "0800-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658155955000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101813/0800/?lang=en",
          "modified" : 1653297057000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1658155955318744585,
          "uri" : "https://developer.arm.com/documentation/101813/0800/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Streamline Target Setup Guide for Android",
        "Uri" : "https://developer.arm.com/documentation/101813/0800/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101813/0800/en",
        "ClickUri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en",
        "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Android Revision: Version 8.0 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document for v7.8 0709- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Profile your application ",
        "document_number" : "101813",
        "document_version" : "0800",
        "content_type" : "Target Setup Guide",
        "systopparent" : "5064245",
        "sysurihash" : "idbA5QZ6Es3oRkOY",
        "urihash" : "idbA5QZ6Es3oRkOY",
        "sysuri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Profile-your-application",
        "systransactionid" : 893896,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645142400000,
        "topparentid" : 5064245,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646134578000,
        "sysconcepts" : "capture session ; counter template ; Android devices ; GPU ; target ; profile ; report ; CPU",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
        "attachmentparentid" : 5064245,
        "parentitem" : "621e0532e6f58973271ea3db",
        "concepts" : "capture session ; counter template ; Android devices ; GPU ; target ; profile ; report ; CPU",
        "documenttype" : "html",
        "isattachment" : "5064245",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653480869000,
        "permanentid" : "b2d341a8e10ad19b9a6ead1d10e30c5f7cd74c08765dbf86114f00cf46c7",
        "syslanguage" : [ "English" ],
        "itemid" : "621e0533e6f58973271ea3e6",
        "transactionid" : 893896,
        "title" : "Profile your application ",
        "products" : [ "Streamline for Android", "Streamline Performance Analyzer" ],
        "date" : 1653480869000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Profilers",
        "navigationhierarchiestopics" : [ "OpenGL ES", "Performance", "Profiling", "Vulkan", "OpenCL", "Application software", "Debugging", "Optimization" ],
        "document_id" : "101813:0800:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653480869129214512,
        "sysisattachment" : "5064245",
        "navigationhierarchiescontenttype" : "Target Setup Guide",
        "sysattachmentparentid" : 5064245,
        "size" : 803,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101813/0800/Application-profiling-on-an-Android-device/Profile-your-application?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653480708526,
        "syssize" : 803,
        "sysdate" : 1653480869000,
        "haslayout" : "1",
        "topparent" : "5064245",
        "label_version" : "8.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5064245,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This document describes how to set up Arm Streamline to debug an Android target device.",
        "wordcount" : 69,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "0800-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653480869000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101813/0800/Application-profiling-on-an-Android-device/Profile-your-application?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101813/0800/Application-profiling-on-an-Android-device/Profile-your-application?lang=en",
        "modified" : 1653297057000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653480869129214512,
        "uri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Profile-your-application",
        "syscollection" : "default"
      },
      "Title" : "Profile your application",
      "Uri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Profile-your-application",
      "PrintableUri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Profile-your-application",
      "ClickUri" : "https://developer.arm.com/documentation/101813/0800/Application-profiling-on-an-Android-device/Profile-your-application?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Profile-your-application",
      "Excerpt" : "Profile your application Capture a profile of a debuggable application running on an unrooted Android target ... Connect Streamline to Android devices Use the Start view to connect to Android ...",
      "FirstSentences" : "Profile your application Capture a profile of a debuggable application running on an unrooted Android target with a Mali\\u2122 GPU. Connect Streamline to Android devices Use the Start view to ..."
    } ],
    "totalNumberOfChildResults" : 4,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Streamline Target Setup Guide for Android ",
      "document_number" : "101813",
      "document_version" : "0800",
      "content_type" : "Target Setup Guide",
      "systopparent" : "5064245",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "aZ03GdgzyUclñ5Yq",
      "urihash" : "aZ03GdgzyUclñ5Yq",
      "sysuri" : "https://developer.arm.com/documentation/101813/0800/en/pdf/streamline_target_setup_android_101813_0800_00_en.pdf",
      "systransactionid" : 893898,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1645142400000,
      "topparentid" : 5064245,
      "numberofpages" : 26,
      "sysconcepts" : "applications ; connection ; gatord ; counter template ; arm ; documentation ; system profiling ; call stack ; performance data ; commands ; environment variables ; leaf functions ; kernel configuration ; third party ; target device ; Troubleshooting Android",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
      "attachmentparentid" : 5064245,
      "parentitem" : "621e0532e6f58973271ea3db",
      "concepts" : "applications ; connection ; gatord ; counter template ; arm ; documentation ; system profiling ; call stack ; performance data ; commands ; environment variables ; leaf functions ; kernel configuration ; third party ; target device ; Troubleshooting Android",
      "documenttype" : "pdf",
      "isattachment" : "5064245",
      "sysindexeddate" : 1653480887000,
      "permanentid" : "7abc35e12ebb0bf9da5446dfb829ac643733791244fe8d3a210a5f8cace0",
      "syslanguage" : [ "English" ],
      "itemid" : "621e0533e6f58973271ea3f9",
      "transactionid" : 893898,
      "title" : "Arm Streamline Target Setup Guide for Android ",
      "subject" : "This document describes how to set up Arm Streamline to debug an Android target device.",
      "date" : 1653480887000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101813:0800:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
      "audience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1653480887593353208,
      "sysisattachment" : "5064245",
      "navigationhierarchiescontenttype" : "Target Setup Guide",
      "sysattachmentparentid" : 5064245,
      "size" : 677575,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/621e0533e6f58973271ea3f9",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1653480710159,
      "syssubject" : "This document describes how to set up Arm Streamline to debug an Android target device.",
      "syssize" : 677575,
      "sysdate" : 1653480887000,
      "topparent" : "5064245",
      "author" : "Arm Ltd.",
      "label_version" : "8.0",
      "systopparentid" : 5064245,
      "content_description" : "This document describes how to set up Arm Streamline to debug an Android target device.",
      "wordcount" : 1173,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1653480887000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/621e0533e6f58973271ea3f9",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1653480887593353208,
      "uri" : "https://developer.arm.com/documentation/101813/0800/en/pdf/streamline_target_setup_android_101813_0800_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Streamline Target Setup Guide for Android",
    "Uri" : "https://developer.arm.com/documentation/101813/0800/en/pdf/streamline_target_setup_android_101813_0800_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101813/0800/en/pdf/streamline_target_setup_android_101813_0800_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/621e0533e6f58973271ea3f9",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en/pdf/streamline_target_setup_android_101813_0800_00_en.pdf",
    "Excerpt" : "Copyright © 2021–2022 Arm Limited (or its aﬃliates). ... Document ID: 101813_0800_00_en ... Issue: 00 ... You shall be responsible for ensuring that any use, duplication or disclosure of this ...",
    "FirstSentences" : "Arm® Streamline Version 8.0 Target Setup Guide for Android Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 101813_0800_00_en Arm® Streamline ..."
  }, {
    "title" : "Functional overview",
    "uri" : "https://developer.arm.com/documentation/101147/0001/en/Functional-overview",
    "printableUri" : "https://developer.arm.com/documentation/101147/0001/en/Functional-overview",
    "clickUri" : "https://developer.arm.com/documentation/101147/0001/Functional-overview?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101147/0001/en/Functional-overview",
    "excerpt" : "Functional overview This chapter describes the IP products included in the Corstone\\u2011101 license.",
    "firstSentences" : "Functional overview This chapter describes the IP products included in the Corstone\\u2011101 license. Functional overview",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Corstone-101 Reference Package Technical Overview",
      "uri" : "https://developer.arm.com/documentation/101147/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/101147/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/101147/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101147/0001/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Corstone\\u2122-101 Reference Package Technical Overview Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-00 13 October 2017 Non-Confidential First release for ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Corstone-101 Reference Package Technical Overview ",
        "document_number" : "101147",
        "document_version" : "0001",
        "content_type" : "Technical Overview",
        "systopparent" : "3465015",
        "sysurihash" : "AA9a2WYh5fzwsACv",
        "urihash" : "AA9a2WYh5fzwsACv",
        "sysuri" : "https://developer.arm.com/documentation/101147/0001/en",
        "systransactionid" : 988369,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1659052800000,
        "topparentid" : 3465015,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664528834000,
        "sysconcepts" : "documentation ; arm ; reference ; u2122 ; u00AE ; implementations ; export laws ; party patents ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7031e24a5e02d07b2698", "5eec6fdce24a5e02d07b268d|5fbba17b8e527a03a85ed267|5eec7031e24a5e02d07b2698", "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b268f", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b268f", "5eec6e66e24a5e02d07b2591", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6f02e24a5e02d07b260a|5fbba0f68e527a03a85ed23f|5fbba0f7cd74e712c4497238", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636|628e1d9188ec4003c0ccdaff|5fbba0f7cd74e712c4497238", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a" ],
        "concepts" : "documentation ; arm ; reference ; u2122 ; u00AE ; implementations ; export laws ; party patents ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "sysindexeddate" : 1665572046000,
        "permanentid" : "3c0972f988e5a422b3fccdab9fcd84e181745953048af02df0cdf45107b0",
        "syslanguage" : [ "English" ],
        "itemid" : "6336b1c2da191e7fe057d213",
        "transactionid" : 988369,
        "title" : "Arm Corstone-101 Reference Package Technical Overview ",
        "products" : [ "Corstone-101", "Corstone SSE-050 Subsystem", "Cortex-M", "Cortex-M3", "CoreSight", "CoreLink GFC-100", "CoreLink AHB Flash Cache" ],
        "date" : 1665572046000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Subsystem Products",
        "navigationhierarchiestopics" : [ "IoT", "Armv8", "Low-power" ],
        "document_id" : "101147:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers", "Architects", "Silicon Specialists" ],
        "audience" : [ "hardwareEngineers", "softwareDevelopers", "Architects", "Silicon Specialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665572046920580362,
        "navigationhierarchiescontenttype" : "Technical Overview",
        "size" : 4558,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101147/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665572043336,
        "syssize" : 4558,
        "sysdate" : 1665572046000,
        "haslayout" : "1",
        "topparent" : "3465015",
        "label_version" : "0001-01",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465015,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This book is for the Arm Corstone -101 reference package (Corstone-101). It describes the hardware and software for the system.",
        "wordcount" : 304,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone-101", "Subsystem|Corstone Foundation IP|Corstone-101", "Subsystem|CoreLink Subsystem|Corstone SSE-050 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-050 Subsystem", "Cortex-M", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M3", "Cortex-M|Cortex-M3", "System IP|CoreLink Embedded Flash Controllers|CoreLink GFC-100", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100", "System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M3", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Static Memory Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-050 Subsystem", "IP Products|Subsystem|Corstone|Corstone-101" ],
        "document_revision" : "0001-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665572046000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101147/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101147/0001/?lang=en",
        "modified" : 1664528834000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665572046920580362,
        "uri" : "https://developer.arm.com/documentation/101147/0001/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Corstone-101 Reference Package Technical Overview",
      "Uri" : "https://developer.arm.com/documentation/101147/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101147/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/101147/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101147/0001/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Corstone\\u2122-101 Reference Package Technical Overview Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-00 13 October 2017 Non-Confidential First release for ..."
    },
    "childResults" : [ {
      "title" : "About CoreLink CG092 AHB Flash Cache",
      "uri" : "https://developer.arm.com/documentation/101147/0001/en/Functional-overview/--About-CoreLink-CG092-AHB-Flash-Cache",
      "printableUri" : "https://developer.arm.com/documentation/101147/0001/en/Functional-overview/--About-CoreLink-CG092-AHB-Flash-Cache",
      "clickUri" : "https://developer.arm.com/documentation/101147/0001/Functional-overview/--About-CoreLink-CG092-AHB-Flash-Cache?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101147/0001/en/Functional-overview/--About-CoreLink-CG092-AHB-Flash-Cache",
      "excerpt" : "About CoreLink CG092 AHB Flash Cache The CG092 AHB Flash Cache is an instruction cache that is instantiated ... The CG092 is a simple cache for on-chip embedded Flash (eFlash). ... Figure 1.",
      "firstSentences" : "About CoreLink CG092 AHB Flash Cache The CG092 AHB Flash Cache is an instruction cache that is instantiated between the bus interconnect and the eFlash controller. The CG092 is a simple cache for ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone-101 Reference Package Technical Overview",
        "uri" : "https://developer.arm.com/documentation/101147/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/101147/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/101147/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101147/0001/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122-101 Reference Package Technical Overview Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-00 13 October 2017 Non-Confidential First release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Corstone-101 Reference Package Technical Overview ",
          "document_number" : "101147",
          "document_version" : "0001",
          "content_type" : "Technical Overview",
          "systopparent" : "3465015",
          "sysurihash" : "AA9a2WYh5fzwsACv",
          "urihash" : "AA9a2WYh5fzwsACv",
          "sysuri" : "https://developer.arm.com/documentation/101147/0001/en",
          "systransactionid" : 988369,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1659052800000,
          "topparentid" : 3465015,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1664528834000,
          "sysconcepts" : "documentation ; arm ; reference ; u2122 ; u00AE ; implementations ; export laws ; party patents ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7031e24a5e02d07b2698", "5eec6fdce24a5e02d07b268d|5fbba17b8e527a03a85ed267|5eec7031e24a5e02d07b2698", "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b268f", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b268f", "5eec6e66e24a5e02d07b2591", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6f02e24a5e02d07b260a|5fbba0f68e527a03a85ed23f|5fbba0f7cd74e712c4497238", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636|628e1d9188ec4003c0ccdaff|5fbba0f7cd74e712c4497238", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a" ],
          "concepts" : "documentation ; arm ; reference ; u2122 ; u00AE ; implementations ; export laws ; party patents ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "sysindexeddate" : 1665572046000,
          "permanentid" : "3c0972f988e5a422b3fccdab9fcd84e181745953048af02df0cdf45107b0",
          "syslanguage" : [ "English" ],
          "itemid" : "6336b1c2da191e7fe057d213",
          "transactionid" : 988369,
          "title" : "Arm Corstone-101 Reference Package Technical Overview ",
          "products" : [ "Corstone-101", "Corstone SSE-050 Subsystem", "Cortex-M", "Cortex-M3", "CoreSight", "CoreLink GFC-100", "CoreLink AHB Flash Cache" ],
          "date" : 1665572046000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Subsystem Products",
          "navigationhierarchiestopics" : [ "IoT", "Armv8", "Low-power" ],
          "document_id" : "101147:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers", "Architects", "Silicon Specialists" ],
          "audience" : [ "hardwareEngineers", "softwareDevelopers", "Architects", "Silicon Specialists" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1665572046920580362,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 4558,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101147/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1665572043336,
          "syssize" : 4558,
          "sysdate" : 1665572046000,
          "haslayout" : "1",
          "topparent" : "3465015",
          "label_version" : "0001-01",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3465015,
          "navigationhierarchiescategories" : [ "IoT" ],
          "content_description" : "This book is for the Arm Corstone -101 reference package (Corstone-101). It describes the hardware and software for the system.",
          "wordcount" : 304,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone-101", "Subsystem|Corstone Foundation IP|Corstone-101", "Subsystem|CoreLink Subsystem|Corstone SSE-050 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-050 Subsystem", "Cortex-M", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M3", "Cortex-M|Cortex-M3", "System IP|CoreLink Embedded Flash Controllers|CoreLink GFC-100", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100", "System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M3", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Static Memory Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-050 Subsystem", "IP Products|Subsystem|Corstone|Corstone-101" ],
          "document_revision" : "0001-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1665572046000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101147/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101147/0001/?lang=en",
          "modified" : 1664528834000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1665572046920580362,
          "uri" : "https://developer.arm.com/documentation/101147/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone-101 Reference Package Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/101147/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101147/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/101147/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101147/0001/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122-101 Reference Package Technical Overview Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-00 13 October 2017 Non-Confidential First release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "  About CoreLink CG092 AHB Flash Cache ",
        "document_number" : "101147",
        "document_version" : "0001",
        "content_type" : "Technical Overview",
        "systopparent" : "3465015",
        "sysurihash" : "NlrvhZSð0n3z4UIg",
        "urihash" : "NlrvhZSð0n3z4UIg",
        "sysuri" : "https://developer.arm.com/documentation/101147/0001/en/Functional-overview/--About-CoreLink-CG092-AHB-Flash-Cache",
        "systransactionid" : 988369,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1659052800000,
        "topparentid" : 3465015,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664528834000,
        "sysconcepts" : "Flash Cache ; eFlash ; u00AE ; Cortex ; controller ; instructions ; fetching ; power efficiency ; connections",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7031e24a5e02d07b2698", "5eec6fdce24a5e02d07b268d|5fbba17b8e527a03a85ed267|5eec7031e24a5e02d07b2698", "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b268f", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b268f", "5eec6e66e24a5e02d07b2591", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6f02e24a5e02d07b260a|5fbba0f68e527a03a85ed23f|5fbba0f7cd74e712c4497238", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636|628e1d9188ec4003c0ccdaff|5fbba0f7cd74e712c4497238", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a" ],
        "attachmentparentid" : 3465015,
        "parentitem" : "6336b1c2da191e7fe057d213",
        "concepts" : "Flash Cache ; eFlash ; u00AE ; Cortex ; controller ; instructions ; fetching ; power efficiency ; connections",
        "documenttype" : "html",
        "isattachment" : "3465015",
        "sysindexeddate" : 1665572048000,
        "permanentid" : "e04b063b9d0c12726b97299e1d3b884ad1b7da2272ade871b19780115b56",
        "syslanguage" : [ "English" ],
        "itemid" : "6336b1c2da191e7fe057d22b",
        "transactionid" : 988369,
        "title" : "  About CoreLink CG092 AHB Flash Cache ",
        "products" : [ "Corstone-101", "Corstone SSE-050 Subsystem", "Cortex-M", "Cortex-M3", "CoreSight", "CoreLink GFC-100", "CoreLink AHB Flash Cache" ],
        "date" : 1665572048000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Subsystem Products",
        "navigationhierarchiestopics" : [ "IoT", "Armv8", "Low-power" ],
        "document_id" : "101147:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers", "Architects", "Silicon Specialists" ],
        "audience" : [ "hardwareEngineers", "softwareDevelopers", "Architects", "Silicon Specialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665572048384877319,
        "sysisattachment" : "3465015",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 3465015,
        "size" : 731,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101147/0001/Functional-overview/--About-CoreLink-CG092-AHB-Flash-Cache?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665572043336,
        "syssize" : 731,
        "sysdate" : 1665572048000,
        "haslayout" : "1",
        "topparent" : "3465015",
        "label_version" : "0001-01",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465015,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This book is for the Arm Corstone -101 reference package (Corstone-101). It describes the hardware and software for the system.",
        "wordcount" : 67,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone-101", "Subsystem|Corstone Foundation IP|Corstone-101", "Subsystem|CoreLink Subsystem|Corstone SSE-050 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-050 Subsystem", "Cortex-M", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M3", "Cortex-M|Cortex-M3", "System IP|CoreLink Embedded Flash Controllers|CoreLink GFC-100", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100", "System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M3", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Static Memory Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-050 Subsystem", "IP Products|Subsystem|Corstone|Corstone-101" ],
        "document_revision" : "0001-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665572048000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101147/0001/Functional-overview/--About-CoreLink-CG092-AHB-Flash-Cache?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101147/0001/Functional-overview/--About-CoreLink-CG092-AHB-Flash-Cache?lang=en",
        "modified" : 1664528834000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665572048384877319,
        "uri" : "https://developer.arm.com/documentation/101147/0001/en/Functional-overview/--About-CoreLink-CG092-AHB-Flash-Cache",
        "syscollection" : "default"
      },
      "Title" : "About CoreLink CG092 AHB Flash Cache",
      "Uri" : "https://developer.arm.com/documentation/101147/0001/en/Functional-overview/--About-CoreLink-CG092-AHB-Flash-Cache",
      "PrintableUri" : "https://developer.arm.com/documentation/101147/0001/en/Functional-overview/--About-CoreLink-CG092-AHB-Flash-Cache",
      "ClickUri" : "https://developer.arm.com/documentation/101147/0001/Functional-overview/--About-CoreLink-CG092-AHB-Flash-Cache?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101147/0001/en/Functional-overview/--About-CoreLink-CG092-AHB-Flash-Cache",
      "Excerpt" : "About CoreLink CG092 AHB Flash Cache The CG092 AHB Flash Cache is an instruction cache that is instantiated ... The CG092 is a simple cache for on-chip embedded Flash (eFlash). ... Figure 1.",
      "FirstSentences" : "About CoreLink CG092 AHB Flash Cache The CG092 AHB Flash Cache is an instruction cache that is instantiated between the bus interconnect and the eFlash controller. The CG092 is a simple cache for ..."
    }, {
      "title" : "Using the Corstone IP products",
      "uri" : "https://developer.arm.com/documentation/101147/0001/en/Overview/About-the-Corstone-101/Using-the-Corstone-IP-products",
      "printableUri" : "https://developer.arm.com/documentation/101147/0001/en/Overview/About-the-Corstone-101/Using-the-Corstone-IP-products",
      "clickUri" : "https://developer.arm.com/documentation/101147/0001/Overview/About-the-Corstone-101/Using-the-Corstone-IP-products?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101147/0001/en/Overview/About-the-Corstone-101/Using-the-Corstone-IP-products",
      "excerpt" : "Using the Corstone IP products The Corstone\\u2011101 licensed IP can be used in the following ways: ... Use the Cortex-M System Design Kit (CMSDK) and the example system as a starting point ...",
      "firstSentences" : "Using the Corstone IP products The Corstone\\u2011101 licensed IP can be used in the following ways: Use the Corstone\\u2122 SSE-050 subsystem as a verified foundation for your own IoT solution that ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone-101 Reference Package Technical Overview",
        "uri" : "https://developer.arm.com/documentation/101147/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/101147/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/101147/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101147/0001/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122-101 Reference Package Technical Overview Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-00 13 October 2017 Non-Confidential First release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Corstone-101 Reference Package Technical Overview ",
          "document_number" : "101147",
          "document_version" : "0001",
          "content_type" : "Technical Overview",
          "systopparent" : "3465015",
          "sysurihash" : "AA9a2WYh5fzwsACv",
          "urihash" : "AA9a2WYh5fzwsACv",
          "sysuri" : "https://developer.arm.com/documentation/101147/0001/en",
          "systransactionid" : 988369,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1659052800000,
          "topparentid" : 3465015,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1664528834000,
          "sysconcepts" : "documentation ; arm ; reference ; u2122 ; u00AE ; implementations ; export laws ; party patents ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7031e24a5e02d07b2698", "5eec6fdce24a5e02d07b268d|5fbba17b8e527a03a85ed267|5eec7031e24a5e02d07b2698", "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b268f", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b268f", "5eec6e66e24a5e02d07b2591", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6f02e24a5e02d07b260a|5fbba0f68e527a03a85ed23f|5fbba0f7cd74e712c4497238", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636|628e1d9188ec4003c0ccdaff|5fbba0f7cd74e712c4497238", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a" ],
          "concepts" : "documentation ; arm ; reference ; u2122 ; u00AE ; implementations ; export laws ; party patents ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "sysindexeddate" : 1665572046000,
          "permanentid" : "3c0972f988e5a422b3fccdab9fcd84e181745953048af02df0cdf45107b0",
          "syslanguage" : [ "English" ],
          "itemid" : "6336b1c2da191e7fe057d213",
          "transactionid" : 988369,
          "title" : "Arm Corstone-101 Reference Package Technical Overview ",
          "products" : [ "Corstone-101", "Corstone SSE-050 Subsystem", "Cortex-M", "Cortex-M3", "CoreSight", "CoreLink GFC-100", "CoreLink AHB Flash Cache" ],
          "date" : 1665572046000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Subsystem Products",
          "navigationhierarchiestopics" : [ "IoT", "Armv8", "Low-power" ],
          "document_id" : "101147:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers", "Architects", "Silicon Specialists" ],
          "audience" : [ "hardwareEngineers", "softwareDevelopers", "Architects", "Silicon Specialists" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1665572046920580362,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 4558,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101147/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1665572043336,
          "syssize" : 4558,
          "sysdate" : 1665572046000,
          "haslayout" : "1",
          "topparent" : "3465015",
          "label_version" : "0001-01",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3465015,
          "navigationhierarchiescategories" : [ "IoT" ],
          "content_description" : "This book is for the Arm Corstone -101 reference package (Corstone-101). It describes the hardware and software for the system.",
          "wordcount" : 304,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone-101", "Subsystem|Corstone Foundation IP|Corstone-101", "Subsystem|CoreLink Subsystem|Corstone SSE-050 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-050 Subsystem", "Cortex-M", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M3", "Cortex-M|Cortex-M3", "System IP|CoreLink Embedded Flash Controllers|CoreLink GFC-100", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100", "System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M3", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Static Memory Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-050 Subsystem", "IP Products|Subsystem|Corstone|Corstone-101" ],
          "document_revision" : "0001-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1665572046000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101147/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101147/0001/?lang=en",
          "modified" : 1664528834000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1665572046920580362,
          "uri" : "https://developer.arm.com/documentation/101147/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone-101 Reference Package Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/101147/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101147/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/101147/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101147/0001/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122-101 Reference Package Technical Overview Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-00 13 October 2017 Non-Confidential First release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Using the Corstone IP products ",
        "document_number" : "101147",
        "document_version" : "0001",
        "content_type" : "Technical Overview",
        "systopparent" : "3465015",
        "sysurihash" : "5l9o4gHq4II94w6q",
        "urihash" : "5l9o4gHq4II94w6q",
        "sysuri" : "https://developer.arm.com/documentation/101147/0001/en/Overview/About-the-Corstone-101/Using-the-Corstone-IP-products",
        "systransactionid" : 988369,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1659052800000,
        "topparentid" : 3465015,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664528834000,
        "sysconcepts" : "IoT solution ; Cortex ; Corstone IP products The Corstone ; SSE ; u00AE ; u2011101 ; M0 ; reference ; Package Release ; build scripts ; software libraries ; interconnections",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7031e24a5e02d07b2698", "5eec6fdce24a5e02d07b268d|5fbba17b8e527a03a85ed267|5eec7031e24a5e02d07b2698", "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b268f", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b268f", "5eec6e66e24a5e02d07b2591", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6f02e24a5e02d07b260a|5fbba0f68e527a03a85ed23f|5fbba0f7cd74e712c4497238", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636|628e1d9188ec4003c0ccdaff|5fbba0f7cd74e712c4497238", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a" ],
        "attachmentparentid" : 3465015,
        "parentitem" : "6336b1c2da191e7fe057d213",
        "concepts" : "IoT solution ; Cortex ; Corstone IP products The Corstone ; SSE ; u00AE ; u2011101 ; M0 ; reference ; Package Release ; build scripts ; software libraries ; interconnections",
        "documenttype" : "html",
        "isattachment" : "3465015",
        "sysindexeddate" : 1665572046000,
        "permanentid" : "4fa7dfd1deaa6a8a248eae8c8485738abd4459e3c0dca64bd3f9091c6a4e",
        "syslanguage" : [ "English" ],
        "itemid" : "6336b1c2da191e7fe057d21c",
        "transactionid" : 988369,
        "title" : "Using the Corstone IP products ",
        "products" : [ "Corstone-101", "Corstone SSE-050 Subsystem", "Cortex-M", "Cortex-M3", "CoreSight", "CoreLink GFC-100", "CoreLink AHB Flash Cache" ],
        "date" : 1665572046000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Subsystem Products",
        "navigationhierarchiestopics" : [ "IoT", "Armv8", "Low-power" ],
        "document_id" : "101147:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers", "Architects", "Silicon Specialists" ],
        "audience" : [ "hardwareEngineers", "softwareDevelopers", "Architects", "Silicon Specialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665572046770968966,
        "sysisattachment" : "3465015",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 3465015,
        "size" : 1153,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101147/0001/Overview/About-the-Corstone-101/Using-the-Corstone-IP-products?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665572043320,
        "syssize" : 1153,
        "sysdate" : 1665572046000,
        "haslayout" : "1",
        "topparent" : "3465015",
        "label_version" : "0001-01",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465015,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This book is for the Arm Corstone -101 reference package (Corstone-101). It describes the hardware and software for the system.",
        "wordcount" : 79,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone-101", "Subsystem|Corstone Foundation IP|Corstone-101", "Subsystem|CoreLink Subsystem|Corstone SSE-050 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-050 Subsystem", "Cortex-M", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M3", "Cortex-M|Cortex-M3", "System IP|CoreLink Embedded Flash Controllers|CoreLink GFC-100", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100", "System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M3", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Static Memory Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-050 Subsystem", "IP Products|Subsystem|Corstone|Corstone-101" ],
        "document_revision" : "0001-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665572046000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101147/0001/Overview/About-the-Corstone-101/Using-the-Corstone-IP-products?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101147/0001/Overview/About-the-Corstone-101/Using-the-Corstone-IP-products?lang=en",
        "modified" : 1664528834000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665572046770968966,
        "uri" : "https://developer.arm.com/documentation/101147/0001/en/Overview/About-the-Corstone-101/Using-the-Corstone-IP-products",
        "syscollection" : "default"
      },
      "Title" : "Using the Corstone IP products",
      "Uri" : "https://developer.arm.com/documentation/101147/0001/en/Overview/About-the-Corstone-101/Using-the-Corstone-IP-products",
      "PrintableUri" : "https://developer.arm.com/documentation/101147/0001/en/Overview/About-the-Corstone-101/Using-the-Corstone-IP-products",
      "ClickUri" : "https://developer.arm.com/documentation/101147/0001/Overview/About-the-Corstone-101/Using-the-Corstone-IP-products?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101147/0001/en/Overview/About-the-Corstone-101/Using-the-Corstone-IP-products",
      "Excerpt" : "Using the Corstone IP products The Corstone\\u2011101 licensed IP can be used in the following ways: ... Use the Cortex-M System Design Kit (CMSDK) and the example system as a starting point ...",
      "FirstSentences" : "Using the Corstone IP products The Corstone\\u2011101 licensed IP can be used in the following ways: Use the Corstone\\u2122 SSE-050 subsystem as a verified foundation for your own IoT solution that ..."
    }, {
      "title" : "About the Corstone-101",
      "uri" : "https://developer.arm.com/documentation/101147/0001/en/Overview/About-the-Corstone-101",
      "printableUri" : "https://developer.arm.com/documentation/101147/0001/en/Overview/About-the-Corstone-101",
      "clickUri" : "https://developer.arm.com/documentation/101147/0001/Overview/About-the-Corstone-101?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101147/0001/en/Overview/About-the-Corstone-101",
      "excerpt" : "About the Corstone-101 The Corstone\\u2011101 provides a subsystem architecture, a reference platform, ... To provide this functionality, the Corstone\\u2011101 product grants licenses to the ...",
      "firstSentences" : "About the Corstone-101 The Corstone\\u2011101 provides a subsystem architecture, a reference platform, and a collection of IP products that can be used to create an IoT endpoint system. To provide ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone-101 Reference Package Technical Overview",
        "uri" : "https://developer.arm.com/documentation/101147/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/101147/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/101147/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101147/0001/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122-101 Reference Package Technical Overview Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-00 13 October 2017 Non-Confidential First release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Corstone-101 Reference Package Technical Overview ",
          "document_number" : "101147",
          "document_version" : "0001",
          "content_type" : "Technical Overview",
          "systopparent" : "3465015",
          "sysurihash" : "AA9a2WYh5fzwsACv",
          "urihash" : "AA9a2WYh5fzwsACv",
          "sysuri" : "https://developer.arm.com/documentation/101147/0001/en",
          "systransactionid" : 988369,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1659052800000,
          "topparentid" : 3465015,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1664528834000,
          "sysconcepts" : "documentation ; arm ; reference ; u2122 ; u00AE ; implementations ; export laws ; party patents ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7031e24a5e02d07b2698", "5eec6fdce24a5e02d07b268d|5fbba17b8e527a03a85ed267|5eec7031e24a5e02d07b2698", "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b268f", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b268f", "5eec6e66e24a5e02d07b2591", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6f02e24a5e02d07b260a|5fbba0f68e527a03a85ed23f|5fbba0f7cd74e712c4497238", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636|628e1d9188ec4003c0ccdaff|5fbba0f7cd74e712c4497238", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a" ],
          "concepts" : "documentation ; arm ; reference ; u2122 ; u00AE ; implementations ; export laws ; party patents ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "sysindexeddate" : 1665572046000,
          "permanentid" : "3c0972f988e5a422b3fccdab9fcd84e181745953048af02df0cdf45107b0",
          "syslanguage" : [ "English" ],
          "itemid" : "6336b1c2da191e7fe057d213",
          "transactionid" : 988369,
          "title" : "Arm Corstone-101 Reference Package Technical Overview ",
          "products" : [ "Corstone-101", "Corstone SSE-050 Subsystem", "Cortex-M", "Cortex-M3", "CoreSight", "CoreLink GFC-100", "CoreLink AHB Flash Cache" ],
          "date" : 1665572046000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Subsystem Products",
          "navigationhierarchiestopics" : [ "IoT", "Armv8", "Low-power" ],
          "document_id" : "101147:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers", "Architects", "Silicon Specialists" ],
          "audience" : [ "hardwareEngineers", "softwareDevelopers", "Architects", "Silicon Specialists" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1665572046920580362,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 4558,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101147/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1665572043336,
          "syssize" : 4558,
          "sysdate" : 1665572046000,
          "haslayout" : "1",
          "topparent" : "3465015",
          "label_version" : "0001-01",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3465015,
          "navigationhierarchiescategories" : [ "IoT" ],
          "content_description" : "This book is for the Arm Corstone -101 reference package (Corstone-101). It describes the hardware and software for the system.",
          "wordcount" : 304,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone-101", "Subsystem|Corstone Foundation IP|Corstone-101", "Subsystem|CoreLink Subsystem|Corstone SSE-050 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-050 Subsystem", "Cortex-M", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M3", "Cortex-M|Cortex-M3", "System IP|CoreLink Embedded Flash Controllers|CoreLink GFC-100", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100", "System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M3", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Static Memory Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-050 Subsystem", "IP Products|Subsystem|Corstone|Corstone-101" ],
          "document_revision" : "0001-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1665572046000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101147/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101147/0001/?lang=en",
          "modified" : 1664528834000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1665572046920580362,
          "uri" : "https://developer.arm.com/documentation/101147/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone-101 Reference Package Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/101147/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101147/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/101147/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101147/0001/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122-101 Reference Package Technical Overview Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-00 13 October 2017 Non-Confidential First release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the Corstone-101 ",
        "document_number" : "101147",
        "document_version" : "0001",
        "content_type" : "Technical Overview",
        "systopparent" : "3465015",
        "sysurihash" : "KeXylW0dTx2uaUwt",
        "urihash" : "KeXylW0dTx2uaUwt",
        "sysuri" : "https://developer.arm.com/documentation/101147/0001/en/Overview/About-the-Corstone-101",
        "systransactionid" : 988369,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1659052800000,
        "topparentid" : 3465015,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664528834000,
        "sysconcepts" : "IP products ; subsystem ; Corstone ; SSE ; functionality ; reference ; u2011101 ; u00AE ; clock input ; Flash Controller ; reusable AMBA ; system-level ; second intervals ; base counter ; slave module ; market segments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7031e24a5e02d07b2698", "5eec6fdce24a5e02d07b268d|5fbba17b8e527a03a85ed267|5eec7031e24a5e02d07b2698", "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b268f", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b268f", "5eec6e66e24a5e02d07b2591", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6f02e24a5e02d07b260a|5fbba0f68e527a03a85ed23f|5fbba0f7cd74e712c4497238", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636|628e1d9188ec4003c0ccdaff|5fbba0f7cd74e712c4497238", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a" ],
        "attachmentparentid" : 3465015,
        "parentitem" : "6336b1c2da191e7fe057d213",
        "concepts" : "IP products ; subsystem ; Corstone ; SSE ; functionality ; reference ; u2011101 ; u00AE ; clock input ; Flash Controller ; reusable AMBA ; system-level ; second intervals ; base counter ; slave module ; market segments",
        "documenttype" : "html",
        "isattachment" : "3465015",
        "sysindexeddate" : 1665572046000,
        "permanentid" : "beb0449b435ca2a699c62e801e669922b8be1be0dc12e3bb6a4fb3c2ecfc",
        "syslanguage" : [ "English" ],
        "itemid" : "6336b1c2da191e7fe057d21b",
        "transactionid" : 988369,
        "title" : "About the Corstone-101 ",
        "products" : [ "Corstone-101", "Corstone SSE-050 Subsystem", "Cortex-M", "Cortex-M3", "CoreSight", "CoreLink GFC-100", "CoreLink AHB Flash Cache" ],
        "date" : 1665572046000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Subsystem Products",
        "navigationhierarchiestopics" : [ "IoT", "Armv8", "Low-power" ],
        "document_id" : "101147:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers", "Architects", "Silicon Specialists" ],
        "audience" : [ "hardwareEngineers", "softwareDevelopers", "Architects", "Silicon Specialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665572046809045200,
        "sysisattachment" : "3465015",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 3465015,
        "size" : 1940,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101147/0001/Overview/About-the-Corstone-101?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665572043320,
        "syssize" : 1940,
        "sysdate" : 1665572046000,
        "haslayout" : "1",
        "topparent" : "3465015",
        "label_version" : "0001-01",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465015,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This book is for the Arm Corstone -101 reference package (Corstone-101). It describes the hardware and software for the system.",
        "wordcount" : 130,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone-101", "Subsystem|Corstone Foundation IP|Corstone-101", "Subsystem|CoreLink Subsystem|Corstone SSE-050 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-050 Subsystem", "Cortex-M", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M3", "Cortex-M|Cortex-M3", "System IP|CoreLink Embedded Flash Controllers|CoreLink GFC-100", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100", "System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M3", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Static Memory Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-050 Subsystem", "IP Products|Subsystem|Corstone|Corstone-101" ],
        "document_revision" : "0001-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665572046000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101147/0001/Overview/About-the-Corstone-101?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101147/0001/Overview/About-the-Corstone-101?lang=en",
        "modified" : 1664528834000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665572046809045200,
        "uri" : "https://developer.arm.com/documentation/101147/0001/en/Overview/About-the-Corstone-101",
        "syscollection" : "default"
      },
      "Title" : "About the Corstone-101",
      "Uri" : "https://developer.arm.com/documentation/101147/0001/en/Overview/About-the-Corstone-101",
      "PrintableUri" : "https://developer.arm.com/documentation/101147/0001/en/Overview/About-the-Corstone-101",
      "ClickUri" : "https://developer.arm.com/documentation/101147/0001/Overview/About-the-Corstone-101?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101147/0001/en/Overview/About-the-Corstone-101",
      "Excerpt" : "About the Corstone-101 The Corstone\\u2011101 provides a subsystem architecture, a reference platform, ... To provide this functionality, the Corstone\\u2011101 product grants licenses to the ...",
      "FirstSentences" : "About the Corstone-101 The Corstone\\u2011101 provides a subsystem architecture, a reference platform, and a collection of IP products that can be used to create an IoT endpoint system. To provide ..."
    } ],
    "totalNumberOfChildResults" : 8,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Functional overview ",
      "document_number" : "101147",
      "document_version" : "0001",
      "content_type" : "Technical Overview",
      "systopparent" : "3465015",
      "sysurihash" : "jkdas3Xpñ9wlaRXu",
      "urihash" : "jkdas3Xpñ9wlaRXu",
      "sysuri" : "https://developer.arm.com/documentation/101147/0001/en/Functional-overview",
      "systransactionid" : 988369,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1659052800000,
      "topparentid" : 3465015,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1664528834000,
      "sysconcepts" : "IP products ; Functional overview ; u2011101 ; Corstone",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7031e24a5e02d07b2698", "5eec6fdce24a5e02d07b268d|5fbba17b8e527a03a85ed267|5eec7031e24a5e02d07b2698", "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5eec7030e24a5e02d07b268f", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5eec7030e24a5e02d07b268f", "5eec6e66e24a5e02d07b2591", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6f02e24a5e02d07b260a|5fbba0f68e527a03a85ed23f|5fbba0f7cd74e712c4497238", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636|628e1d9188ec4003c0ccdaff|5fbba0f7cd74e712c4497238", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a" ],
      "attachmentparentid" : 3465015,
      "parentitem" : "6336b1c2da191e7fe057d213",
      "concepts" : "IP products ; Functional overview ; u2011101 ; Corstone",
      "documenttype" : "html",
      "isattachment" : "3465015",
      "sysindexeddate" : 1665572048000,
      "permanentid" : "427c18732a91b9e6178f03ea6b01432bd3fdea9283a283c4e9fa7aec3934",
      "syslanguage" : [ "English" ],
      "itemid" : "6336b1c2da191e7fe057d220",
      "transactionid" : 988369,
      "title" : "Functional overview ",
      "products" : [ "Corstone-101", "Corstone SSE-050 Subsystem", "Cortex-M", "Cortex-M3", "CoreSight", "CoreLink GFC-100", "CoreLink AHB Flash Cache" ],
      "date" : 1665572048000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "Subsystem Products",
      "navigationhierarchiestopics" : [ "IoT", "Armv8", "Low-power" ],
      "document_id" : "101147:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers", "Architects", "Silicon Specialists" ],
      "audience" : [ "hardwareEngineers", "softwareDevelopers", "Architects", "Silicon Specialists" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1665572048426688580,
      "sysisattachment" : "3465015",
      "navigationhierarchiescontenttype" : "Technical Overview",
      "sysattachmentparentid" : 3465015,
      "size" : 122,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101147/0001/Functional-overview?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1665572043336,
      "syssize" : 122,
      "sysdate" : 1665572048000,
      "haslayout" : "1",
      "topparent" : "3465015",
      "label_version" : "0001-01",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3465015,
      "navigationhierarchiescategories" : [ "IoT" ],
      "content_description" : "This book is for the Arm Corstone -101 reference package (Corstone-101). It describes the hardware and software for the system.",
      "wordcount" : 13,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone-101", "Subsystem|Corstone Foundation IP|Corstone-101", "Subsystem|CoreLink Subsystem|Corstone SSE-050 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-050 Subsystem", "Cortex-M", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M3", "Cortex-M|Cortex-M3", "System IP|CoreLink Embedded Flash Controllers|CoreLink GFC-100", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100", "System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M3", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Static Memory Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller", "IP Products|System IP|System Controllers|Static Memory Controllers|Generic Flash Controller|CoreLink GFC-100", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-050 Subsystem", "IP Products|Subsystem|Corstone|Corstone-101" ],
      "document_revision" : "0001-01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1665572048000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101147/0001/Functional-overview?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101147/0001/Functional-overview?lang=en",
      "modified" : 1664528834000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1665572048426688580,
      "uri" : "https://developer.arm.com/documentation/101147/0001/en/Functional-overview",
      "syscollection" : "default"
    },
    "Title" : "Functional overview",
    "Uri" : "https://developer.arm.com/documentation/101147/0001/en/Functional-overview",
    "PrintableUri" : "https://developer.arm.com/documentation/101147/0001/en/Functional-overview",
    "ClickUri" : "https://developer.arm.com/documentation/101147/0001/Functional-overview?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101147/0001/en/Functional-overview",
    "Excerpt" : "Functional overview This chapter describes the IP products included in the Corstone\\u2011101 license.",
    "FirstSentences" : "Functional overview This chapter describes the IP products included in the Corstone\\u2011101 license. Functional overview"
  }, {
    "title" : "Arm CortexA510 Core Software Optimization Guide",
    "uri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en/pdf/arm_cortex_a510_core_software_optimization_guide.pdf",
    "printableUri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en/pdf/arm_cortex_a510_core_software_optimization_guide.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62bb4c10b334256d9ea8d28f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en/pdf/arm_cortex_a510_core_software_optimization_guide.pdf",
    "excerpt" : "OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A ... You shall be responsible for ensuring that any use, duplication or disclosure of this ... (LES-PRE-20349)",
    "firstSentences" : "Arm® Cortex®‑A510 Core Revision: r1p2 Software Optimization Guide Issue 5.0 Non-Confidential Copyright © 2021-2022 Arm Limited (or its affiliates). All rights reserved. PJ02607EXP-1901056752-266",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexA510 Core Software Optimization Guide",
      "uri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en",
      "excerpt" : "Arm Cortex\\u2011A510 Core Software Optimization Guide This document is only available in a PDF ... Click Download to view. Arm CortexA510 Core Software Optimization Guide ArmV9 Cortex-A510",
      "firstSentences" : "Arm Cortex\\u2011A510 Core Software Optimization Guide This document is only available in a PDF version. Click Download to view. Arm CortexA510 Core Software Optimization Guide ArmV9 Cortex-A510",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CortexA510 Core Software Optimization Guide ",
        "document_number" : "PJ02607EXP-1901056752-266",
        "document_version" : "0102",
        "content_type" : "Software Optimization Guide",
        "systopparent" : "5294261",
        "sysurihash" : "TsDJQI2ðyu7YXðo6",
        "urihash" : "TsDJQI2ðyu7YXðo6",
        "sysuri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en",
        "systransactionid" : 988482,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1656374400000,
        "topparentid" : 5294261,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656441872000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1665584403000,
        "permanentid" : "79c47db7fcf0da4a47eb77c5f61bfc66880d616e4ce5143a71a036255f49",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb4c10b334256d9ea8d28d",
        "transactionid" : 988482,
        "title" : "Arm CortexA510 Core Software Optimization Guide ",
        "products" : [ "Cortex-A510" ],
        "date" : 1665584403000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "PJ02607EXP-1901056752-266:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1665584403863400271,
        "navigationhierarchiescontenttype" : "Software Optimization Guide",
        "size" : 193,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665584372234,
        "syssize" : 193,
        "sysdate" : 1665584403000,
        "haslayout" : "1",
        "topparent" : "5294261",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294261,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Processor products" ],
        "content_description" : "This document describes aspects of the Cortex-A510 core micro-architecture that influence software performance.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
        "document_revision" : "5.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665584403000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/PJ02607EXP-1901056752-266/0102/?lang=en",
        "modified" : 1656441872000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1665584403863400271,
        "uri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexA510 Core Software Optimization Guide",
      "Uri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en",
      "Excerpt" : "Arm Cortex\\u2011A510 Core Software Optimization Guide This document is only available in a PDF ... Click Download to view. Arm CortexA510 Core Software Optimization Guide ArmV9 Cortex-A510",
      "FirstSentences" : "Arm Cortex\\u2011A510 Core Software Optimization Guide This document is only available in a PDF version. Click Download to view. Arm CortexA510 Core Software Optimization Guide ArmV9 Cortex-A510"
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CortexA510 Core Software Optimization Guide ",
      "document_number" : "PJ02607EXP-1901056752-266",
      "document_version" : "0102",
      "content_type" : "Software Optimization Guide",
      "systopparent" : "5294261",
      "sysauthor" : "Gordon Glennie;Zoltan.Kurtos@arm.com",
      "sysurihash" : "vO1IBtpLhkFbVHOk",
      "urihash" : "vO1IBtpLhkFbVHOk",
      "sysuri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en/pdf/arm_cortex_a510_core_software_optimization_guide.pdf",
      "systransactionid" : 910258,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1656374400000,
      "topparentid" : 5294261,
      "numberofpages" : 71,
      "sysconcepts" : "latencies ; Base register ; Data Cache ; memory access ; done ; instructions ; Contiguous ; core configurations ; documentation ; vector datapaths ; arm ; system failure ; pipelines ; L2 cache ; software performance ; export laws",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
      "attachmentparentid" : 5294261,
      "parentitem" : "62bb4c10b334256d9ea8d28d",
      "concepts" : "latencies ; Base register ; Data Cache ; memory access ; done ; instructions ; Contiguous ; core configurations ; documentation ; vector datapaths ; arm ; system failure ; pipelines ; L2 cache ; software performance ; export laws",
      "documenttype" : "pdf",
      "isattachment" : "5294261",
      "sysindexeddate" : 1656441914000,
      "permanentid" : "fa6b752462c886fc801fbdb253cff6190ac74318277d0c1b7689d230c509",
      "syslanguage" : [ "English" ],
      "itemid" : "62bb4c10b334256d9ea8d28f",
      "transactionid" : 910258,
      "title" : "Arm CortexA510 Core Software Optimization Guide ",
      "date" : 1656441914000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "PJ02607EXP-1901056752-266:0102:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers" ],
      "audience" : [ "Software Developers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1656441914342448067,
      "sysisattachment" : "5294261",
      "navigationhierarchiescontenttype" : "Software Optimization Guide",
      "sysattachmentparentid" : 5294261,
      "size" : 1276879,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62bb4c10b334256d9ea8d28f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656441901028,
      "syssize" : 1276879,
      "sysdate" : 1656441914000,
      "topparent" : "5294261",
      "author" : "Gordon Glennie;Zoltan.Kurtos@arm.com",
      "label_version" : "0102",
      "systopparentid" : 5294261,
      "content_description" : "This document describes aspects of the Cortex-A510 core micro-architecture that influence software performance.",
      "wordcount" : 2287,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656441914000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62bb4c10b334256d9ea8d28f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656441914342448067,
      "uri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en/pdf/arm_cortex_a510_core_software_optimization_guide.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CortexA510 Core Software Optimization Guide",
    "Uri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en/pdf/arm_cortex_a510_core_software_optimization_guide.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en/pdf/arm_cortex_a510_core_software_optimization_guide.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62bb4c10b334256d9ea8d28f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en/pdf/arm_cortex_a510_core_software_optimization_guide.pdf",
    "Excerpt" : "OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A ... You shall be responsible for ensuring that any use, duplication or disclosure of this ... (LES-PRE-20349)",
    "FirstSentences" : "Arm® Cortex®‑A510 Core Revision: r1p2 Software Optimization Guide Issue 5.0 Non-Confidential Copyright © 2021-2022 Arm Limited (or its affiliates). All rights reserved. PJ02607EXP-1901056752-266"
  }, {
    "title" : "Arm Cortex-M23 Safety Certificate",
    "uri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
    "printableUri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
    "clickUri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
    "excerpt" : "Arm Cortex-M23 Safety Certificate This document is only available in a PDF version. Click Download to view.",
    "firstSentences" : "Arm Cortex-M23 Safety Certificate This document is only available in a PDF version. Click Download to view. Arm Cortex-M23 Safety Certificate Cortex-M23",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Arm Cortex-M23 Safety Certificate",
      "uri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en/pdf/Arm-Cortex-M23-Safety-Certificate.pdf",
      "printableUri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en/pdf/Arm-Cortex-M23-Safety-Certificate.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/61eeabaa2b845d1c28eb3b9c",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en/pdf/Arm-Cortex-M23-Safety-Certificate.pdf",
      "excerpt" : "",
      "firstSentences" : null,
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-M23 Safety Certificate",
        "uri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
        "excerpt" : "Arm Cortex-M23 Safety Certificate This document is only available in a PDF version. Click Download to view.",
        "firstSentences" : "Arm Cortex-M23 Safety Certificate This document is only available in a PDF version. Click Download to view. Arm Cortex-M23 Safety Certificate Cortex-M23",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-M23 Safety Certificate ",
          "document_number" : "FS-71-220-21-0797",
          "document_version" : "0100",
          "content_type" : "Functional Safety Certificate",
          "systopparent" : "4954625",
          "sysurihash" : "NqlSHC5bkOAeWZMB",
          "urihash" : "NqlSHC5bkOAeWZMB",
          "sysuri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
          "systransactionid" : 864277,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1642982460000,
          "topparentid" : 4954625,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1643031466000,
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1649149699000,
          "permanentid" : "b32e68ff16768b778974a2eab5170e7beb9a28a4be88706923f660da320c",
          "syslanguage" : [ "English" ],
          "itemid" : "61eeabaa2b845d1c28eb3b9a",
          "transactionid" : 864277,
          "title" : "Arm Cortex-M23 Safety Certificate ",
          "products" : [ "Cortex-M23" ],
          "date" : 1649149699000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "FS-71-220-21-0797:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149699389547931,
          "navigationhierarchiescontenttype" : "Functional Safety Certificate",
          "size" : 152,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149441799,
          "syssize" : 152,
          "sysdate" : 1649149699000,
          "haslayout" : "1",
          "topparent" : "4954625",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4954625,
          "content_description" : "This safety certificate lists the parameters and standards to which Cortex-M23 has been tested.",
          "wordcount" : 18,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149699000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/FS-71-220-21-0797/0100/?lang=en",
          "modified" : 1643031466000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149699389547931,
          "uri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-M23 Safety Certificate",
        "Uri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
        "Excerpt" : "Arm Cortex-M23 Safety Certificate This document is only available in a PDF version. Click Download to view.",
        "FirstSentences" : "Arm Cortex-M23 Safety Certificate This document is only available in a PDF version. Click Download to view. Arm Cortex-M23 Safety Certificate Cortex-M23"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-M23 Safety Certificate ",
        "document_number" : "FS-71-220-21-0797",
        "document_version" : "0100",
        "content_type" : "Functional Safety Certificate",
        "systopparent" : "4954625",
        "sysurihash" : "VxuDTiHJMFSk5pC7",
        "urihash" : "VxuDTiHJMFSk5pC7",
        "sysuri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en/pdf/Arm-Cortex-M23-Safety-Certificate.pdf",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "validityscore" : 0.0,
        "published" : 1642982460000,
        "topparentid" : 4954625,
        "numberofpages" : 1,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
        "attachmentparentid" : 4954625,
        "parentitem" : "61eeabaa2b845d1c28eb3b9a",
        "documenttype" : "pdf",
        "isattachment" : "4954625",
        "sysindexeddate" : 1649149699000,
        "permanentid" : "64528b17c4645144ad1da8e896cc1c258237bed156c7d00e45a98fe48954",
        "itemid" : "61eeabaa2b845d1c28eb3b9c",
        "transactionid" : 864277,
        "title" : "Arm Cortex-M23 Safety Certificate ",
        "date" : 1649149699000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "FS-71-220-21-0797:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149699170002826,
        "sysisattachment" : "4954625",
        "navigationhierarchiescontenttype" : "Functional Safety Certificate",
        "sysattachmentparentid" : 4954625,
        "size" : 80366,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/61eeabaa2b845d1c28eb3b9c",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149442889,
        "syssize" : 80366,
        "sysdate" : 1649149699000,
        "topparent" : "4954625",
        "label_version" : "r1p0",
        "systopparentid" : 4954625,
        "content_description" : "This safety certificate lists the parameters and standards to which Cortex-M23 has been tested.",
        "wordcount" : 0,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149699000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/61eeabaa2b845d1c28eb3b9c",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "sysrowid" : 1649149699170002826,
        "uri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en/pdf/Arm-Cortex-M23-Safety-Certificate.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-M23 Safety Certificate",
      "Uri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en/pdf/Arm-Cortex-M23-Safety-Certificate.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en/pdf/Arm-Cortex-M23-Safety-Certificate.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/61eeabaa2b845d1c28eb3b9c",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en/pdf/Arm-Cortex-M23-Safety-Certificate.pdf",
      "Excerpt" : "",
      "FirstSentences" : null
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Cortex-M23 Safety Certificate ",
      "document_number" : "FS-71-220-21-0797",
      "document_version" : "0100",
      "content_type" : "Functional Safety Certificate",
      "systopparent" : "4954625",
      "sysurihash" : "NqlSHC5bkOAeWZMB",
      "urihash" : "NqlSHC5bkOAeWZMB",
      "sysuri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
      "systransactionid" : 864277,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1642982460000,
      "topparentid" : 4954625,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1643031466000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1649149699000,
      "permanentid" : "b32e68ff16768b778974a2eab5170e7beb9a28a4be88706923f660da320c",
      "syslanguage" : [ "English" ],
      "itemid" : "61eeabaa2b845d1c28eb3b9a",
      "transactionid" : 864277,
      "title" : "Arm Cortex-M23 Safety Certificate ",
      "products" : [ "Cortex-M23" ],
      "date" : 1649149699000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "FS-71-220-21-0797:0100:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149699389547931,
      "navigationhierarchiescontenttype" : "Functional Safety Certificate",
      "size" : 152,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149441799,
      "syssize" : 152,
      "sysdate" : 1649149699000,
      "haslayout" : "1",
      "topparent" : "4954625",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4954625,
      "content_description" : "This safety certificate lists the parameters and standards to which Cortex-M23 has been tested.",
      "wordcount" : 18,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
      "document_revision" : "0",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149699000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/FS-71-220-21-0797/0100/?lang=en",
      "modified" : 1643031466000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149699389547931,
      "uri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-M23 Safety Certificate",
    "Uri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
    "PrintableUri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
    "ClickUri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
    "Excerpt" : "Arm Cortex-M23 Safety Certificate This document is only available in a PDF version. Click Download to view.",
    "FirstSentences" : "Arm Cortex-M23 Safety Certificate This document is only available in a PDF version. Click Download to view. Arm Cortex-M23 Safety Certificate Cortex-M23"
  }, {
    "title" : "How do I configure multiple instances of ISP ACT server?",
    "uri" : "https://developer.arm.com/documentation/ka005051/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005051/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005051/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005051/1-0/en",
    "excerpt" : "For detailed instructions, see the Arm Image Signal Processor Control Tool User Guide ... 3. Use the following command to launch the context register connection ACT server in thectx0 ... KBA",
    "firstSentences" : "Article ID: KA005051 Applies To: Mali-C71AE Confidentiality: Customer Non-confidential Summary The Arm Control Tool allows me to monitor and control various settings, by providing a fast and ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How do I configure multiple instances of ISP ACT server? ",
      "document_number" : "ka005051",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5233942",
      "sysurihash" : "nOsjbAECbPNELTD9",
      "urihash" : "nOsjbAECbPNELTD9",
      "sysuri" : "https://developer.arm.com/documentation/ka005051/1-0/en",
      "systransactionid" : 870537,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1650021407000,
      "topparentid" : 5233942,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1650021458000,
      "sysconcepts" : "ACT servers ; contexts ; isp ; Mali ; settings ; control ; C71AE ; release package ; platform toolchain ; act-server ; configuration ; calibration ; math formula ; http-port",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "6036864bd6f3ea0b00e84795|5eec6ef1e24a5e02d07b2604" ],
      "concepts" : "ACT servers ; contexts ; isp ; Mali ; settings ; control ; C71AE ; release package ; platform toolchain ; act-server ; configuration ; calibration ; math formula ; http-port",
      "documenttype" : "html",
      "sysindexeddate" : 1650021527000,
      "permanentid" : "1ac0abbf78ad6ce0dd77afa70e9efc51750fd61bc969d54fe1b4af3d8488",
      "syslanguage" : [ "English" ],
      "itemid" : "6259545264e3265f7c90b30b",
      "transactionid" : 870537,
      "title" : "How do I configure multiple instances of ISP ACT server? ",
      "products" : [ "IV006", "Mali-C71AE" ],
      "date" : 1650021527000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005051:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1650021527567305777,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 6157,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005051/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1650021496347,
      "syssize" : 6157,
      "sysdate" : 1650021527000,
      "haslayout" : "1",
      "topparent" : "5233942",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5233942,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 267,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali Camera|Mali-C71AE", "Graphics and Multimedia Processors|Mali Camera|Mali-C71AE", "Mali Image Signal Processors|Mali-C71AE" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali Camera", "IP Products|Graphics and Multimedia Processors|Mali Camera|Mali-C71AE" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1650021527000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005051/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005051/1-0/?lang=en",
      "modified" : 1650021458000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1650021527567305777,
      "uri" : "https://developer.arm.com/documentation/ka005051/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I configure multiple instances of ISP ACT server?",
    "Uri" : "https://developer.arm.com/documentation/ka005051/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005051/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005051/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005051/1-0/en",
    "Excerpt" : "For detailed instructions, see the Arm Image Signal Processor Control Tool User Guide ... 3. Use the following command to launch the context register connection ACT server in thectx0 ... KBA",
    "FirstSentences" : "Article ID: KA005051 Applies To: Mali-C71AE Confidentiality: Customer Non-confidential Summary The Arm Control Tool allows me to monitor and control various settings, by providing a fast and ..."
  }, {
    "title" : "Arm RAN Acceleration Library Release Note",
    "uri" : "https://developer.arm.com/documentation/107561/22-04/en/pdf/arm_ran_acceleration_library_release_note_22_04_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/107561/22-04/en/pdf/arm_ran_acceleration_library_release_note_22_04_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/626a89147e121f01fd22e324",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/107561/22-04/en/pdf/arm_ran_acceleration_library_release_note_22_04_00_en.pdf",
    "excerpt" : "Copyright © 2020, 2022 Arm Limited (or its affiliates). ... Confidentiality Status ... 107561 ... This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification.",
    "firstSentences" : "Arm RAN Acceleration Library Product revision: 22.04 Release Note Non-Confidential Copyright © 2020, 2022 Arm Limited (or its affiliates). All rights reserved. Document ID: 107561 Arm RAN ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm RAN Acceleration Library Release Note",
      "uri" : "https://developer.arm.com/documentation/107561/22-04/en",
      "printableUri" : "https://developer.arm.com/documentation/107561/22-04/en",
      "clickUri" : "https://developer.arm.com/documentation/107561/22-04/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/107561/22-04/en",
      "excerpt" : "Arm RAN Acceleration Library Release Note This document is only available in a PDF version. Click Download to view. Arm RAN Acceleration Library Release Note 5GRANLibraryNetworking",
      "firstSentences" : "Arm RAN Acceleration Library Release Note This document is only available in a PDF version. Click Download to view. Arm RAN Acceleration Library Release Note 5GRANLibraryNetworking",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm RAN Acceleration Library Release Note ",
        "document_number" : "107561",
        "document_version" : "22-04",
        "content_type" : "Release Note",
        "systopparent" : "5242327",
        "sysurihash" : "jk5U7uqEPe9b2NxA",
        "urihash" : "jk5U7uqEPe9b2NxA",
        "sysuri" : "https://developer.arm.com/documentation/107561/22-04/en",
        "systransactionid" : 919663,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1651104000000,
        "topparentid" : 5242327,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1651149076000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5f781ac4f1097610b8102fdf", "5eec70d4e24a5e02d07b26b4|5f781ac4f1097610b8102fdf|5f78238af1097610b8102fe1" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1657898864000,
        "permanentid" : "48062da30d4faf330e0175508f312aca3d5aea7802217d4f225d2544636c",
        "syslanguage" : [ "English" ],
        "itemid" : "626a89147e121f01fd22e322",
        "transactionid" : 919663,
        "title" : "Arm RAN Acceleration Library Release Note ",
        "products" : [ "Arm RAN Acceleration Library" ],
        "date" : 1657898864000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "5G", "AArch64", "Networking" ],
        "document_id" : "107561:22-04:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657898864333593838,
        "navigationhierarchiescontenttype" : "Release Note",
        "size" : 180,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/107561/22-04/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657898858794,
        "syssize" : 180,
        "sysdate" : 1657898864000,
        "haslayout" : "1",
        "topparent" : "5242327",
        "label_version" : "22.04",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5242327,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "Arm RAN Acceleration Library contains a set of functions for accelerating telecommunications applications such as, but not limited to, 5G Radio Access Networks (RANs).",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|5G Tools", "Tools and Software|5G Tools|Arm RAN Acceleration Library" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|5G Tools", "Tools and Software|5G Tools|Arm RAN Acceleration Library" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657898864000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/107561/22-04/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/107561/22-04/?lang=en",
        "modified" : 1651149076000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1657898864333593838,
        "uri" : "https://developer.arm.com/documentation/107561/22-04/en",
        "syscollection" : "default"
      },
      "Title" : "Arm RAN Acceleration Library Release Note",
      "Uri" : "https://developer.arm.com/documentation/107561/22-04/en",
      "PrintableUri" : "https://developer.arm.com/documentation/107561/22-04/en",
      "ClickUri" : "https://developer.arm.com/documentation/107561/22-04/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/107561/22-04/en",
      "Excerpt" : "Arm RAN Acceleration Library Release Note This document is only available in a PDF version. Click Download to view. Arm RAN Acceleration Library Release Note 5GRANLibraryNetworking",
      "FirstSentences" : "Arm RAN Acceleration Library Release Note This document is only available in a PDF version. Click Download to view. Arm RAN Acceleration Library Release Note 5GRANLibraryNetworking"
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm RAN Acceleration Library Release Note ",
      "document_number" : "107561",
      "document_version" : "22-04",
      "content_type" : "Release Note",
      "systopparent" : "5242327",
      "sysauthor" : "Arm",
      "sysurihash" : "IOKTgFOgG0meVñUS",
      "urihash" : "IOKTgFOgG0meVñUS",
      "sysuri" : "https://developer.arm.com/documentation/107561/22-04/en/pdf/arm_ran_acceleration_library_release_note_22_04_00_en.pdf",
      "systransactionid" : 877822,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1651104000000,
      "topparentid" : 5242327,
      "numberofpages" : 12,
      "sysconcepts" : "Acceleration Library ; arm ; documentation ; implementations ; matrix-vector multiplication ; accumulator ; batch ; PMULL extension ; matches the behavior ; optimizations ; installation ; limitations ; deliverables ; developer ; release ; history",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5f781ac4f1097610b8102fdf", "5eec70d4e24a5e02d07b26b4|5f781ac4f1097610b8102fdf|5f78238af1097610b8102fe1" ],
      "syscompany" : "Arm Limited",
      "attachmentparentid" : 5242327,
      "parentitem" : "626a89147e121f01fd22e322",
      "concepts" : "Acceleration Library ; arm ; documentation ; implementations ; matrix-vector multiplication ; accumulator ; batch ; PMULL extension ; matches the behavior ; optimizations ; installation ; limitations ; deliverables ; developer ; release ; history",
      "documenttype" : "pdf",
      "isattachment" : "5242327",
      "sysindexeddate" : 1651149131000,
      "permanentid" : "1fd88e4ced088b727ae4a1d898e2a35fd672f009f1c1c9bf807c37fdb1f6",
      "syslanguage" : [ "English" ],
      "itemid" : "626a89147e121f01fd22e324",
      "transactionid" : 877822,
      "title" : "Arm RAN Acceleration Library Release Note ",
      "subject" : "Release Notes",
      "date" : 1651149131000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "107561:22-04:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Software Developers" ],
      "audience" : [ "Application Developers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1651149131301741232,
      "sysisattachment" : "5242327",
      "navigationhierarchiescontenttype" : "Release Note",
      "company" : "Arm Limited",
      "sysattachmentparentid" : 5242327,
      "size" : 293574,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/626a89147e121f01fd22e324",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1651149086576,
      "syssubject" : "Release Notes",
      "syssize" : 293574,
      "sysdate" : 1651149131000,
      "topparent" : "5242327",
      "author" : "Arm",
      "label_version" : "22.04",
      "systopparentid" : 5242327,
      "content_description" : "Arm RAN Acceleration Library contains a set of functions for accelerating telecommunications applications such as, but not limited to, 5G Radio Access Networks (RANs).",
      "wordcount" : 618,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|5G Tools", "Tools and Software|5G Tools|Arm RAN Acceleration Library" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|5G Tools", "Tools and Software|5G Tools|Arm RAN Acceleration Library" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1651149131000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/626a89147e121f01fd22e324",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1651149131301741232,
      "uri" : "https://developer.arm.com/documentation/107561/22-04/en/pdf/arm_ran_acceleration_library_release_note_22_04_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm RAN Acceleration Library Release Note",
    "Uri" : "https://developer.arm.com/documentation/107561/22-04/en/pdf/arm_ran_acceleration_library_release_note_22_04_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/107561/22-04/en/pdf/arm_ran_acceleration_library_release_note_22_04_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/626a89147e121f01fd22e324",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/107561/22-04/en/pdf/arm_ran_acceleration_library_release_note_22_04_00_en.pdf",
    "Excerpt" : "Copyright © 2020, 2022 Arm Limited (or its affiliates). ... Confidentiality Status ... 107561 ... This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification.",
    "FirstSentences" : "Arm RAN Acceleration Library Product revision: 22.04 Release Note Non-Confidential Copyright © 2020, 2022 Arm Limited (or its affiliates). All rights reserved. Document ID: 107561 Arm RAN ..."
  }, {
    "title" : "Installing Keil MDK for STMicroelectronics Edition",
    "uri" : "https://developer.arm.com/documentation/kan344/1-0/en/pdf/apnt_344.pdf",
    "printableUri" : "https://developer.arm.com/documentation/kan344/1-0/en/pdf/apnt_344.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62569f8164e3265f7c90b2e8",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/kan344/1-0/en/pdf/apnt_344.pdf",
    "excerpt" : "Open the dialog File — License Management. and select the Single-User License tab. ... 2. To activate the product, enter the LIC in the field New License ID Code (LIC) of ... Management. 3.",
    "firstSentences" : "Installing Keil MDK for STMicroelectronics Edition KAN 344, Spring 2022, V 1.0 Abstract keil-feedback@arm.com Keil MDK for STM32F0/G0/L0 and BlueNRG-1/2/LP/LPS provides software developers working ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Installing Keil MDK for STMicroelectronics Edition",
      "uri" : "https://developer.arm.com/documentation/kan344/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/kan344/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/kan344/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/kan344/1-0/en",
      "excerpt" : "Installing Keil MDK for STMicroelectronics Edition Keil Application Note 344 Keil MDK for STM32F0\\/G0\\/L0 ... This edition includes the Arm C\\/C++ Compiler, the Keil RTX5 real-time operating ...",
      "firstSentences" : "Installing Keil MDK for STMicroelectronics Edition Keil Application Note 344 Keil MDK for STM32F0\\/G0\\/L0 and BlueNRG-1\\/2\\/LP\\/LPS provides software developers working with STM32 and BlueNRG ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Installing Keil MDK for STMicroelectronics Edition ",
        "document_number" : "kan344",
        "document_version" : "1-0",
        "content_type" : "Application Note",
        "systopparent" : "5233282",
        "sysurihash" : "p2LtcCsdijKðsZLY",
        "urihash" : "p2LtcCsdijKðsZLY",
        "sysuri" : "https://developer.arm.com/documentation/kan344/1-0/en",
        "systransactionid" : 869147,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1649808000000,
        "topparentid" : 5233282,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649844097000,
        "sysconcepts" : "STMicroelectronics devices ; M0 ; cores ; Cortex ; STM32 CubeMX ; peripherals",
        "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
        "concepts" : "STMicroelectronics devices ; M0 ; cores ; Cortex ; STM32 CubeMX ; peripherals",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649844277000,
        "permanentid" : "c64f944326363d70c5da8f65ec37e59de2cf21a988df0679eb066fc7c0a7",
        "syslanguage" : [ "English" ],
        "itemid" : "62569f8164e3265f7c90b2e6",
        "transactionid" : 869147,
        "title" : "Installing Keil MDK for STMicroelectronics Edition ",
        "products" : [ "Keil MDK" ],
        "date" : 1649844276000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "kan344:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Firmware Engineers" ],
        "audience" : [ "Embedded Software Developers", "Firmware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649844276947809999,
        "navigationhierarchiescontenttype" : "Application Note",
        "size" : 812,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/kan344/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649844125204,
        "syssize" : 812,
        "sysdate" : 1649844276000,
        "haslayout" : "1",
        "topparent" : "5233282",
        "label_version" : "v1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5233282,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "This application note explains how to install Keil MDK for Cortex-M0/M0+ based devices from STMicroelectronics.",
        "wordcount" : 75,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK" ],
        "document_revision" : "1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649844277000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/kan344/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/kan344/1-0/?lang=en",
        "modified" : 1649844097000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649844276947809999,
        "uri" : "https://developer.arm.com/documentation/kan344/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "Installing Keil MDK for STMicroelectronics Edition",
      "Uri" : "https://developer.arm.com/documentation/kan344/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/kan344/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/kan344/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/kan344/1-0/en",
      "Excerpt" : "Installing Keil MDK for STMicroelectronics Edition Keil Application Note 344 Keil MDK for STM32F0\\/G0\\/L0 ... This edition includes the Arm C\\/C++ Compiler, the Keil RTX5 real-time operating ...",
      "FirstSentences" : "Installing Keil MDK for STMicroelectronics Edition Keil Application Note 344 Keil MDK for STM32F0\\/G0\\/L0 and BlueNRG-1\\/2\\/LP\\/LPS provides software developers working with STM32 and BlueNRG ..."
    },
    "childResults" : [ {
      "title" : "Installing Keil MDK for STMicroelectronics Edition",
      "uri" : "https://developer.arm.com/documentation/kan344/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/kan344/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/kan344/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/kan344/1-0/en",
      "excerpt" : "Installing Keil MDK for STMicroelectronics Edition Keil Application Note 344 Keil MDK for STM32F0\\/G0\\/L0 ... This edition includes the Arm C\\/C++ Compiler, the Keil RTX5 real-time operating ...",
      "firstSentences" : "Installing Keil MDK for STMicroelectronics Edition Keil Application Note 344 Keil MDK for STM32F0\\/G0\\/L0 and BlueNRG-1\\/2\\/LP\\/LPS provides software developers working with STM32 and BlueNRG ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Installing Keil MDK for STMicroelectronics Edition ",
        "document_number" : "kan344",
        "document_version" : "1-0",
        "content_type" : "Application Note",
        "systopparent" : "5233282",
        "sysurihash" : "p2LtcCsdijKðsZLY",
        "urihash" : "p2LtcCsdijKðsZLY",
        "sysuri" : "https://developer.arm.com/documentation/kan344/1-0/en",
        "systransactionid" : 869147,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1649808000000,
        "topparentid" : 5233282,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649844097000,
        "sysconcepts" : "STMicroelectronics devices ; M0 ; cores ; Cortex ; STM32 CubeMX ; peripherals",
        "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
        "concepts" : "STMicroelectronics devices ; M0 ; cores ; Cortex ; STM32 CubeMX ; peripherals",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649844277000,
        "permanentid" : "c64f944326363d70c5da8f65ec37e59de2cf21a988df0679eb066fc7c0a7",
        "syslanguage" : [ "English" ],
        "itemid" : "62569f8164e3265f7c90b2e6",
        "transactionid" : 869147,
        "title" : "Installing Keil MDK for STMicroelectronics Edition ",
        "products" : [ "Keil MDK" ],
        "date" : 1649844276000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "kan344:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Firmware Engineers" ],
        "audience" : [ "Embedded Software Developers", "Firmware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649844276947809999,
        "navigationhierarchiescontenttype" : "Application Note",
        "size" : 812,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/kan344/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649844125204,
        "syssize" : 812,
        "sysdate" : 1649844276000,
        "haslayout" : "1",
        "topparent" : "5233282",
        "label_version" : "v1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5233282,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "This application note explains how to install Keil MDK for Cortex-M0/M0+ based devices from STMicroelectronics.",
        "wordcount" : 75,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK" ],
        "document_revision" : "1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649844277000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/kan344/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/kan344/1-0/?lang=en",
        "modified" : 1649844097000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649844276947809999,
        "uri" : "https://developer.arm.com/documentation/kan344/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "Installing Keil MDK for STMicroelectronics Edition",
      "Uri" : "https://developer.arm.com/documentation/kan344/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/kan344/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/kan344/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/kan344/1-0/en",
      "Excerpt" : "Installing Keil MDK for STMicroelectronics Edition Keil Application Note 344 Keil MDK for STM32F0\\/G0\\/L0 ... This edition includes the Arm C\\/C++ Compiler, the Keil RTX5 real-time operating ...",
      "FirstSentences" : "Installing Keil MDK for STMicroelectronics Edition Keil Application Note 344 Keil MDK for STM32F0\\/G0\\/L0 and BlueNRG-1\\/2\\/LP\\/LPS provides software developers working with STM32 and BlueNRG ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Installing Keil MDK for STMicroelectronics Edition ",
      "document_number" : "kan344",
      "document_version" : "1-0",
      "content_type" : "Application Note",
      "systopparent" : "5233282",
      "sysauthor" : "Christopher Seidl",
      "sysurihash" : "H8i84bMzY1FcG2zN",
      "urihash" : "H8i84bMzY1FcG2zN",
      "sysuri" : "https://developer.arm.com/documentation/kan344/1-0/en/pdf/apnt_344.pdf",
      "systransactionid" : 869147,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1649808000000,
      "topparentid" : 5233282,
      "numberofpages" : 4,
      "sysconcepts" : "installations ; folder ; Tick Launch μVision ; Keil ; desired destination ; contact information ; administration rights ; one-year term ; Activation guide ; STM32 CubeMX ; peripherals",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "attachmentparentid" : 5233282,
      "parentitem" : "62569f8164e3265f7c90b2e6",
      "concepts" : "installations ; folder ; Tick Launch μVision ; Keil ; desired destination ; contact information ; administration rights ; one-year term ; Activation guide ; STM32 CubeMX ; peripherals",
      "documenttype" : "pdf",
      "isattachment" : "5233282",
      "sysindexeddate" : 1649844277000,
      "permanentid" : "c1986db4ef425a1aa356d3480d037005256b0c828d1848b620dc312ec557",
      "syslanguage" : [ "English" ],
      "itemid" : "62569f8164e3265f7c90b2e8",
      "transactionid" : 869147,
      "title" : "Installing Keil MDK for STMicroelectronics Edition ",
      "date" : 1649844277000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "kan344:1-0:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Firmware Engineers" ],
      "audience" : [ "Embedded Software Developers", "Firmware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649844277716367361,
      "sysisattachment" : "5233282",
      "navigationhierarchiescontenttype" : "Application Note",
      "sysattachmentparentid" : 5233282,
      "size" : 271061,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62569f8164e3265f7c90b2e8",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649844126878,
      "syssize" : 271061,
      "sysdate" : 1649844277000,
      "topparent" : "5233282",
      "author" : "Christopher Seidl",
      "label_version" : "v1.0",
      "systopparentid" : 5233282,
      "content_description" : "This application note explains how to install Keil MDK for Cortex-M0/M0+ based devices from STMicroelectronics.",
      "wordcount" : 228,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649844277000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62569f8164e3265f7c90b2e8",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649844277716367361,
      "uri" : "https://developer.arm.com/documentation/kan344/1-0/en/pdf/apnt_344.pdf",
      "syscollection" : "default"
    },
    "Title" : "Installing Keil MDK for STMicroelectronics Edition",
    "Uri" : "https://developer.arm.com/documentation/kan344/1-0/en/pdf/apnt_344.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/kan344/1-0/en/pdf/apnt_344.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62569f8164e3265f7c90b2e8",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/kan344/1-0/en/pdf/apnt_344.pdf",
    "Excerpt" : "Open the dialog File — License Management. and select the Single-User License tab. ... 2. To activate the product, enter the LIC in the field New License ID Code (LIC) of ... Management. 3.",
    "FirstSentences" : "Installing Keil MDK for STMicroelectronics Edition KAN 344, Spring 2022, V 1.0 Abstract keil-feedback@arm.com Keil MDK for STM32F0/G0/L0 and BlueNRG-1/2/LP/LPS provides software developers working ..."
  }, {
    "title" : "How do I use Mali-C52/C32 and Mali-C55 ISP Cmodel to generate reference data for creating new testcases?",
    "uri" : "https://developer.arm.com/documentation/ka001773/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001773/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001773/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001773/1-0/en",
    "excerpt" : "In C52\\/C32: Header:\\n\\n#ISP1.width.height.depth.type.layers\\n\\n0001920\\n\\n0001080\\n\\ ... vdata0 vdata1 vdata2 For example, the first 32-byte bin data after the header is as follows: ... KBA",
    "firstSentences" : "Article ID: KA001773 Applies To: Mali-C32, Mali-C52, Mali-C55 Confidentiality: Customer Non-confidential Answer 1. Run Cmodel. In the hardware release package, you can find Cmodel files for Linux ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How do I use Mali-C52/C32 and Mali-C55 ISP Cmodel to generate reference data for creating new testcases? ",
      "document_number" : "ka001773",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3849485",
      "sysurihash" : "Nl1mMnGepxngðqc5",
      "urihash" : "Nl1mMnGepxngðqc5",
      "sysuri" : "https://developer.arm.com/documentation/ka001773/1-0/en",
      "systransactionid" : 903620,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1655363975000,
      "topparentid" : 3849485,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1655364023000,
      "sysconcepts" : "frame file ; reference data ; execution script ; command ; test bench ; Cmodel ; run ; c55 ; Read Image Signal Processor ; behaviors",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2606", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2606", "6036864bd6f3ea0b00e84795|5eec6ef1e24a5e02d07b2606", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6f02e24a5e02d07b2608", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6f02e24a5e02d07b2608", "6036864bd6f3ea0b00e84795|5eec6f02e24a5e02d07b2608", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01" ],
      "concepts" : "frame file ; reference data ; execution script ; command ; test bench ; Cmodel ; run ; c55 ; Read Image Signal Processor ; behaviors",
      "documenttype" : "html",
      "sysindexeddate" : 1655364056000,
      "permanentid" : "4ca7ecc4b5f3092e6a0d30bca1856c30772cb081673d981c8ab876c7a3d0",
      "syslanguage" : [ "English" ],
      "itemid" : "62aad9b7b334256d9ea8b60d",
      "transactionid" : 903620,
      "title" : "How do I use Mali-C52/C32 and Mali-C55 ISP Cmodel to generate reference data for creating new testcases? ",
      "products" : [ "IV009", "IV009-GRP", "IV020", "IV020-GRP", "IV021", "Mali-C55" ],
      "date" : 1655364056000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001773:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655364056004549218,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 6932,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001773/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655364043678,
      "syssize" : 6932,
      "sysdate" : 1655364056000,
      "haslayout" : "1",
      "topparent" : "3849485",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3849485,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 325,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "Mali Image Signal Processors|Mali-C52", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C32", "Graphics and Multimedia Processors|Mali ISPs|Mali-C32", "Mali Image Signal Processors|Mali-C32", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55", "Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali ISPs", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C32", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
      "document_revision" : "12",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655364056000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001773/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001773/1-0/?lang=en",
      "modified" : 1655364023000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655364056004549218,
      "uri" : "https://developer.arm.com/documentation/ka001773/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I use Mali-C52/C32 and Mali-C55 ISP Cmodel to generate reference data for creating new testcases?",
    "Uri" : "https://developer.arm.com/documentation/ka001773/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001773/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001773/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001773/1-0/en",
    "Excerpt" : "In C52\\/C32: Header:\\n\\n#ISP1.width.height.depth.type.layers\\n\\n0001920\\n\\n0001080\\n\\ ... vdata0 vdata1 vdata2 For example, the first 32-byte bin data after the header is as follows: ... KBA",
    "FirstSentences" : "Article ID: KA001773 Applies To: Mali-C32, Mali-C52, Mali-C55 Confidentiality: Customer Non-confidential Answer 1. Run Cmodel. In the hardware release package, you can find Cmodel files for Linux ..."
  }, {
    "title" : "Arm Mali Image Signal Processor (ISP) Comparison Table",
    "uri" : "https://developer.arm.com/documentation/107603/0100/en/pdf/Arm_Mali_ISP_Comparison_Table_V1.pdf",
    "printableUri" : "https://developer.arm.com/documentation/107603/0100/en/pdf/Arm_Mali_ISP_Comparison_Table_V1.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62a09920b334256d9ea8b314",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/107603/0100/en/pdf/Arm_Mali_ISP_Comparison_Table_V1.pdf",
    "excerpt" : "AXI3, AHB-lite ... No ... N/A ... Mali-C55 ... Multi-sensor ... Up to 8 cameras ... RGGB 48Mpix (8192 x 6144) ... Sinter 2.6 or Sinter Lite ... Temper 4 ... Yes (optional) Iridix v8.1 ... 16",
    "firstSentences" : "Arm Mali Image Signal Processor (ISP) Comparison Table The Mali family of ISPs brings next-generation image processing capabilities to commercial, industrial and consumer devices. These offer a ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Mali Image Signal Processor (ISP) Comparison Table",
      "uri" : "https://developer.arm.com/documentation/107603/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/107603/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/107603/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/107603/0100/en",
      "excerpt" : "Arm Mali Image Signal Processor (ISP) Comparison Table This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Mali Image Signal Processor (ISP) Comparison Table This document is only available in a PDF version. Click Download to view. Arm Mali Image Signal Processor (ISP) Comparison Table Mali Image ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Mali Image Signal Processor (ISP) Comparison Table ",
        "document_number" : "107603",
        "document_version" : "0100",
        "content_type" : "Product Comparison Table",
        "systopparent" : "5277144",
        "sysurihash" : "lfyhuN0ctMaKUYue",
        "urihash" : "lfyhuN0ctMaKUYue",
        "sysuri" : "https://developer.arm.com/documentation/107603/0100/en",
        "systransactionid" : 899652,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1654646400000,
        "topparentid" : 5277144,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654692128000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "6036864bd6f3ea0b00e84795|5eec6ef1e24a5e02d07b2604", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1654692157000,
        "permanentid" : "92deb3f0b11d627bff7bf731d96ec5e1cae9f7e0603d54ff4da3f7748170",
        "syslanguage" : [ "English" ],
        "itemid" : "62a09920b334256d9ea8b312",
        "transactionid" : 899652,
        "title" : "Arm Mali Image Signal Processor (ISP) Comparison Table ",
        "products" : [ "Mali-C32", "Mali-C52", "Mali-C71", "Mali-C71AE", "Mali-C55" ],
        "date" : 1654692157000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Image Signal Processors (ISPs)",
        "navigationhierarchiestopics" : [ "IoT", "Industrial", "Automotive", "Artificial intelligence", "Machine Learning", "Endpoint AI", "Image processing", "Image recognition", "Computer vision", "ADAS", "Autonomous driving system", "Digital cockpit", "Functional Safety", "Arm Total Solutions for IoT" ],
        "document_id" : "107603:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Embedded Software Developers", "Graphics Developers", "SoC Designers" ],
        "audience" : [ "Software Developers", "Embedded Software Developers", "Graphics Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654692157431826323,
        "navigationhierarchiescontenttype" : "Product Comparison Table",
        "size" : 255,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/107603/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654692144135,
        "syssize" : 255,
        "sysdate" : 1654692157000,
        "haslayout" : "1",
        "topparent" : "5277144",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277144,
        "navigationhierarchiescategories" : [ "Processor products", "IoT" ],
        "content_description" : "The Mali image signal processor (ISP) comparison table. These ISPs are found in various vision and display applications for IoT, industrial and automotive.",
        "wordcount" : 27,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "Mali Image Signal Processors|Mali-C71AE", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55", "Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali ISPs", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654692157000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/107603/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/107603/0100/?lang=en",
        "modified" : 1654692128000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654692157431826323,
        "uri" : "https://developer.arm.com/documentation/107603/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Mali Image Signal Processor (ISP) Comparison Table",
      "Uri" : "https://developer.arm.com/documentation/107603/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/107603/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/107603/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/107603/0100/en",
      "Excerpt" : "Arm Mali Image Signal Processor (ISP) Comparison Table This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Mali Image Signal Processor (ISP) Comparison Table This document is only available in a PDF version. Click Download to view. Arm Mali Image Signal Processor (ISP) Comparison Table Mali Image ..."
    },
    "childResults" : [ {
      "title" : "Arm Mali Image Signal Processor (ISP) Comparison Table",
      "uri" : "https://developer.arm.com/documentation/107603/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/107603/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/107603/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/107603/0100/en",
      "excerpt" : "Arm Mali Image Signal Processor (ISP) Comparison Table This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Mali Image Signal Processor (ISP) Comparison Table This document is only available in a PDF version. Click Download to view. Arm Mali Image Signal Processor (ISP) Comparison Table Mali Image ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Mali Image Signal Processor (ISP) Comparison Table ",
        "document_number" : "107603",
        "document_version" : "0100",
        "content_type" : "Product Comparison Table",
        "systopparent" : "5277144",
        "sysurihash" : "lfyhuN0ctMaKUYue",
        "urihash" : "lfyhuN0ctMaKUYue",
        "sysuri" : "https://developer.arm.com/documentation/107603/0100/en",
        "systransactionid" : 899652,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1654646400000,
        "topparentid" : 5277144,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654692128000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "6036864bd6f3ea0b00e84795|5eec6ef1e24a5e02d07b2604", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1654692157000,
        "permanentid" : "92deb3f0b11d627bff7bf731d96ec5e1cae9f7e0603d54ff4da3f7748170",
        "syslanguage" : [ "English" ],
        "itemid" : "62a09920b334256d9ea8b312",
        "transactionid" : 899652,
        "title" : "Arm Mali Image Signal Processor (ISP) Comparison Table ",
        "products" : [ "Mali-C32", "Mali-C52", "Mali-C71", "Mali-C71AE", "Mali-C55" ],
        "date" : 1654692157000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Image Signal Processors (ISPs)",
        "navigationhierarchiestopics" : [ "IoT", "Industrial", "Automotive", "Artificial intelligence", "Machine Learning", "Endpoint AI", "Image processing", "Image recognition", "Computer vision", "ADAS", "Autonomous driving system", "Digital cockpit", "Functional Safety", "Arm Total Solutions for IoT" ],
        "document_id" : "107603:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Embedded Software Developers", "Graphics Developers", "SoC Designers" ],
        "audience" : [ "Software Developers", "Embedded Software Developers", "Graphics Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654692157431826323,
        "navigationhierarchiescontenttype" : "Product Comparison Table",
        "size" : 255,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/107603/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654692144135,
        "syssize" : 255,
        "sysdate" : 1654692157000,
        "haslayout" : "1",
        "topparent" : "5277144",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277144,
        "navigationhierarchiescategories" : [ "Processor products", "IoT" ],
        "content_description" : "The Mali image signal processor (ISP) comparison table. These ISPs are found in various vision and display applications for IoT, industrial and automotive.",
        "wordcount" : 27,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "Mali Image Signal Processors|Mali-C71AE", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55", "Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali ISPs", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654692157000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/107603/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/107603/0100/?lang=en",
        "modified" : 1654692128000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654692157431826323,
        "uri" : "https://developer.arm.com/documentation/107603/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Mali Image Signal Processor (ISP) Comparison Table",
      "Uri" : "https://developer.arm.com/documentation/107603/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/107603/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/107603/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/107603/0100/en",
      "Excerpt" : "Arm Mali Image Signal Processor (ISP) Comparison Table This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Mali Image Signal Processor (ISP) Comparison Table This document is only available in a PDF version. Click Download to view. Arm Mali Image Signal Processor (ISP) Comparison Table Mali Image ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Mali Image Signal Processor (ISP) Comparison Table ",
      "document_number" : "107603",
      "document_version" : "0100",
      "content_type" : "Product Comparison Table",
      "systopparent" : "5277144",
      "sysurihash" : "jzSyyzfKsV0fLmWk",
      "urihash" : "jzSyyzfKsV0fLmWk",
      "sysuri" : "https://developer.arm.com/documentation/107603/0100/en/pdf/Arm_Mali_ISP_Comparison_Table_V1.pdf",
      "systransactionid" : 899652,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1654646400000,
      "topparentid" : 5277144,
      "numberofpages" : 1,
      "sysconcepts" : "virtual cameras ; arm ; real-time ; rights reserved ; extended level ; manager today ; assistance systems ; smart displays ; vision applications ; consumer devices ; processing capabilities ; Mali family of ISPs ; graphics-and-multimedia",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "6036864bd6f3ea0b00e84795|5eec6ef1e24a5e02d07b2604", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01" ],
      "attachmentparentid" : 5277144,
      "parentitem" : "62a09920b334256d9ea8b312",
      "concepts" : "virtual cameras ; arm ; real-time ; rights reserved ; extended level ; manager today ; assistance systems ; smart displays ; vision applications ; consumer devices ; processing capabilities ; Mali family of ISPs ; graphics-and-multimedia",
      "documenttype" : "pdf",
      "isattachment" : "5277144",
      "sysindexeddate" : 1654692157000,
      "permanentid" : "5f4d2e017593ff7f279f2c3f56a00c3b1e6d7c5321ea5cc0b4f6b19f43ce",
      "syslanguage" : [ "English" ],
      "itemid" : "62a09920b334256d9ea8b314",
      "transactionid" : 899652,
      "title" : "Arm Mali Image Signal Processor (ISP) Comparison Table ",
      "date" : 1654692157000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "107603:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Embedded Software Developers", "Graphics Developers", "SoC Designers" ],
      "audience" : [ "Software Developers", "Embedded Software Developers", "Graphics Developers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1654692157536293373,
      "sysisattachment" : "5277144",
      "navigationhierarchiescontenttype" : "Product Comparison Table",
      "sysattachmentparentid" : 5277144,
      "size" : 66882,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62a09920b334256d9ea8b314",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1654692146206,
      "syssize" : 66882,
      "sysdate" : 1654692157000,
      "topparent" : "5277144",
      "label_version" : "1.0",
      "systopparentid" : 5277144,
      "content_description" : "The Mali image signal processor (ISP) comparison table. These ISPs are found in various vision and display applications for IoT, industrial and automotive.",
      "wordcount" : 203,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "Mali Image Signal Processors|Mali-C71AE", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55", "Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali ISPs", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1654692157000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62a09920b334256d9ea8b314",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1654692157536293373,
      "uri" : "https://developer.arm.com/documentation/107603/0100/en/pdf/Arm_Mali_ISP_Comparison_Table_V1.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Mali Image Signal Processor (ISP) Comparison Table",
    "Uri" : "https://developer.arm.com/documentation/107603/0100/en/pdf/Arm_Mali_ISP_Comparison_Table_V1.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/107603/0100/en/pdf/Arm_Mali_ISP_Comparison_Table_V1.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62a09920b334256d9ea8b314",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/107603/0100/en/pdf/Arm_Mali_ISP_Comparison_Table_V1.pdf",
    "Excerpt" : "AXI3, AHB-lite ... No ... N/A ... Mali-C55 ... Multi-sensor ... Up to 8 cameras ... RGGB 48Mpix (8192 x 6144) ... Sinter 2.6 or Sinter Lite ... Temper 4 ... Yes (optional) Iridix v8.1 ... 16",
    "FirstSentences" : "Arm Mali Image Signal Processor (ISP) Comparison Table The Mali family of ISPs brings next-generation image processing capabilities to commercial, industrial and consumer devices. These offer a ..."
  }, {
    "title" : "How do I modify the ISP driver to support Linux kernel 5.x?",
    "uri" : "https://developer.arm.com/documentation/ka005025/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005025/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005025/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005025/1-0/en",
    "excerpt" : "vfd->ioctl_ops = &isp_v4l2_m2m_ioctl_ops;\\n ... vfd->vfl_dir = VFL_DIR_RX;\\n ... goto free_res;\\n }\\n }\\n#else\\n g_subdevs.notifier.subdevs = (struct v4l2_async_subdev **)&g_subdevs. ... KBA",
    "firstSentences" : "Article ID: KA005025 Applies To: Mali-C52, Mali-C55, Mali-C71AE Confidentiality: Customer Non-confidential Summary Without V4L2 support, the ISP reference driver does not use many kernel APIs, and ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How do I modify the ISP driver to support Linux kernel 5.x? ",
      "document_number" : "ka005025",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5152665",
      "sysurihash" : "tahsG7bOLgocN81B",
      "urihash" : "tahsG7bOLgocN81B",
      "sysuri" : "https://developer.arm.com/documentation/ka005025/1-0/en",
      "systransactionid" : 917181,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1657530507000,
      "topparentid" : 5152665,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1657530589000,
      "sysconcepts" : "v4l2 ; isp ; kernel ; APIs ; caps ; m2m ; querycap ; nsystem ; mandatory ; Subdevice notifier ; interface ; handler ; reference",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "6036864bd6f3ea0b00e84795|5eec6ef1e24a5e02d07b2604", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2606", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2606", "6036864bd6f3ea0b00e84795|5eec6ef1e24a5e02d07b2606", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01" ],
      "concepts" : "v4l2 ; isp ; kernel ; APIs ; caps ; m2m ; querycap ; nsystem ; mandatory ; Subdevice notifier ; interface ; handler ; reference",
      "documenttype" : "html",
      "sysindexeddate" : 1657530679000,
      "permanentid" : "3e946ce666025fe28d49acb36df284802866e988d496c8f860128c0df17c",
      "syslanguage" : [ "English" ],
      "itemid" : "62cbe8dd31ea212bb6625f52",
      "transactionid" : 917181,
      "title" : "How do I modify the ISP driver to support Linux kernel 5.x? ",
      "products" : [ "IV006", "IV009", "IV009-GRP", "IV021", "Mali-C55", "Mali-C71AE" ],
      "date" : 1657530679000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005025:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657530679071081635,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 4947,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005025/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657530606406,
      "syssize" : 4947,
      "sysdate" : 1657530679000,
      "haslayout" : "1",
      "topparent" : "5152665",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5152665,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 196,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "Mali Image Signal Processors|Mali-C71AE", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "Mali Image Signal Processors|Mali-C52", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55", "Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali ISPs", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
      "document_revision" : "5",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657530679000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005025/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005025/1-0/?lang=en",
      "modified" : 1657530589000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657530679071081635,
      "uri" : "https://developer.arm.com/documentation/ka005025/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I modify the ISP driver to support Linux kernel 5.x?",
    "Uri" : "https://developer.arm.com/documentation/ka005025/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005025/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005025/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005025/1-0/en",
    "Excerpt" : "vfd->ioctl_ops = &isp_v4l2_m2m_ioctl_ops;\\n ... vfd->vfl_dir = VFL_DIR_RX;\\n ... goto free_res;\\n }\\n }\\n#else\\n g_subdevs.notifier.subdevs = (struct v4l2_async_subdev **)&g_subdevs. ... KBA",
    "FirstSentences" : "Article ID: KA005025 Applies To: Mali-C52, Mali-C55, Mali-C71AE Confidentiality: Customer Non-confidential Summary Without V4L2 support, the ISP reference driver does not use many kernel APIs, and ..."
  }, {
    "title" : "How do I synthesize with encrypted RTL in FPGA prototyping?",
    "uri" : "https://developer.arm.com/documentation/ka004803/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004803/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004803/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004803/1-0/en",
    "excerpt" : "For example, steps to generate netlist file by using Synplify Pro are as follows: 1. ... Import Netlist file in Vivado directly by using one of the following: GUI The add_files command ... KBA",
    "firstSentences" : "Article ID: KA004803 Applies To: Mali-C32, Mali-C52, Mali-C55, Mali-C71AE Confidentiality: Customer Non-confidential Summary In the Arm ISP release bundle, the source RTL code is encrypted by ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How do I synthesize with encrypted RTL in FPGA prototyping? ",
      "document_number" : "ka004803",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4707351",
      "sysurihash" : "kLjTDiBiiTWðTG4j",
      "urihash" : "kLjTDiBiiTWðTG4j",
      "sysuri" : "https://developer.arm.com/documentation/ka004803/1-0/en",
      "systransactionid" : 917180,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1657530380000,
      "topparentid" : 4707351,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1657530445000,
      "sysconcepts" : "FPGA prototyping ; encryption ; log file ; Synplify Pro ; synthesis tool ; Vivado ; script ; Synopsys ; execution window ; importing pre-synthesized ; attention",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "6036864bd6f3ea0b00e84795|5eec6ef1e24a5e02d07b2604", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2606", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2606", "6036864bd6f3ea0b00e84795|5eec6ef1e24a5e02d07b2606", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6f02e24a5e02d07b2608", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6f02e24a5e02d07b2608", "6036864bd6f3ea0b00e84795|5eec6f02e24a5e02d07b2608", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01" ],
      "concepts" : "FPGA prototyping ; encryption ; log file ; Synplify Pro ; synthesis tool ; Vivado ; script ; Synopsys ; execution window ; importing pre-synthesized ; attention",
      "documenttype" : "html",
      "sysindexeddate" : 1657530554000,
      "permanentid" : "23a8ee1ee8e409a44a33d72d5611f262c8ba145dd8946181b666a1edfd5b",
      "syslanguage" : [ "English" ],
      "itemid" : "62cbe84db334256d9ea8e4da",
      "transactionid" : 917180,
      "title" : "How do I synthesize with encrypted RTL in FPGA prototyping? ",
      "products" : [ "IV006", "IV009", "IV009-GRP", "IV020", "IV020-GRP", "IV021", "Mali-C55", "Mali-C71AE" ],
      "date" : 1657530554000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004803:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657530554321375093,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 3043,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004803/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657530477203,
      "syssize" : 3043,
      "sysdate" : 1657530554000,
      "haslayout" : "1",
      "topparent" : "4707351",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4707351,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 192,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "Mali Image Signal Processors|Mali-C71AE", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "Mali Image Signal Processors|Mali-C52", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C32", "Graphics and Multimedia Processors|Mali ISPs|Mali-C32", "Mali Image Signal Processors|Mali-C32", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55", "Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali ISPs", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C32", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
      "document_revision" : "4",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657530554000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004803/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004803/1-0/?lang=en",
      "modified" : 1657530445000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657530554321375093,
      "uri" : "https://developer.arm.com/documentation/ka004803/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I synthesize with encrypted RTL in FPGA prototyping?",
    "Uri" : "https://developer.arm.com/documentation/ka004803/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004803/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004803/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004803/1-0/en",
    "Excerpt" : "For example, steps to generate netlist file by using Synplify Pro are as follows: 1. ... Import Netlist file in Vivado directly by using one of the following: GUI The add_files command ... KBA",
    "FirstSentences" : "Article ID: KA004803 Applies To: Mali-C32, Mali-C52, Mali-C55, Mali-C71AE Confidentiality: Customer Non-confidential Summary In the Arm ISP release bundle, the source RTL code is encrypted by ..."
  }, {
    "title" : "How do I configure a PWL companded sensor and evaluate the de-companding error?",
    "uri" : "https://developer.arm.com/documentation/ka004951/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004951/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004951/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004951/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How do I configure a PWL companded sensor and evaluate the de-companding error? ",
      "document_number" : "ka004951",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4936898",
      "sysurihash" : "4RIQw9n8lL2fjuQW",
      "urihash" : "4RIQw9n8lL2fjuQW",
      "sysuri" : "https://developer.arm.com/documentation/ka004951/1-0/en",
      "systransactionid" : 917180,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1657530426000,
      "topparentid" : 4936898,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1657530491000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "6036864bd6f3ea0b00e84795|5eec6ef1e24a5e02d07b2604", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2606", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2606", "6036864bd6f3ea0b00e84795|5eec6ef1e24a5e02d07b2606", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6f02e24a5e02d07b2608", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6f02e24a5e02d07b2608", "6036864bd6f3ea0b00e84795|5eec6f02e24a5e02d07b2608", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01" ],
      "documenttype" : "html",
      "sysindexeddate" : 1657530553000,
      "permanentid" : "11de0538ae1095352633afeaf66ee3de42afac81bbe4872e152cf5b184a1",
      "syslanguage" : [ "English" ],
      "itemid" : "62cbe87bb334256d9ea8e4e3",
      "transactionid" : 917180,
      "title" : "How do I configure a PWL companded sensor and evaluate the de-companding error? ",
      "products" : [ "IV006", "IV009", "IV009-GRP", "IV020", "IV020-GRP", "IV021", "Mali-C55", "Mali-C71AE" ],
      "date" : 1657530553000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004951:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657530553498476254,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004951/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657530502086,
      "syssize" : 63,
      "sysdate" : 1657530553000,
      "haslayout" : "1",
      "topparent" : "4936898",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4936898,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "Mali Image Signal Processors|Mali-C71AE", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "Mali Image Signal Processors|Mali-C52", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C32", "Graphics and Multimedia Processors|Mali ISPs|Mali-C32", "Mali Image Signal Processors|Mali-C32", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55", "Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali ISPs", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C32", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
      "document_revision" : "4",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657530553000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004951/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004951/1-0/?lang=en",
      "modified" : 1657530491000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657530553498476254,
      "uri" : "https://developer.arm.com/documentation/ka004951/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I configure a PWL companded sensor and evaluate the de-companding error?",
    "Uri" : "https://developer.arm.com/documentation/ka004951/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004951/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004951/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004951/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Cx51 Product Brief",
    "uri" : "https://developer.arm.com/documentation/CX51PB/9-6/en/pdf/cx51.pdf",
    "printableUri" : "https://developer.arm.com/documentation/CX51PB/9-6/en/pdf/cx51.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62d6aebc31ea212bb66276fe",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/CX51PB/9-6/en/pdf/cx51.pdf",
    "excerpt" : "The Cx51 Compiler gives complete access to all hardware components within your C ... LX51 Extended Linker ... The standard Code Banking Linker lets you increase the program space of a classic ...",
    "firstSentences" : "Cx51 8051/251 Development Tools The Keil Cx51 ANSI C Complier supports all classic and extended 8051 device variants. Compiler extensions provide full access to all CPU resources and support up to ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cx51 Product Brief",
      "uri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
      "printableUri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
      "clickUri" : "https://developer.arm.com/documentation/CX51PB/9-6/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/CX51PB/9-6/en",
      "excerpt" : "Cx51 Product Brief The Keil Cx51 product brief describes the features and benefits of the C51 and the C251 ... This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Cx51 Product Brief The Keil Cx51 product brief describes the features and benefits of the C51 and the C251 development tools. This document is only available in a PDF version. Click Download to view.",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cx51 Product Brief ",
        "document_number" : "CX51PB",
        "document_version" : "9-6",
        "content_type" : "Product Information",
        "systopparent" : "5314233",
        "sysurihash" : "4GSe7hZ6PKIñyzRP",
        "urihash" : "4GSe7hZ6PKIñyzRP",
        "sysuri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
        "systransactionid" : 921290,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1658188800000,
        "topparentid" : 5314233,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1658236604000,
        "sysconcepts" : "Cx51 product ; development tools ; benefits of the C51 ; features",
        "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220" ],
        "concepts" : "Cx51 product ; development tools ; benefits of the C51 ; features",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1658236634000,
        "permanentid" : "9129185838bbb34ccc971ebbfa549ca67eb20a293f46172eba0ea7aa1dbc",
        "syslanguage" : [ "English" ],
        "itemid" : "62d6aebc31ea212bb66276fc",
        "transactionid" : 921290,
        "title" : "Cx51 Product Brief ",
        "products" : [ "PK51", "DK251" ],
        "date" : 1658236634000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Integrated Development Environments (IDEs)",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "CX51PB:9-6:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "audience" : [ "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658236634419129365,
        "navigationhierarchiescontenttype" : "Product Information",
        "size" : 226,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/CX51PB/9-6/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658236631690,
        "syssize" : 226,
        "sysdate" : 1658236634000,
        "haslayout" : "1",
        "topparent" : "5314233",
        "label_version" : "v9.60a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5314233,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "The Cx51 product brochure describes the features and benefits of the C51 Development Tools and the C251 Development Tools.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Keil Products|C251 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
        "document_revision" : "1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658236634000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/CX51PB/9-6/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/CX51PB/9-6/?lang=en",
        "modified" : 1658236604000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658236634419129365,
        "uri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
        "syscollection" : "default"
      },
      "Title" : "Cx51 Product Brief",
      "Uri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
      "PrintableUri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
      "ClickUri" : "https://developer.arm.com/documentation/CX51PB/9-6/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/CX51PB/9-6/en",
      "Excerpt" : "Cx51 Product Brief The Keil Cx51 product brief describes the features and benefits of the C51 and the C251 ... This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Cx51 Product Brief The Keil Cx51 product brief describes the features and benefits of the C51 and the C251 development tools. This document is only available in a PDF version. Click Download to view."
    },
    "childResults" : [ {
      "title" : "Cx51 Product Brief",
      "uri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
      "printableUri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
      "clickUri" : "https://developer.arm.com/documentation/CX51PB/9-6/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/CX51PB/9-6/en",
      "excerpt" : "Cx51 Product Brief The Keil Cx51 product brief describes the features and benefits of the C51 and the C251 ... This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Cx51 Product Brief The Keil Cx51 product brief describes the features and benefits of the C51 and the C251 development tools. This document is only available in a PDF version. Click Download to view.",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cx51 Product Brief ",
        "document_number" : "CX51PB",
        "document_version" : "9-6",
        "content_type" : "Product Information",
        "systopparent" : "5314233",
        "sysurihash" : "4GSe7hZ6PKIñyzRP",
        "urihash" : "4GSe7hZ6PKIñyzRP",
        "sysuri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
        "systransactionid" : 921290,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1658188800000,
        "topparentid" : 5314233,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1658236604000,
        "sysconcepts" : "Cx51 product ; development tools ; benefits of the C51 ; features",
        "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220" ],
        "concepts" : "Cx51 product ; development tools ; benefits of the C51 ; features",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1658236634000,
        "permanentid" : "9129185838bbb34ccc971ebbfa549ca67eb20a293f46172eba0ea7aa1dbc",
        "syslanguage" : [ "English" ],
        "itemid" : "62d6aebc31ea212bb66276fc",
        "transactionid" : 921290,
        "title" : "Cx51 Product Brief ",
        "products" : [ "PK51", "DK251" ],
        "date" : 1658236634000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Integrated Development Environments (IDEs)",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "CX51PB:9-6:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "audience" : [ "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658236634419129365,
        "navigationhierarchiescontenttype" : "Product Information",
        "size" : 226,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/CX51PB/9-6/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658236631690,
        "syssize" : 226,
        "sysdate" : 1658236634000,
        "haslayout" : "1",
        "topparent" : "5314233",
        "label_version" : "v9.60a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5314233,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "The Cx51 product brochure describes the features and benefits of the C51 Development Tools and the C251 Development Tools.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Keil Products|C251 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
        "document_revision" : "1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658236634000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/CX51PB/9-6/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/CX51PB/9-6/?lang=en",
        "modified" : 1658236604000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658236634419129365,
        "uri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
        "syscollection" : "default"
      },
      "Title" : "Cx51 Product Brief",
      "Uri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
      "PrintableUri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
      "ClickUri" : "https://developer.arm.com/documentation/CX51PB/9-6/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/CX51PB/9-6/en",
      "Excerpt" : "Cx51 Product Brief The Keil Cx51 product brief describes the features and benefits of the C51 and the C251 ... This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Cx51 Product Brief The Keil Cx51 product brief describes the features and benefits of the C51 and the C251 development tools. This document is only available in a PDF version. Click Download to view."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Cx51 Product Brief ",
      "document_number" : "CX51PB",
      "document_version" : "9-6",
      "content_type" : "Product Information",
      "systopparent" : "5314233",
      "sysauthor" : "Tracy Robinson",
      "sysurihash" : "ñJñ2l3zuLBtBF7Pa",
      "urihash" : "ñJñ2l3zuLBtBF7Pa",
      "sysuri" : "https://developer.arm.com/documentation/CX51PB/9-6/en/pdf/cx51.pdf",
      "systransactionid" : 921290,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1658188800000,
      "topparentid" : 5314233,
      "numberofpages" : 4,
      "sysconcepts" : "Keil Cx51 Compiler ; memory ; linker ; accesses ; target hardware ; μVision debugger ; single-chip ; CPU ; LX51 Extended ; code banking ; programming ; input signals ; ACALL instructions ; applications ; functionality ; environment",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220" ],
      "attachmentparentid" : 5314233,
      "parentitem" : "62d6aebc31ea212bb66276fc",
      "concepts" : "Keil Cx51 Compiler ; memory ; linker ; accesses ; target hardware ; μVision debugger ; single-chip ; CPU ; LX51 Extended ; code banking ; programming ; input signals ; ACALL instructions ; applications ; functionality ; environment",
      "documenttype" : "pdf",
      "isattachment" : "5314233",
      "sysindexeddate" : 1658236634000,
      "permanentid" : "b6546e635b8c541521a4c60e4a39dad7c188ea27a585c263850c2dc9e5e7",
      "syslanguage" : [ "English" ],
      "itemid" : "62d6aebc31ea212bb66276fe",
      "transactionid" : 921290,
      "title" : "Cx51 Product Brief ",
      "date" : 1658236634000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "CX51PB:9-6:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
      "audience" : [ "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1658236634652349607,
      "sysisattachment" : "5314233",
      "navigationhierarchiescontenttype" : "Product Information",
      "sysattachmentparentid" : 5314233,
      "size" : 1648836,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62d6aebc31ea212bb66276fe",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658236633743,
      "syssize" : 1648836,
      "sysdate" : 1658236634000,
      "topparent" : "5314233",
      "author" : "Tracy Robinson",
      "label_version" : "v9.60a",
      "systopparentid" : 5314233,
      "content_description" : "The Cx51 product brochure describes the features and benefits of the C51 Development Tools and the C251 Development Tools.",
      "wordcount" : 570,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Keil Products|C251 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658236634000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62d6aebc31ea212bb66276fe",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658236634652349607,
      "uri" : "https://developer.arm.com/documentation/CX51PB/9-6/en/pdf/cx51.pdf",
      "syscollection" : "default"
    },
    "Title" : "Cx51 Product Brief",
    "Uri" : "https://developer.arm.com/documentation/CX51PB/9-6/en/pdf/cx51.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/CX51PB/9-6/en/pdf/cx51.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62d6aebc31ea212bb66276fe",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/CX51PB/9-6/en/pdf/cx51.pdf",
    "Excerpt" : "The Cx51 Compiler gives complete access to all hardware components within your C ... LX51 Extended Linker ... The standard Code Banking Linker lets you increase the program space of a classic ...",
    "FirstSentences" : "Cx51 8051/251 Development Tools The Keil Cx51 ANSI C Complier supports all classic and extended 8051 device variants. Compiler extensions provide full access to all CPU resources and support up to ..."
  }, {
    "title" : "How do I configure the YUV output in Mali-C55?",
    "uri" : "https://developer.arm.com/documentation/ka005117/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005117/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005117/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005117/1-0/en",
    "excerpt" : "DMA output format Take NV21 outputs, for example: Base mode is set at 13, and Plane ... You can get the UV channel outputs by reading the address stored at the bank0_base parameter. ... KBA",
    "firstSentences" : "Article ID: KA005117 Applies To: Mali-C55 Confidentiality: Customer Non-confidential Answer Sorted by subsampling intervals in horizontal and vertical directions, there are the following YUV ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How do I configure the YUV output in Mali-C55? ",
      "document_number" : "ka005117",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5292514",
      "sysurihash" : "Nc8pDWW5tN98xGP4",
      "urihash" : "Nc8pDWW5tN98xGP4",
      "sysuri" : "https://developer.arm.com/documentation/ka005117/1-0/en",
      "systransactionid" : 909966,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1656403709000,
      "topparentid" : 5292514,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1656403778000,
      "sysconcepts" : "YUV formats ; C55 ; Mali ; hardware blocks ; dma writer ; Base modes ; UV channels ; Plane select ; viewer tools ; address stored ; horizontal downsample ; color matrix ; Related Information ; conversion formula ; ISP pipeline",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01" ],
      "concepts" : "YUV formats ; C55 ; Mali ; hardware blocks ; dma writer ; Base modes ; UV channels ; Plane select ; viewer tools ; address stored ; horizontal downsample ; color matrix ; Related Information ; conversion formula ; ISP pipeline",
      "documenttype" : "html",
      "sysindexeddate" : 1656403806000,
      "permanentid" : "a2b21d9c855340388f127cb5c99616b2f15064a2ab2715ff89f9d365d3d8",
      "syslanguage" : [ "English" ],
      "itemid" : "62bab742b334256d9ea8c7d2",
      "transactionid" : 909966,
      "title" : "How do I configure the YUV output in Mali-C55? ",
      "products" : [ "IV021", "Mali-C55" ],
      "date" : 1656403806000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005117:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1656403806626348233,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 4055,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005117/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656403788198,
      "syssize" : 4055,
      "sysdate" : 1656403806000,
      "haslayout" : "1",
      "topparent" : "5292514",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5292514,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 192,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55", "Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali ISPs", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
      "document_revision" : "16",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656403806000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005117/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005117/1-0/?lang=en",
      "modified" : 1656403778000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656403806626348233,
      "uri" : "https://developer.arm.com/documentation/ka005117/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I configure the YUV output in Mali-C55?",
    "Uri" : "https://developer.arm.com/documentation/ka005117/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005117/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005117/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005117/1-0/en",
    "Excerpt" : "DMA output format Take NV21 outputs, for example: Base mode is set at 13, and Plane ... You can get the UV channel outputs by reading the address stored at the bank0_base parameter. ... KBA",
    "FirstSentences" : "Article ID: KA005117 Applies To: Mali-C55 Confidentiality: Customer Non-confidential Answer Sorted by subsampling intervals in horizontal and vertical directions, there are the following YUV ..."
  }, {
    "title" : "How do I configure the YUV output in Mali-C52?",
    "uri" : "https://developer.arm.com/documentation/ka001777/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001777/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001777/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001777/1-0/en",
    "excerpt" : "DMA output format Take NV21 outputs, for example: Base mode is set at 13, and Plane ... You can get the UV channel outputs by reading the address stored at the bank0_base parameter. ... KBA",
    "firstSentences" : "Article ID: KA001777 Applies To: Mali-C52 Confidentiality: Customer Non-confidential Answer Sorted by subsampling intervals in horizontal and vertical directions, there are the following YUV ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How do I configure the YUV output in Mali-C52? ",
      "document_number" : "ka001777",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3849486",
      "sysurihash" : "18B8C2pbYdaXPDPf",
      "urihash" : "18B8C2pbYdaXPDPf",
      "sysuri" : "https://developer.arm.com/documentation/ka001777/1-0/en",
      "systransactionid" : 909965,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1656403543000,
      "topparentid" : 3849486,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1656403663000,
      "sysconcepts" : "YUV formats ; C52 ; Mali ; hardware blocks ; dma writer ; Base modes ; UV channels ; Plane select ; viewer tools ; address stored ; horizontal downsample ; color matrix ; Related Information ; conversion formula ; ISP pipeline",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2606", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2606", "6036864bd6f3ea0b00e84795|5eec6ef1e24a5e02d07b2606" ],
      "concepts" : "YUV formats ; C52 ; Mali ; hardware blocks ; dma writer ; Base modes ; UV channels ; Plane select ; viewer tools ; address stored ; horizontal downsample ; color matrix ; Related Information ; conversion formula ; ISP pipeline",
      "documenttype" : "html",
      "sysindexeddate" : 1656403701000,
      "permanentid" : "9becfc24b8436f27183c39c6b378d769030e8d4c2218d8532512edab7e2c",
      "syslanguage" : [ "English" ],
      "itemid" : "62bab6cf31ea212bb6624952",
      "transactionid" : 909965,
      "title" : "How do I configure the YUV output in Mali-C52? ",
      "products" : [ "IV009", "IV009-GRP" ],
      "date" : 1656403701000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001777:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1656403701481589803,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 4054,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001777/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656403689360,
      "syssize" : 4054,
      "sysdate" : 1656403701000,
      "haslayout" : "1",
      "topparent" : "3849486",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3849486,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 192,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "Mali Image Signal Processors|Mali-C52" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali ISPs", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C52" ],
      "document_revision" : "16",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656403701000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001777/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001777/1-0/?lang=en",
      "modified" : 1656403663000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656403701481589803,
      "uri" : "https://developer.arm.com/documentation/ka001777/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I configure the YUV output in Mali-C52?",
    "Uri" : "https://developer.arm.com/documentation/ka001777/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001777/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001777/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001777/1-0/en",
    "Excerpt" : "DMA output format Take NV21 outputs, for example: Base mode is set at 13, and Plane ... You can get the UV channel outputs by reading the address stored at the bank0_base parameter. ... KBA",
    "FirstSentences" : "Article ID: KA001777 Applies To: Mali-C52 Confidentiality: Customer Non-confidential Answer Sorted by subsampling intervals in horizontal and vertical directions, there are the following YUV ..."
  }, {
    "title" : "Arm CoreSight SoC-600M (TM250) Software Developer Errata Notice",
    "uri" : "https://developer.arm.com/documentation/sden1527804/0005/en/pdf/CoreSight_SoC_600M_Software_Developer_Errata_Notice_v5.0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/sden1527804/0005/en/pdf/CoreSight_SoC_600M_Software_Developer_Errata_Notice_v5.0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/632ed84fda191e7fe057c854",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/sden1527804/0005/en/pdf/CoreSight_SoC_600M_Software_Developer_Errata_Notice_v5.0.pdf",
    "excerpt" : "To provide feedback on CoreSight™ SoC-600M (TM250), create a ticket on https:// ... Arm values inclusive communities. ... Date of issue: 08-Jul-2022 ... Contents ... Introduction ... Scope",
    "firstSentences" : "CoreSight™ SoC-600M (TM250) Software Developer Errata Notice Date of issue: 08-Jul-2022 Non-Confidential Copyright © 2019-2022 Arm® Limited (or its affiliates). All rights reserved. This document ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight SoC-600M (TM250) Software Developer Errata Notice",
      "uri" : "https://developer.arm.com/documentation/sden1527804/0005/en",
      "printableUri" : "https://developer.arm.com/documentation/sden1527804/0005/en",
      "clickUri" : "https://developer.arm.com/documentation/sden1527804/0005/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/sden1527804/0005/en",
      "excerpt" : "Arm CoreSight SoC-600M (TM250) Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm CoreSight SoC-600M (TM250) Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view. Arm CoreSight SoC-600M (TM250) Software Developer ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreSight SoC-600M (TM250) Software Developer Errata Notice ",
        "document_number" : "sden1527804",
        "document_version" : "0005",
        "content_type" : "Software Developer Errata Notice",
        "systopparent" : "5346996",
        "sysurihash" : "nizv6XjQ1Ztsh52m",
        "urihash" : "nizv6XjQ1Ztsh52m",
        "sysuri" : "https://developer.arm.com/documentation/sden1527804/0005/en",
        "systransactionid" : 972553,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1657497600000,
        "topparentid" : 5346996,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664014415000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1664014453000,
        "permanentid" : "81e7d3c4563fcc70c1160dfdf4293d0d6ab348c54853c3ee23788860ac7d",
        "syslanguage" : [ "English" ],
        "itemid" : "632ed84fda191e7fe057c852",
        "transactionid" : 972553,
        "title" : "Arm CoreSight SoC-600M (TM250) Software Developer Errata Notice ",
        "products" : [ "CoreSight SoC-600M" ],
        "date" : 1664014453000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "sden1527804:0005:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Linux Developers", "Silicon Specialists", "Kernel Developers", "SoC Designers", "Software Developers", "Verification Engineers" ],
        "audience" : [ "Application Developers", "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Linux Developers", "Silicon Specialists", "Kernel Developers", "SoC Designers", "Software Developers", "Verification Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1664014453931825995,
        "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
        "size" : 230,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/sden1527804/0005/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664014438756,
        "syssize" : 230,
        "sysdate" : 1664014453000,
        "haslayout" : "1",
        "topparent" : "5346996",
        "label_version" : "5.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5346996,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "document_revision" : "5.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664014453000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/sden1527804/0005/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/sden1527804/0005/?lang=en",
        "modified" : 1664014415000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1664014453931825995,
        "uri" : "https://developer.arm.com/documentation/sden1527804/0005/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight SoC-600M (TM250) Software Developer Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/sden1527804/0005/en",
      "PrintableUri" : "https://developer.arm.com/documentation/sden1527804/0005/en",
      "ClickUri" : "https://developer.arm.com/documentation/sden1527804/0005/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/sden1527804/0005/en",
      "Excerpt" : "Arm CoreSight SoC-600M (TM250) Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm CoreSight SoC-600M (TM250) Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view. Arm CoreSight SoC-600M (TM250) Software Developer ..."
    },
    "childResults" : [ {
      "title" : "Arm CoreSight SoC-600M (TM250) Software Developer Errata Notice",
      "uri" : "https://developer.arm.com/documentation/sden1527804/0005/en",
      "printableUri" : "https://developer.arm.com/documentation/sden1527804/0005/en",
      "clickUri" : "https://developer.arm.com/documentation/sden1527804/0005/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/sden1527804/0005/en",
      "excerpt" : "Arm CoreSight SoC-600M (TM250) Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm CoreSight SoC-600M (TM250) Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view. Arm CoreSight SoC-600M (TM250) Software Developer ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreSight SoC-600M (TM250) Software Developer Errata Notice ",
        "document_number" : "sden1527804",
        "document_version" : "0005",
        "content_type" : "Software Developer Errata Notice",
        "systopparent" : "5346996",
        "sysurihash" : "nizv6XjQ1Ztsh52m",
        "urihash" : "nizv6XjQ1Ztsh52m",
        "sysuri" : "https://developer.arm.com/documentation/sden1527804/0005/en",
        "systransactionid" : 972553,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1657497600000,
        "topparentid" : 5346996,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664014415000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1664014453000,
        "permanentid" : "81e7d3c4563fcc70c1160dfdf4293d0d6ab348c54853c3ee23788860ac7d",
        "syslanguage" : [ "English" ],
        "itemid" : "632ed84fda191e7fe057c852",
        "transactionid" : 972553,
        "title" : "Arm CoreSight SoC-600M (TM250) Software Developer Errata Notice ",
        "products" : [ "CoreSight SoC-600M" ],
        "date" : 1664014453000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "sden1527804:0005:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Linux Developers", "Silicon Specialists", "Kernel Developers", "SoC Designers", "Software Developers", "Verification Engineers" ],
        "audience" : [ "Application Developers", "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Linux Developers", "Silicon Specialists", "Kernel Developers", "SoC Designers", "Software Developers", "Verification Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1664014453931825995,
        "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
        "size" : 230,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/sden1527804/0005/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664014438756,
        "syssize" : 230,
        "sysdate" : 1664014453000,
        "haslayout" : "1",
        "topparent" : "5346996",
        "label_version" : "5.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5346996,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "document_revision" : "5.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664014453000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/sden1527804/0005/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/sden1527804/0005/?lang=en",
        "modified" : 1664014415000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1664014453931825995,
        "uri" : "https://developer.arm.com/documentation/sden1527804/0005/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight SoC-600M (TM250) Software Developer Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/sden1527804/0005/en",
      "PrintableUri" : "https://developer.arm.com/documentation/sden1527804/0005/en",
      "ClickUri" : "https://developer.arm.com/documentation/sden1527804/0005/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/sden1527804/0005/en",
      "Excerpt" : "Arm CoreSight SoC-600M (TM250) Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm CoreSight SoC-600M (TM250) Software Developer Errata Notice SDEN This document is only available in a PDF version. Click Download to view. Arm CoreSight SoC-600M (TM250) Software Developer ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreSight SoC-600M (TM250) Software Developer Errata Notice ",
      "document_number" : "sden1527804",
      "document_version" : "0005",
      "content_type" : "Software Developer Errata Notice",
      "systopparent" : "5346996",
      "sysurihash" : "tQAGMnqlS5D2VB9w",
      "urihash" : "tQAGMnqlS5D2VB9w",
      "sysuri" : "https://developer.arm.com/documentation/sden1527804/0005/en/pdf/CoreSight_SoC_600M_Software_Developer_Errata_Notice_v5.0.pdf",
      "systransactionid" : 972553,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1657497600000,
      "topparentid" : 5346996,
      "numberofpages" : 14,
      "sysconcepts" : "TPIU register ; implications ; documentation ; errata ; implementations ; ID ; trace data ; arm ; tracectl pin ; critical error ; workarounds ; applications ; internal buffers ; written agreement ; third party ; provisions",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "attachmentparentid" : 5346996,
      "parentitem" : "632ed84fda191e7fe057c852",
      "concepts" : "TPIU register ; implications ; documentation ; errata ; implementations ; ID ; trace data ; arm ; tracectl pin ; critical error ; workarounds ; applications ; internal buffers ; written agreement ; third party ; provisions",
      "documenttype" : "pdf",
      "isattachment" : "5346996",
      "sysindexeddate" : 1664014454000,
      "permanentid" : "62bf225f228562ff4a27f9d27405b001a4bb15c01b954c5a8d8ab479f5ff",
      "syslanguage" : [ "English" ],
      "itemid" : "632ed84fda191e7fe057c854",
      "transactionid" : 972553,
      "title" : "Arm CoreSight SoC-600M (TM250) Software Developer Errata Notice ",
      "date" : 1664014454000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "sden1527804:0005:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Linux Developers", "Silicon Specialists", "Kernel Developers", "SoC Designers", "Software Developers", "Verification Engineers" ],
      "audience" : [ "Application Developers", "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Linux Developers", "Silicon Specialists", "Kernel Developers", "SoC Designers", "Software Developers", "Verification Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1664014454173434432,
      "sysisattachment" : "5346996",
      "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
      "sysattachmentparentid" : 5346996,
      "size" : 194640,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/632ed84fda191e7fe057c854",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1664014440683,
      "syssize" : 194640,
      "sysdate" : 1664014454000,
      "topparent" : "5346996",
      "label_version" : "5.0",
      "systopparentid" : 5346996,
      "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
      "wordcount" : 596,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1664014454000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/632ed84fda191e7fe057c854",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1664014454173434432,
      "uri" : "https://developer.arm.com/documentation/sden1527804/0005/en/pdf/CoreSight_SoC_600M_Software_Developer_Errata_Notice_v5.0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreSight SoC-600M (TM250) Software Developer Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/sden1527804/0005/en/pdf/CoreSight_SoC_600M_Software_Developer_Errata_Notice_v5.0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/sden1527804/0005/en/pdf/CoreSight_SoC_600M_Software_Developer_Errata_Notice_v5.0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/632ed84fda191e7fe057c854",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/sden1527804/0005/en/pdf/CoreSight_SoC_600M_Software_Developer_Errata_Notice_v5.0.pdf",
    "Excerpt" : "To provide feedback on CoreSight™ SoC-600M (TM250), create a ticket on https:// ... Arm values inclusive communities. ... Date of issue: 08-Jul-2022 ... Contents ... Introduction ... Scope",
    "FirstSentences" : "CoreSight™ SoC-600M (TM250) Software Developer Errata Notice Date of issue: 08-Jul-2022 Non-Confidential Copyright © 2019-2022 Arm® Limited (or its affiliates). All rights reserved. This document ..."
  }, {
    "title" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile",
    "uri" : "https://developer.arm.com/documentation/ddi0557/ab/en/pdf/DDI0557A_b_armv8_1_supplement.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0557/ab/en/pdf/DDI0557A_b_armv8_1_supplement.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5fb7d32fd77dd807b9a80c61",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0557/ab/en/pdf/DDI0557A_b_armv8_1_supplement.pdf",
    "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... LES-PRE-20327 In this document, where the term ARM is used to refer to the company it ...",
    "firstSentences" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile Copyright © 2016 ARM Limited or its affiliates. All rights reserved. DDI0557A.b (ID060316) ii ARM ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 240,
    "percentScore" : 34.859573,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile",
      "uri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0557/ab/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0557/ab/en",
      "excerpt" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile This document is only available in a PDF version. Click Download to view. ARM Architecture Reference Manual ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile ",
        "document_number" : "ddi0557",
        "document_version" : "ab",
        "content_type" : "Architecture Document",
        "systopparent" : "4956720",
        "sysurihash" : "avQt2l4QWkOKFMññ",
        "urihash" : "avQt2l4QWkOKFMññ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
        "systransactionid" : 861257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595427374000,
        "topparentid" : 4956720,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1605882670000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648717491000,
        "permanentid" : "8d3cdbc56af61e5d5c93a87d1b74f7df0e4e8824fb985734ac6be12dbce5",
        "syslanguage" : [ "English" ],
        "itemid" : "5fb7d32ed77dd807b9a80c5f",
        "transactionid" : 861257,
        "title" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile ",
        "products" : [ "Armv8-A" ],
        "date" : 1648717491000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0557:ab:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717491613494752,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 255,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0557/ab/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717468951,
        "syssize" : 255,
        "sysdate" : 1648717491000,
        "haslayout" : "1",
        "topparent" : "4956720",
        "label_version" : "A.b",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4956720,
        "content_description" : "This supplement describes the changes that are introduced by ARM architecture v8.1, ARMv8.1.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "a.b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717491000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0557/ab/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0557/ab/?lang=en",
        "modified" : 1647270873000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717491613494752,
        "uri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile",
      "Uri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0557/ab/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0557/ab/en",
      "Excerpt" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile This document is only available in a PDF version. Click Download to view. ARM Architecture Reference Manual ..."
    },
    "childResults" : [ {
      "title" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile",
      "uri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0557/ab/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0557/ab/en",
      "excerpt" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile This document is only available in a PDF version. Click Download to view. ARM Architecture Reference Manual ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 240,
      "percentScore" : 34.859573,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile ",
        "document_number" : "ddi0557",
        "document_version" : "ab",
        "content_type" : "Architecture Document",
        "systopparent" : "4956720",
        "sysurihash" : "avQt2l4QWkOKFMññ",
        "urihash" : "avQt2l4QWkOKFMññ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
        "systransactionid" : 861257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595427374000,
        "topparentid" : 4956720,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1605882670000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648717491000,
        "permanentid" : "8d3cdbc56af61e5d5c93a87d1b74f7df0e4e8824fb985734ac6be12dbce5",
        "syslanguage" : [ "English" ],
        "itemid" : "5fb7d32ed77dd807b9a80c5f",
        "transactionid" : 861257,
        "title" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile ",
        "products" : [ "Armv8-A" ],
        "date" : 1648717491000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0557:ab:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717491613494752,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 255,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0557/ab/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717468951,
        "syssize" : 255,
        "sysdate" : 1648717491000,
        "haslayout" : "1",
        "topparent" : "4956720",
        "label_version" : "A.b",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4956720,
        "content_description" : "This supplement describes the changes that are introduced by ARM architecture v8.1, ARMv8.1.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "a.b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717491000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0557/ab/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0557/ab/?lang=en",
        "modified" : 1647270873000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717491613494752,
        "uri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile",
      "Uri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0557/ab/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0557/ab/en",
      "Excerpt" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile This document is only available in a PDF version. Click Download to view. ARM Architecture Reference Manual ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile ",
      "document_number" : "ddi0557",
      "document_version" : "ab",
      "content_type" : "Architecture Document",
      "systopparent" : "4956720",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "9ðZYJac4rb4jTkRñ",
      "urihash" : "9ðZYJac4rb4jTkRñ",
      "sysuri" : "https://developer.arm.com/documentation/ddi0557/ab/en/pdf/DDI0557A_b_armv8_1_supplement.pdf",
      "systransactionid" : 861257,
      "copyright" : "Copyright ©€2016 ARM Limited or its affiliates. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1595427374000,
      "topparentid" : 4956720,
      "numberofpages" : 954,
      "sysconcepts" : "instructions ; registers ; translations ; architecturally UNKNOWN ; exceptions ; EL2 ; doublewords ; implementations ; stack pointer ; architecturally-defined reset ; memory ; execution ; written using ; translation regimes ; memory locations ; instruction encoding",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 4956720,
      "parentitem" : "5fb7d32ed77dd807b9a80c5f",
      "concepts" : "instructions ; registers ; translations ; architecturally UNKNOWN ; exceptions ; EL2 ; doublewords ; implementations ; stack pointer ; architecturally-defined reset ; memory ; execution ; written using ; translation regimes ; memory locations ; instruction encoding",
      "documenttype" : "pdf",
      "isattachment" : "4956720",
      "sysindexeddate" : 1648717495000,
      "permanentid" : "5f7e9a514079b2f9bb72709a03bd271eb62f7490ad033202a08178b633aa",
      "syslanguage" : [ "English" ],
      "itemid" : "5fb7d32fd77dd807b9a80c61",
      "transactionid" : 861257,
      "title" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile ",
      "date" : 1648717494000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0557:ab:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717494318282154,
      "sysisattachment" : "4956720",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4956720,
      "size" : 4954870,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5fb7d32fd77dd807b9a80c61",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717471001,
      "syssize" : 4954870,
      "sysdate" : 1648717494000,
      "topparent" : "4956720",
      "author" : "ARM Limited",
      "label_version" : "A.b",
      "systopparentid" : 4956720,
      "content_description" : "This supplement describes the changes that are introduced by ARM architecture v8.1, ARMv8.1.",
      "wordcount" : 5339,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717495000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5fb7d32fd77dd807b9a80c61",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717494318282154,
      "uri" : "https://developer.arm.com/documentation/ddi0557/ab/en/pdf/DDI0557A_b_armv8_1_supplement.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile",
    "Uri" : "https://developer.arm.com/documentation/ddi0557/ab/en/pdf/DDI0557A_b_armv8_1_supplement.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0557/ab/en/pdf/DDI0557A_b_armv8_1_supplement.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5fb7d32fd77dd807b9a80c61",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0557/ab/en/pdf/DDI0557A_b_armv8_1_supplement.pdf",
    "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... LES-PRE-20327 In this document, where the term ARM is used to refer to the company it ...",
    "FirstSentences" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile Copyright © 2016 ARM Limited or its affiliates. All rights reserved. DDI0557A.b (ID060316) ii ARM ..."
  }, {
    "title" : "ACPI for Arm Components 1.1",
    "uri" : "https://developer.arm.com/documentation/den0093/1-1/en/pdf/DEN0093_ACPI_ARM_1_1.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0093/1-1/en/pdf/DEN0093_ACPI_ARM_1_1.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/618e6e0c83e60c5c768e26f9",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0093/1-1/en/pdf/DEN0093_ACPI_ARM_1_1.pdf",
    "excerpt" : "8 ... 10 ... 11 ... 12 ... 13 ... 16 ... 21 ... DEN0093 ... 1.1 ... Copyright © 2020,2021 Arm Limited. All rights reserved. Release information ... Page 3 of 23 ... Date ... Changes",
    "firstSentences" : "ACPI for Arm Components 1.1 Platform Design Document Non-conﬁdential Copyright © 2020,2021 Arm Limited or its afﬁliates. All rights reserved. Document number: DEN0093 Contents Release information",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 240,
    "percentScore" : 34.859573,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ACPI for Arm Components 1.1",
      "uri" : "https://developer.arm.com/documentation/den0093/1-1/en",
      "printableUri" : "https://developer.arm.com/documentation/den0093/1-1/en",
      "clickUri" : "https://developer.arm.com/documentation/den0093/1-1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0093/1-1/en",
      "excerpt" : "ACPI for Arm Components 1.1 Platform Design Document This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ACPI for Arm Components 1.1 Platform Design Document This document is only available in a PDF version. Click Download to view. ACPI for Arm Components 1.1 ACPI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ACPI for Arm Components 1.1 ",
        "document_number" : "den0093",
        "document_version" : "1-1",
        "content_type" : "Architecture Document",
        "systopparent" : "4837490",
        "sysurihash" : "k7v4etYZScKI5ZGM",
        "urihash" : "k7v4etYZScKI5ZGM",
        "sysuri" : "https://developer.arm.com/documentation/den0093/1-1/en",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1636675200000,
        "topparentid" : 4837490,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1636724236000,
        "sysconcepts" : "Platform Design ; Arm Components ; ACPI",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
        "concepts" : "Platform Design ; Arm Components ; ACPI",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648716719000,
        "permanentid" : "d69d6177bc9282f6b4e963be37fac3b1f8e21f4861727aa45c72fad9dae9",
        "syslanguage" : [ "English" ],
        "itemid" : "618e6e0c83e60c5c768e26f7",
        "transactionid" : 861242,
        "title" : "ACPI for Arm Components 1.1 ",
        "products" : [ "ACPI" ],
        "date" : 1648716718000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0093:1-1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716718834690145,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 159,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0093/1-1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716684743,
        "syssize" : 159,
        "sysdate" : 1648716718000,
        "haslayout" : "1",
        "topparent" : "4837490",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4837490,
        "content_description" : "This document provides guidance for describing system components implemented or licensed by Arm and their properties, for use with the Advanced Configuration and Power Interface (ACPI) specification.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|ACPI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ACPI" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716719000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0093/1-1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0093/1-1/?lang=en",
        "modified" : 1647450303000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716718834690145,
        "uri" : "https://developer.arm.com/documentation/den0093/1-1/en",
        "syscollection" : "default"
      },
      "Title" : "ACPI for Arm Components 1.1",
      "Uri" : "https://developer.arm.com/documentation/den0093/1-1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0093/1-1/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0093/1-1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0093/1-1/en",
      "Excerpt" : "ACPI for Arm Components 1.1 Platform Design Document This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ACPI for Arm Components 1.1 Platform Design Document This document is only available in a PDF version. Click Download to view. ACPI for Arm Components 1.1 ACPI"
    },
    "childResults" : [ {
      "title" : "ACPI for Arm Components 1.1",
      "uri" : "https://developer.arm.com/documentation/den0093/1-1/en",
      "printableUri" : "https://developer.arm.com/documentation/den0093/1-1/en",
      "clickUri" : "https://developer.arm.com/documentation/den0093/1-1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0093/1-1/en",
      "excerpt" : "ACPI for Arm Components 1.1 Platform Design Document This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ACPI for Arm Components 1.1 Platform Design Document This document is only available in a PDF version. Click Download to view. ACPI for Arm Components 1.1 ACPI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 240,
      "percentScore" : 34.859573,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ACPI for Arm Components 1.1 ",
        "document_number" : "den0093",
        "document_version" : "1-1",
        "content_type" : "Architecture Document",
        "systopparent" : "4837490",
        "sysurihash" : "k7v4etYZScKI5ZGM",
        "urihash" : "k7v4etYZScKI5ZGM",
        "sysuri" : "https://developer.arm.com/documentation/den0093/1-1/en",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1636675200000,
        "topparentid" : 4837490,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1636724236000,
        "sysconcepts" : "Platform Design ; Arm Components ; ACPI",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
        "concepts" : "Platform Design ; Arm Components ; ACPI",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648716719000,
        "permanentid" : "d69d6177bc9282f6b4e963be37fac3b1f8e21f4861727aa45c72fad9dae9",
        "syslanguage" : [ "English" ],
        "itemid" : "618e6e0c83e60c5c768e26f7",
        "transactionid" : 861242,
        "title" : "ACPI for Arm Components 1.1 ",
        "products" : [ "ACPI" ],
        "date" : 1648716718000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0093:1-1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716718834690145,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 159,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0093/1-1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716684743,
        "syssize" : 159,
        "sysdate" : 1648716718000,
        "haslayout" : "1",
        "topparent" : "4837490",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4837490,
        "content_description" : "This document provides guidance for describing system components implemented or licensed by Arm and their properties, for use with the Advanced Configuration and Power Interface (ACPI) specification.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|ACPI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ACPI" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716719000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0093/1-1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0093/1-1/?lang=en",
        "modified" : 1647450303000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716718834690145,
        "uri" : "https://developer.arm.com/documentation/den0093/1-1/en",
        "syscollection" : "default"
      },
      "Title" : "ACPI for Arm Components 1.1",
      "Uri" : "https://developer.arm.com/documentation/den0093/1-1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0093/1-1/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0093/1-1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0093/1-1/en",
      "Excerpt" : "ACPI for Arm Components 1.1 Platform Design Document This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ACPI for Arm Components 1.1 Platform Design Document This document is only available in a PDF version. Click Download to view. ACPI for Arm Components 1.1 ACPI"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ACPI for Arm Components 1.1 ",
      "document_number" : "den0093",
      "document_version" : "1-1",
      "content_type" : "Architecture Document",
      "systopparent" : "4837490",
      "sysurihash" : "e28wðbjxpXnbfYo4",
      "urihash" : "e28wðbjxpXnbfYo4",
      "sysuri" : "https://developer.arm.com/documentation/den0093/1-1/en/pdf/DEN0093_ACPI_ARM_1_1.pdf",
      "systransactionid" : 861242,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1636675200000,
      "topparentid" : 4837490,
      "numberofpages" : 23,
      "sysconcepts" : "ACPI ; interfaces ; Arm Limited ; intellectual property ; Licensee ; Generic UART ; device objects ; Subsidiaries ; operating systems ; export laws ; third parties ; licences granted ; specifications ; identifiers ; English Law ; termination",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
      "attachmentparentid" : 4837490,
      "parentitem" : "618e6e0c83e60c5c768e26f7",
      "concepts" : "ACPI ; interfaces ; Arm Limited ; intellectual property ; Licensee ; Generic UART ; device objects ; Subsidiaries ; operating systems ; export laws ; third parties ; licences granted ; specifications ; identifiers ; English Law ; termination",
      "documenttype" : "pdf",
      "isattachment" : "4837490",
      "sysindexeddate" : 1648716719000,
      "permanentid" : "68847a3a153c2cd5d7653a49e812bdda2d39e3ddc39db98f4282a4617e27",
      "syslanguage" : [ "English" ],
      "itemid" : "618e6e0c83e60c5c768e26f9",
      "transactionid" : 861242,
      "title" : "ACPI for Arm Components 1.1 ",
      "date" : 1648716719000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0093:1-1:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers", "SoC Designers" ],
      "audience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716719119022328,
      "sysisattachment" : "4837490",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4837490,
      "size" : 287997,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/618e6e0c83e60c5c768e26f9",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716685812,
      "syssize" : 287997,
      "sysdate" : 1648716719000,
      "topparent" : "4837490",
      "label_version" : "1.1",
      "systopparentid" : 4837490,
      "content_description" : "This document provides guidance for describing system components implemented or licensed by Arm and their properties, for use with the Advanced Configuration and Power Interface (ACPI) specification.",
      "wordcount" : 955,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|ACPI" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ACPI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716719000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/618e6e0c83e60c5c768e26f9",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716719119022328,
      "uri" : "https://developer.arm.com/documentation/den0093/1-1/en/pdf/DEN0093_ACPI_ARM_1_1.pdf",
      "syscollection" : "default"
    },
    "Title" : "ACPI for Arm Components 1.1",
    "Uri" : "https://developer.arm.com/documentation/den0093/1-1/en/pdf/DEN0093_ACPI_ARM_1_1.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0093/1-1/en/pdf/DEN0093_ACPI_ARM_1_1.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/618e6e0c83e60c5c768e26f9",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0093/1-1/en/pdf/DEN0093_ACPI_ARM_1_1.pdf",
    "Excerpt" : "8 ... 10 ... 11 ... 12 ... 13 ... 16 ... 21 ... DEN0093 ... 1.1 ... Copyright © 2020,2021 Arm Limited. All rights reserved. Release information ... Page 3 of 23 ... Date ... Changes",
    "FirstSentences" : "ACPI for Arm Components 1.1 Platform Design Document Non-conﬁdential Copyright © 2020,2021 Arm Limited or its afﬁliates. All rights reserved. Document number: DEN0093 Contents Release information"
  }, {
    "title" : "ACPI for Memory System Resource Partitioning and Monitoring",
    "uri" : "https://developer.arm.com/documentation/den0065/1-0/en/pdf/DEN0065A_MPAM_ACPI_1.0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0065/1-0/en/pdf/DEN0065A_MPAM_ACPI_1.0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/615c4eacac265639eac51ca2",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0065/1-0/en/pdf/DEN0065A_MPAM_ACPI_1.0.pdf",
    "excerpt" : "3.1.7 ... 3.1.9 ... Notations Prerequisites ... The ACPI description of the CPU topology ... The ACPI MPAM table ... The L1 caches ... L2 caches on PE1 and PE2 ... L3 cache on cluster C_1",
    "firstSentences" : "ACPI for Memory System Resource Partitioning and Monitoring 1.0 Platform Design Document Non-conﬁdential Copyright © 2021 Arm Limited or its afﬁliates. All rights reserved. Document number: DEN0065",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 240,
    "percentScore" : 34.859573,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ACPI for Memory System Resource Partitioning and Monitoring",
      "uri" : "https://developer.arm.com/documentation/den0065/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/den0065/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/den0065/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0065/1-0/en",
      "excerpt" : "ACPI for Memory System Resource Partitioning and Monitoring Platform Design Document This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ACPI for Memory System Resource Partitioning and Monitoring Platform Design Document This document is only available in a PDF version. Click Download to view. ACPI for Memory System Resource ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ACPI for Memory System Resource Partitioning and Monitoring ",
        "document_number" : "den0065",
        "document_version" : "1-0",
        "content_type" : "Architecture Document",
        "systopparent" : "5044378",
        "sysurihash" : "hf01vPavLñvA2fE1",
        "urihash" : "hf01vPavLñvA2fE1",
        "sysuri" : "https://developer.arm.com/documentation/den0065/1-0/en",
        "systransactionid" : 975525,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1633392000000,
        "topparentid" : 5044378,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1633439404000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1664358103000,
        "permanentid" : "588fa13a16d814ef4096f8e47a2a35dadb8863909548c76c87cd96a9a6f4",
        "syslanguage" : [ "English" ],
        "itemid" : "615c4eacac265639eac51ca0",
        "transactionid" : 975525,
        "title" : "ACPI for Memory System Resource Partitioning and Monitoring ",
        "products" : [ "ACPI" ],
        "date" : 1664358103000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0065:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1664358103582935481,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 223,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0065/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664358102579,
        "syssize" : 223,
        "sysdate" : 1664358103000,
        "haslayout" : "1",
        "topparent" : "5044378",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5044378,
        "content_description" : "This document describes the specification for the ACPI description of the Arm Memory System-Resource Partitioning and Monitoring feature, MPAM.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|ACPI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ACPI" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664358103000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0065/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0065/1-0/?lang=en",
        "modified" : 1647450857000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1664358103582935481,
        "uri" : "https://developer.arm.com/documentation/den0065/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "ACPI for Memory System Resource Partitioning and Monitoring",
      "Uri" : "https://developer.arm.com/documentation/den0065/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0065/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0065/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0065/1-0/en",
      "Excerpt" : "ACPI for Memory System Resource Partitioning and Monitoring Platform Design Document This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ACPI for Memory System Resource Partitioning and Monitoring Platform Design Document This document is only available in a PDF version. Click Download to view. ACPI for Memory System Resource ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ACPI for Memory System Resource Partitioning and Monitoring ",
      "document_number" : "den0065",
      "document_version" : "1-0",
      "content_type" : "Architecture Document",
      "systopparent" : "5044378",
      "sysurihash" : "Ht4ICQñiS8TemYap",
      "urihash" : "Ht4ICQñiS8TemYap",
      "sysuri" : "https://developer.arm.com/documentation/den0065/1-0/en/pdf/DEN0065A_MPAM_ACPI_1.0.pdf",
      "systransactionid" : 864310,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1633392000000,
      "topparentid" : 5044378,
      "numberofpages" : 38,
      "sysconcepts" : "monitoring ; capabilities ; controllers ; identifiers ; linked device ; proximity domains ; power management ; Locator fields ; processor container ; intellectual property ; Licensee ; MPAM ; Subsidiaries ; affinity type ; memory requests ; export laws",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
      "attachmentparentid" : 5044378,
      "parentitem" : "615c4eacac265639eac51ca0",
      "concepts" : "monitoring ; capabilities ; controllers ; identifiers ; linked device ; proximity domains ; power management ; Locator fields ; processor container ; intellectual property ; Licensee ; MPAM ; Subsidiaries ; affinity type ; memory requests ; export laws",
      "documenttype" : "pdf",
      "isattachment" : "5044378",
      "sysindexeddate" : 1649151168000,
      "permanentid" : "5e66725824052989023337a462f836c3342c3ca3856f1b6865a38e08af02",
      "syslanguage" : [ "English" ],
      "itemid" : "615c4eacac265639eac51ca2",
      "transactionid" : 864310,
      "title" : "ACPI for Memory System Resource Partitioning and Monitoring ",
      "date" : 1649151168000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0065:1-0:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
      "audience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151168896890468,
      "sysisattachment" : "5044378",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5044378,
      "size" : 566920,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/615c4eacac265639eac51ca2",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150964555,
      "syssize" : 566920,
      "sysdate" : 1649151168000,
      "topparent" : "5044378",
      "label_version" : "1.0",
      "systopparentid" : 5044378,
      "content_description" : "This document describes the specification for the ACPI description of the Arm Memory System-Resource Partitioning and Monitoring feature, MPAM.",
      "wordcount" : 1093,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|ACPI" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ACPI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151168000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/615c4eacac265639eac51ca2",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151168896890468,
      "uri" : "https://developer.arm.com/documentation/den0065/1-0/en/pdf/DEN0065A_MPAM_ACPI_1.0.pdf",
      "syscollection" : "default"
    },
    "Title" : "ACPI for Memory System Resource Partitioning and Monitoring",
    "Uri" : "https://developer.arm.com/documentation/den0065/1-0/en/pdf/DEN0065A_MPAM_ACPI_1.0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0065/1-0/en/pdf/DEN0065A_MPAM_ACPI_1.0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/615c4eacac265639eac51ca2",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0065/1-0/en/pdf/DEN0065A_MPAM_ACPI_1.0.pdf",
    "Excerpt" : "3.1.7 ... 3.1.9 ... Notations Prerequisites ... The ACPI description of the CPU topology ... The ACPI MPAM table ... The L1 caches ... L2 caches on PE1 and PE2 ... L3 cache on cluster C_1",
    "FirstSentences" : "ACPI for Memory System Resource Partitioning and Monitoring 1.0 Platform Design Document Non-conﬁdential Copyright © 2021 Arm Limited or its afﬁliates. All rights reserved. Document number: DEN0065"
  }, {
    "title" : "ARM instruction set",
    "uri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set",
    "printableUri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set",
    "clickUri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/ARM-instruction-set?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set",
    "excerpt" : "ARM instruction set Security Extensions introduces one new ARM instruction, SMI, as defined in SMI. In addition, several other instructions are modified.",
    "firstSentences" : "ARM instruction set Security Extensions introduces one new ARM instruction, SMI, as defined in SMI. In addition, several other instructions are modified. Specifically, all instructions which ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 240,
    "percentScore" : 34.859573,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Architecture Reference Manual Security Extensions Supplement",
      "uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0309/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en",
      "excerpt" : "In no event shall the licences granted in Clause 1, be construed as granting you ... Non-confidential. ARM Architecture Reference Manual Security Extensions Supplement CPU architecture",
      "firstSentences" : "ARM Architecture Reference Manual Security Extensions Supplement Copyright 2004, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Architecture Reference Manual Security Extensions Supplement ",
        "document_number" : "ddi0309",
        "document_version" : "f",
        "content_type" : "Architecture Document",
        "systopparent" : "3495968",
        "sysurihash" : "nfJCP63FñSwlPw5b",
        "urihash" : "nfJCP63FñSwlPw5b",
        "sysuri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "systransactionid" : 905459,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158925761000,
        "topparentid" : 3495968,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594910651000,
        "sysconcepts" : "ARM ; ARM7TDMI ; Architecture Reference Manual ; microprocessor cores ; licences ; Clause ; purposes of developing ; thereon ; restrictions set ; United States Government ; Road Cambridge ; third parties ; Property therein ; integrated circuits ; software programs ; representations",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|6284fd5d07438e0da040a7be" ],
        "concepts" : "ARM ; ARM7TDMI ; Architecture Reference Manual ; microprocessor cores ; licences ; Clause ; purposes of developing ; thereon ; restrictions set ; United States Government ; Road Cambridge ; third parties ; Property therein ; integrated circuits ; software programs ; representations",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655721365000,
        "permanentid" : "e301715bbf4e7479101d12f055a5add1a703f4d95c24904130c83e530610",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1067bb0daa596235e7ee6f",
        "transactionid" : 905459,
        "title" : "ARM Architecture Reference Manual Security Extensions Supplement ",
        "products" : [ "CPU architecture", "Armv6" ],
        "date" : 1655721365000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Security" ],
        "document_id" : "ddi0309:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655721365386206056,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 3864,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655721353792,
        "syssize" : 3864,
        "sysdate" : 1655721365000,
        "haslayout" : "1",
        "topparent" : "3495968",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495968,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "ARM Architecture Security Extensions is an enhancement to the ARM architecture. It integrates hardware security features to facilitate the development of secure applications.",
        "wordcount" : 245,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655721365000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0309/f/?lang=en",
        "modified" : 1655721340000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655721365386206056,
        "uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Architecture Reference Manual Security Extensions Supplement",
      "Uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0309/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en",
      "Excerpt" : "In no event shall the licences granted in Clause 1, be construed as granting you ... Non-confidential. ARM Architecture Reference Manual Security Extensions Supplement CPU architecture",
      "FirstSentences" : "ARM Architecture Reference Manual Security Extensions Supplement Copyright 2004, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ..."
    },
    "childResults" : [ {
      "title" : "SMI",
      "uri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set/SMI",
      "printableUri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set/SMI",
      "clickUri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/ARM-instruction-set/SMI?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set/SMI",
      "excerpt" : "SMI 31 28 27 20 19 8 7 6 5 4 3 0 cond 0 0 0 1 0 1 1 0 SBZ 0 1 1 1 imm4 The SMI ( ... Syntax \\r\\nSMI{<cond>} <imm4>\\r\\n where: <cond> Is the condition under which the ... SMI CPU architecture",
      "firstSentences" : "SMI 31 28 27 20 19 8 7 6 5 4 3 0 cond 0 0 0 1 0 1 1 0 SBZ 0 1 1 1 imm4 The SMI (Software Monitor) instruction causes an SMI exception. Syntax \\r\\nSMI{<cond>} <imm4>\\r\\n where: <cond> Is the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 240,
      "percentScore" : 34.859573,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Architecture Reference Manual Security Extensions Supplement",
        "uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en",
        "excerpt" : "In no event shall the licences granted in Clause 1, be construed as granting you ... Non-confidential. ARM Architecture Reference Manual Security Extensions Supplement CPU architecture",
        "firstSentences" : "ARM Architecture Reference Manual Security Extensions Supplement Copyright 2004, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Architecture Reference Manual Security Extensions Supplement ",
          "document_number" : "ddi0309",
          "document_version" : "f",
          "content_type" : "Architecture Document",
          "systopparent" : "3495968",
          "sysurihash" : "nfJCP63FñSwlPw5b",
          "urihash" : "nfJCP63FñSwlPw5b",
          "sysuri" : "https://developer.arm.com/documentation/ddi0309/f/en",
          "systransactionid" : 905459,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158925761000,
          "topparentid" : 3495968,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594910651000,
          "sysconcepts" : "ARM ; ARM7TDMI ; Architecture Reference Manual ; microprocessor cores ; licences ; Clause ; purposes of developing ; thereon ; restrictions set ; United States Government ; Road Cambridge ; third parties ; Property therein ; integrated circuits ; software programs ; representations",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|6284fd5d07438e0da040a7be" ],
          "concepts" : "ARM ; ARM7TDMI ; Architecture Reference Manual ; microprocessor cores ; licences ; Clause ; purposes of developing ; thereon ; restrictions set ; United States Government ; Road Cambridge ; third parties ; Property therein ; integrated circuits ; software programs ; representations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655721365000,
          "permanentid" : "e301715bbf4e7479101d12f055a5add1a703f4d95c24904130c83e530610",
          "syslanguage" : [ "English" ],
          "itemid" : "5f1067bb0daa596235e7ee6f",
          "transactionid" : 905459,
          "title" : "ARM Architecture Reference Manual Security Extensions Supplement ",
          "products" : [ "CPU architecture", "Armv6" ],
          "date" : 1655721365000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "CPU Architectures",
          "navigationhierarchiestopics" : [ "Security" ],
          "document_id" : "ddi0309:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655721365386206056,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 3864,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655721353792,
          "syssize" : 3864,
          "sysdate" : 1655721365000,
          "haslayout" : "1",
          "topparent" : "3495968",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495968,
          "navigationhierarchiescategories" : [ "Architecture products" ],
          "content_description" : "ARM Architecture Security Extensions is an enhancement to the ARM architecture. It integrates hardware security features to facilitate the development of secure applications.",
          "wordcount" : 245,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655721365000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0309/f/?lang=en",
          "modified" : 1655721340000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655721365386206056,
          "uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Architecture Reference Manual Security Extensions Supplement",
        "Uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en",
        "Excerpt" : "In no event shall the licences granted in Clause 1, be construed as granting you ... Non-confidential. ARM Architecture Reference Manual Security Extensions Supplement CPU architecture",
        "FirstSentences" : "ARM Architecture Reference Manual Security Extensions Supplement Copyright 2004, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "SMI ",
        "document_number" : "ddi0309",
        "document_version" : "f",
        "content_type" : "Architecture Document",
        "systopparent" : "3495968",
        "sysurihash" : "2FjFiEqI1JKMLD50",
        "urihash" : "2FjFiEqI1JKMLD50",
        "sysuri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set/SMI",
        "systransactionid" : 905459,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158925761000,
        "topparentid" : 3495968,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594910651000,
        "sysconcepts" : "Software monitor ; instruction ; SMI ; imm4 ; User mode ; secure ; immediate ; using registers ; virtual memory ; causes entry ; ARM processor ; non-secure",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|6284fd5d07438e0da040a7be" ],
        "attachmentparentid" : 3495968,
        "parentitem" : "5f1067bb0daa596235e7ee6f",
        "concepts" : "Software monitor ; instruction ; SMI ; imm4 ; User mode ; secure ; immediate ; using registers ; virtual memory ; causes entry ; ARM processor ; non-secure",
        "documenttype" : "html",
        "isattachment" : "3495968",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655721365000,
        "permanentid" : "20fe7d5718f85cbd56fb0a7e58783f1b0b6c37217a8cd96ca9172b3a0255",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1067bb0daa596235e7ee97",
        "transactionid" : 905459,
        "title" : "SMI ",
        "products" : [ "CPU architecture", "Armv6" ],
        "date" : 1655721365000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Security" ],
        "document_id" : "ddi0309:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655721365753001203,
        "sysisattachment" : "3495968",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 3495968,
        "size" : 1406,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/ARM-instruction-set/SMI?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655721353792,
        "syssize" : 1406,
        "sysdate" : 1655721365000,
        "haslayout" : "1",
        "topparent" : "3495968",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495968,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "ARM Architecture Security Extensions is an enhancement to the ARM architecture. It integrates hardware security features to facilitate the development of secure applications.",
        "wordcount" : 115,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655721365000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/ARM-instruction-set/SMI?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0309/f/CPU-Architecture/ARM-instruction-set/SMI?lang=en",
        "modified" : 1655721340000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655721365753001203,
        "uri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set/SMI",
        "syscollection" : "default"
      },
      "Title" : "SMI",
      "Uri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set/SMI",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set/SMI",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/ARM-instruction-set/SMI?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set/SMI",
      "Excerpt" : "SMI 31 28 27 20 19 8 7 6 5 4 3 0 cond 0 0 0 1 0 1 1 0 SBZ 0 1 1 1 imm4 The SMI ( ... Syntax \\r\\nSMI{<cond>} <imm4>\\r\\n where: <cond> Is the condition under which the ... SMI CPU architecture",
      "FirstSentences" : "SMI 31 28 27 20 19 8 7 6 5 4 3 0 cond 0 0 0 1 0 1 1 0 SBZ 0 1 1 1 imm4 The SMI (Software Monitor) instruction causes an SMI exception. Syntax \\r\\nSMI{<cond>} <imm4>\\r\\n where: <cond> Is the ..."
    }, {
      "title" : "ARM Architecture Reference Manual Security Extensions Supplement",
      "uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0309/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en",
      "excerpt" : "In no event shall the licences granted in Clause 1, be construed as granting you ... Non-confidential. ARM Architecture Reference Manual Security Extensions Supplement CPU architecture",
      "firstSentences" : "ARM Architecture Reference Manual Security Extensions Supplement Copyright 2004, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 240,
      "percentScore" : 34.859573,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Architecture Reference Manual Security Extensions Supplement ",
        "document_number" : "ddi0309",
        "document_version" : "f",
        "content_type" : "Architecture Document",
        "systopparent" : "3495968",
        "sysurihash" : "nfJCP63FñSwlPw5b",
        "urihash" : "nfJCP63FñSwlPw5b",
        "sysuri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "systransactionid" : 905459,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158925761000,
        "topparentid" : 3495968,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594910651000,
        "sysconcepts" : "ARM ; ARM7TDMI ; Architecture Reference Manual ; microprocessor cores ; licences ; Clause ; purposes of developing ; thereon ; restrictions set ; United States Government ; Road Cambridge ; third parties ; Property therein ; integrated circuits ; software programs ; representations",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|6284fd5d07438e0da040a7be" ],
        "concepts" : "ARM ; ARM7TDMI ; Architecture Reference Manual ; microprocessor cores ; licences ; Clause ; purposes of developing ; thereon ; restrictions set ; United States Government ; Road Cambridge ; third parties ; Property therein ; integrated circuits ; software programs ; representations",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655721365000,
        "permanentid" : "e301715bbf4e7479101d12f055a5add1a703f4d95c24904130c83e530610",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1067bb0daa596235e7ee6f",
        "transactionid" : 905459,
        "title" : "ARM Architecture Reference Manual Security Extensions Supplement ",
        "products" : [ "CPU architecture", "Armv6" ],
        "date" : 1655721365000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Security" ],
        "document_id" : "ddi0309:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655721365386206056,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 3864,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655721353792,
        "syssize" : 3864,
        "sysdate" : 1655721365000,
        "haslayout" : "1",
        "topparent" : "3495968",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495968,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "ARM Architecture Security Extensions is an enhancement to the ARM architecture. It integrates hardware security features to facilitate the development of secure applications.",
        "wordcount" : 245,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655721365000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0309/f/?lang=en",
        "modified" : 1655721340000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655721365386206056,
        "uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Architecture Reference Manual Security Extensions Supplement",
      "Uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0309/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en",
      "Excerpt" : "In no event shall the licences granted in Clause 1, be construed as granting you ... Non-confidential. ARM Architecture Reference Manual Security Extensions Supplement CPU architecture",
      "FirstSentences" : "ARM Architecture Reference Manual Security Extensions Supplement Copyright 2004, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ..."
    }, {
      "title" : "Software interrupt",
      "uri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/Exception-model/Software-interrupt",
      "printableUri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/Exception-model/Software-interrupt",
      "clickUri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/Exception-model/Software-interrupt?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/Exception-model/Software-interrupt",
      "excerpt" : "Software interrupt On a SWI in Non-secure state: \\r\\n ... \\/* NS-bit UNCHANGED *\\/\\r\\nR14_svc = address of next instruction after the SWI ... \\/* Store value of CP15r1 Control[30] *\\/\\r\\n",
      "firstSentences" : "Software interrupt On a SWI in Non-secure state: \\r\\n \\/* NS-bit UNCHANGED *\\/\\r\\nR14_svc = address of next instruction after the SWI instruction\\r\\nSPSR_svc = CPSR\\r\\nCPSR[4:0] = 0b10011 \\/* ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 240,
      "percentScore" : 34.859573,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Architecture Reference Manual Security Extensions Supplement",
        "uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en",
        "excerpt" : "In no event shall the licences granted in Clause 1, be construed as granting you ... Non-confidential. ARM Architecture Reference Manual Security Extensions Supplement CPU architecture",
        "firstSentences" : "ARM Architecture Reference Manual Security Extensions Supplement Copyright 2004, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Architecture Reference Manual Security Extensions Supplement ",
          "document_number" : "ddi0309",
          "document_version" : "f",
          "content_type" : "Architecture Document",
          "systopparent" : "3495968",
          "sysurihash" : "nfJCP63FñSwlPw5b",
          "urihash" : "nfJCP63FñSwlPw5b",
          "sysuri" : "https://developer.arm.com/documentation/ddi0309/f/en",
          "systransactionid" : 905459,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158925761000,
          "topparentid" : 3495968,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594910651000,
          "sysconcepts" : "ARM ; ARM7TDMI ; Architecture Reference Manual ; microprocessor cores ; licences ; Clause ; purposes of developing ; thereon ; restrictions set ; United States Government ; Road Cambridge ; third parties ; Property therein ; integrated circuits ; software programs ; representations",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|6284fd5d07438e0da040a7be" ],
          "concepts" : "ARM ; ARM7TDMI ; Architecture Reference Manual ; microprocessor cores ; licences ; Clause ; purposes of developing ; thereon ; restrictions set ; United States Government ; Road Cambridge ; third parties ; Property therein ; integrated circuits ; software programs ; representations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655721365000,
          "permanentid" : "e301715bbf4e7479101d12f055a5add1a703f4d95c24904130c83e530610",
          "syslanguage" : [ "English" ],
          "itemid" : "5f1067bb0daa596235e7ee6f",
          "transactionid" : 905459,
          "title" : "ARM Architecture Reference Manual Security Extensions Supplement ",
          "products" : [ "CPU architecture", "Armv6" ],
          "date" : 1655721365000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "CPU Architectures",
          "navigationhierarchiestopics" : [ "Security" ],
          "document_id" : "ddi0309:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655721365386206056,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 3864,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655721353792,
          "syssize" : 3864,
          "sysdate" : 1655721365000,
          "haslayout" : "1",
          "topparent" : "3495968",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495968,
          "navigationhierarchiescategories" : [ "Architecture products" ],
          "content_description" : "ARM Architecture Security Extensions is an enhancement to the ARM architecture. It integrates hardware security features to facilitate the development of secure applications.",
          "wordcount" : 245,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655721365000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0309/f/?lang=en",
          "modified" : 1655721340000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655721365386206056,
          "uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Architecture Reference Manual Security Extensions Supplement",
        "Uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en",
        "Excerpt" : "In no event shall the licences granted in Clause 1, be construed as granting you ... Non-confidential. ARM Architecture Reference Manual Security Extensions Supplement CPU architecture",
        "FirstSentences" : "ARM Architecture Reference Manual Security Extensions Supplement Copyright 2004, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Software interrupt ",
        "document_number" : "ddi0309",
        "document_version" : "f",
        "content_type" : "Architecture Document",
        "systopparent" : "3495968",
        "sysurihash" : "TFYqvYVR35xvzgKu",
        "urihash" : "TFYqvYVR35xvzgKu",
        "sysuri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/Exception-model/Software-interrupt",
        "systransactionid" : 905459,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158925761000,
        "topparentid" : 3495968,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594910651000,
        "sysconcepts" : "Monitor mode ; Secure ; exception ; vectors configured ; CP15r1 Control ; NS-bit ; nelse ; v5TEJ",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|6284fd5d07438e0da040a7be" ],
        "attachmentparentid" : 3495968,
        "parentitem" : "5f1067bb0daa596235e7ee6f",
        "concepts" : "Monitor mode ; Secure ; exception ; vectors configured ; CP15r1 Control ; NS-bit ; nelse ; v5TEJ",
        "documenttype" : "html",
        "isattachment" : "3495968",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655721365000,
        "permanentid" : "3da28c7946cc8e143d2ac8d1c97020f9081c12c93cb80d4f46bbf6524267",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1067bb0daa596235e7ee8c",
        "transactionid" : 905459,
        "title" : "Software interrupt ",
        "products" : [ "CPU architecture", "Armv6" ],
        "date" : 1655721365000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Security" ],
        "document_id" : "ddi0309:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655721365319907709,
        "sysisattachment" : "3495968",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 3495968,
        "size" : 1352,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/Exception-model/Software-interrupt?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655721353776,
        "syssize" : 1352,
        "sysdate" : 1655721365000,
        "haslayout" : "1",
        "topparent" : "3495968",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495968,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "ARM Architecture Security Extensions is an enhancement to the ARM architecture. It integrates hardware security features to facilitate the development of secure applications.",
        "wordcount" : 86,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655721365000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/Exception-model/Software-interrupt?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0309/f/CPU-Architecture/Exception-model/Software-interrupt?lang=en",
        "modified" : 1655721340000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655721365319907709,
        "uri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/Exception-model/Software-interrupt",
        "syscollection" : "default"
      },
      "Title" : "Software interrupt",
      "Uri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/Exception-model/Software-interrupt",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/Exception-model/Software-interrupt",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/Exception-model/Software-interrupt?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/Exception-model/Software-interrupt",
      "Excerpt" : "Software interrupt On a SWI in Non-secure state: \\r\\n ... \\/* NS-bit UNCHANGED *\\/\\r\\nR14_svc = address of next instruction after the SWI ... \\/* Store value of CP15r1 Control[30] *\\/\\r\\n",
      "FirstSentences" : "Software interrupt On a SWI in Non-secure state: \\r\\n \\/* NS-bit UNCHANGED *\\/\\r\\nR14_svc = address of next instruction after the SWI instruction\\r\\nSPSR_svc = CPSR\\r\\nCPSR[4:0] = 0b10011 \\/* ..."
    } ],
    "totalNumberOfChildResults" : 87,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM instruction set ",
      "document_number" : "ddi0309",
      "document_version" : "f",
      "content_type" : "Architecture Document",
      "systopparent" : "3495968",
      "sysurihash" : "XuUq9jA2wppJJqam",
      "urihash" : "XuUq9jA2wppJJqam",
      "sysuri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set",
      "systransactionid" : 905459,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158925761000,
      "topparentid" : 3495968,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594910651000,
      "sysconcepts" : "ARM instruction ; SMI ; Non-secure Privileged ; changes mean ; RFE",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|6284fd5d07438e0da040a7be" ],
      "attachmentparentid" : 3495968,
      "parentitem" : "5f1067bb0daa596235e7ee6f",
      "concepts" : "ARM instruction ; SMI ; Non-secure Privileged ; changes mean ; RFE",
      "documenttype" : "html",
      "isattachment" : "3495968",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1655721367000,
      "permanentid" : "36fe206016635168b1c247761bea62d879b8863bda755ed39d3e2c85a28d",
      "syslanguage" : [ "English" ],
      "itemid" : "5f1067bb0daa596235e7ee96",
      "transactionid" : 905459,
      "title" : "ARM instruction set ",
      "products" : [ "CPU architecture", "Armv6" ],
      "date" : 1655721367000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "CPU Architectures",
      "navigationhierarchiestopics" : [ "Security" ],
      "document_id" : "ddi0309:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655721367914159338,
      "sysisattachment" : "3495968",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 3495968,
      "size" : 676,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/ARM-instruction-set?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655721353792,
      "syssize" : 676,
      "sysdate" : 1655721367000,
      "haslayout" : "1",
      "topparent" : "3495968",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3495968,
      "navigationhierarchiescategories" : [ "Architecture products" ],
      "content_description" : "ARM Architecture Security Extensions is an enhancement to the ARM architecture. It integrates hardware security features to facilitate the development of secure applications.",
      "wordcount" : 72,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
      "document_revision" : "f",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655721367000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/ARM-instruction-set?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0309/f/CPU-Architecture/ARM-instruction-set?lang=en",
      "modified" : 1655721340000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655721367914159338,
      "uri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set",
      "syscollection" : "default"
    },
    "Title" : "ARM instruction set",
    "Uri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/ARM-instruction-set?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set",
    "Excerpt" : "ARM instruction set Security Extensions introduces one new ARM instruction, SMI, as defined in SMI. In addition, several other instructions are modified.",
    "FirstSentences" : "ARM instruction set Security Extensions introduces one new ARM instruction, SMI, as defined in SMI. In addition, several other instructions are modified. Specifically, all instructions which ..."
  }, {
    "title" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification",
    "uri" : "https://developer.arm.com/documentation/ecm0359818/11/en/pdf/Armv8-M_Security_Extensions_Requirements_on_Development_Tools.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ecm0359818/11/en/pdf/Armv8-M_Security_Extensions_Requirements_on_Development_Tools.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f1a983120b7cf4bc524d9c5",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0359818/11/en/pdf/Armv8-M_Security_Extensions_Requirements_on_Development_Tools.pdf",
    "excerpt" : "Words and logos marked with ® or ™ are registered trademarks or trademarks of Arm ... All rights reserved. Arm Limited. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349",
    "firstSentences" : "Document number: Date of Issue: Abstract ARM-ECM-0359818 01/11/2019 Arm®v8-M Security Extensions: Requirements on Development Tools Version: 1.1 © Copyright Arm Limited or its affiliates 2019. All ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 240,
    "percentScore" : 34.859573,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification",
      "uri" : "https://developer.arm.com/documentation/ecm0359818/11/en",
      "printableUri" : "https://developer.arm.com/documentation/ecm0359818/11/en",
      "clickUri" : "https://developer.arm.com/documentation/ecm0359818/11/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0359818/11/en",
      "excerpt" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification This document is only available in a PDF version. Click Download to view. ARMv8-M Security Extensions: ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification ",
        "document_number" : "ecm0359818",
        "document_version" : "11",
        "content_type" : "Architecture Document",
        "systopparent" : "4616829",
        "sysurihash" : "9nañdkRO7h7WJSZi",
        "urihash" : "9nañdkRO7h7WJSZi",
        "sysuri" : "https://developer.arm.com/documentation/ecm0359818/11/en",
        "systransactionid" : 973133,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1595578105000,
        "topparentid" : 4616829,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1595578417000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1664181547000,
        "permanentid" : "d3a21ff71433e5b3fc462c030c0ddfb8853501cb349be543e14582423399",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1a983120b7cf4bc524d9c3",
        "transactionid" : 973133,
        "title" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification ",
        "products" : [ "Armv8-M" ],
        "date" : 1664181547000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Security" ],
        "document_id" : "ecm0359818:11:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1664181547448987399,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 263,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ecm0359818/11/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664181477354,
        "syssize" : 263,
        "sysdate" : 1664181547000,
        "haslayout" : "1",
        "topparent" : "4616829",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4616829,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This document describes the requirements on Development Tools in order to support Armv8-M and Armv8.1-M Security Extensions or the new TT instruction of Armv8-M.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664181547000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ecm0359818/11/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ecm0359818/11/?lang=en",
        "modified" : 1650381796000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1664181547448987399,
        "uri" : "https://developer.arm.com/documentation/ecm0359818/11/en",
        "syscollection" : "default"
      },
      "Title" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification",
      "Uri" : "https://developer.arm.com/documentation/ecm0359818/11/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ecm0359818/11/en",
      "ClickUri" : "https://developer.arm.com/documentation/ecm0359818/11/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0359818/11/en",
      "Excerpt" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification This document is only available in a PDF version. Click Download to view. ARMv8-M Security Extensions: ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification ",
      "document_number" : "ecm0359818",
      "document_version" : "11",
      "content_type" : "Architecture Document",
      "systopparent" : "4616829",
      "sysauthor" : "Arm",
      "sysurihash" : "B23jBBadzñ7UOdPf",
      "urihash" : "B23jBBadzñ7UOdPf",
      "sysuri" : "https://developer.arm.com/documentation/ecm0359818/11/en/pdf/Armv8-M_Security_Extensions_Requirements_on_Development_Tools.pdf",
      "keywords" : "ACLE ABI CMSE Armv8-M Armv8.1-M Security Extensions toolchain requirements compiler linker",
      "systransactionid" : 872100,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1595578105000,
      "topparentid" : 4616829,
      "numberofpages" : 30,
      "sysconcepts" : "instructions ; cmse ; arm ; executable files ; toolchains ; non-secure function ; secret information ; registers ; security states ; memory regions ; stack pointer ; exception level ; execution modes ; written agreement ; party patents ; transitions",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
      "attachmentparentid" : 4616829,
      "parentitem" : "5f1a983120b7cf4bc524d9c3",
      "concepts" : "instructions ; cmse ; arm ; executable files ; toolchains ; non-secure function ; secret information ; registers ; security states ; memory regions ; stack pointer ; exception level ; execution modes ; written agreement ; party patents ; transitions",
      "documenttype" : "pdf",
      "isattachment" : "4616829",
      "sysindexeddate" : 1650381839000,
      "permanentid" : "3be39312728cf784fd1b42d905f5fe9995a481b12ff1ea94bcb99ed9e417",
      "syslanguage" : [ "English" ],
      "itemid" : "5f1a983120b7cf4bc524d9c5",
      "transactionid" : 872100,
      "title" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification ",
      "date" : 1650381839000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ecm0359818:11:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1650381839118905786,
      "sysisattachment" : "4616829",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4616829,
      "size" : 506507,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f1a983120b7cf4bc524d9c5",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1650381814642,
      "syssize" : 506507,
      "sysdate" : 1650381839000,
      "topparent" : "4616829",
      "author" : "Arm",
      "label_version" : "1.1",
      "systopparentid" : 4616829,
      "content_description" : "This document describes the requirements on Development Tools in order to support Armv8-M and Armv8.1-M Security Extensions or the new TT instruction of Armv8-M.",
      "wordcount" : 1318,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1650381839000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f1a983120b7cf4bc524d9c5",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1650381839118905786,
      "uri" : "https://developer.arm.com/documentation/ecm0359818/11/en/pdf/Armv8-M_Security_Extensions_Requirements_on_Development_Tools.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification",
    "Uri" : "https://developer.arm.com/documentation/ecm0359818/11/en/pdf/Armv8-M_Security_Extensions_Requirements_on_Development_Tools.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ecm0359818/11/en/pdf/Armv8-M_Security_Extensions_Requirements_on_Development_Tools.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f1a983120b7cf4bc524d9c5",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0359818/11/en/pdf/Armv8-M_Security_Extensions_Requirements_on_Development_Tools.pdf",
    "Excerpt" : "Words and logos marked with ® or ™ are registered trademarks or trademarks of Arm ... All rights reserved. Arm Limited. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349",
    "FirstSentences" : "Document number: Date of Issue: Abstract ARM-ECM-0359818 01/11/2019 Arm®v8-M Security Extensions: Requirements on Development Tools Version: 1.1 © Copyright Arm Limited or its affiliates 2019. All ..."
  }, {
    "title" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6",
    "uri" : "https://developer.arm.com/documentation/ihi0064/h/en/pdf/etm_v4_6_architecture_specification_IHI0064H_a.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ihi0064/h/en/pdf/etm_v4_6_architecture_specification_IHI0064H_a.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/60017fbb3f22832ff1d6872b",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0064/h/en/pdf/etm_v4_6_architecture_specification_IHI0064H_a.pdf",
    "excerpt" : "Non-Confidential ... Incorporation of ETMv4.4 architecture. Incorporation of ETMv4.5 architecture. Change history Added support for Armv8.1-M to ETMv4.5 architecture. ... DAMAGES.",
    "firstSentences" : "Arm Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETMv4.6 Copyright © 2012-2020 Arm Limited or its affiliates. All rights reserved. ARM IHI0064H.a (ID120820) ii Arm Embedded Trace ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 240,
    "percentScore" : 34.859573,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6",
      "uri" : "https://developer.arm.com/documentation/ihi0064/h/en",
      "printableUri" : "https://developer.arm.com/documentation/ihi0064/h/en",
      "clickUri" : "https://developer.arm.com/documentation/ihi0064/h/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0064/h/en",
      "excerpt" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 This document is only available in a PDF version. Click Download to view. Embedded Trace Macrocell Architecture Specification ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 ",
        "document_number" : "ihi0064",
        "document_version" : "h",
        "content_type" : "Architecture Document",
        "systopparent" : "4420325",
        "sysurihash" : "mvMkeURde5GjQgLc",
        "urihash" : "mvMkeURde5GjQgLc",
        "sysuri" : "https://developer.arm.com/documentation/ihi0064/h/en",
        "systransactionid" : 872092,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1610710688000,
        "topparentid" : 4420325,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1610710971000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1650381412000,
        "permanentid" : "ae904bb25c72c77714629ccd2c261940467672dcd48f3ac6167d65ff7999",
        "syslanguage" : [ "English" ],
        "itemid" : "60017fbb3f22832ff1d68729",
        "transactionid" : 872092,
        "title" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 ",
        "products" : [ "CoreSight Architecture Specifications", "CoreSight Architecture", "Armv8-A" ],
        "date" : 1650381412000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "ihi0064:h:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650381412379139291,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 280,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0064/h/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650381398729,
        "syssize" : 280,
        "sysdate" : 1650381412000,
        "haslayout" : "1",
        "topparent" : "4420325",
        "label_version" : "ETMv4.6",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4420325,
        "content_description" : "This document describes version 4.0 to version 4.6 of the architecture for the Arm Embedded Trace Macrocell (ETM).",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650381412000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0064/h/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0064/h/?lang=en",
        "modified" : 1650381341000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650381412379139291,
        "uri" : "https://developer.arm.com/documentation/ihi0064/h/en",
        "syscollection" : "default"
      },
      "Title" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6",
      "Uri" : "https://developer.arm.com/documentation/ihi0064/h/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0064/h/en",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0064/h/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0064/h/en",
      "Excerpt" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 This document is only available in a PDF version. Click Download to view. Embedded Trace Macrocell Architecture Specification ..."
    },
    "childResults" : [ {
      "title" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6",
      "uri" : "https://developer.arm.com/documentation/ihi0064/h/en",
      "printableUri" : "https://developer.arm.com/documentation/ihi0064/h/en",
      "clickUri" : "https://developer.arm.com/documentation/ihi0064/h/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0064/h/en",
      "excerpt" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 This document is only available in a PDF version. Click Download to view. Embedded Trace Macrocell Architecture Specification ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 240,
      "percentScore" : 34.859573,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 ",
        "document_number" : "ihi0064",
        "document_version" : "h",
        "content_type" : "Architecture Document",
        "systopparent" : "4420325",
        "sysurihash" : "mvMkeURde5GjQgLc",
        "urihash" : "mvMkeURde5GjQgLc",
        "sysuri" : "https://developer.arm.com/documentation/ihi0064/h/en",
        "systransactionid" : 872092,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1610710688000,
        "topparentid" : 4420325,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1610710971000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1650381412000,
        "permanentid" : "ae904bb25c72c77714629ccd2c261940467672dcd48f3ac6167d65ff7999",
        "syslanguage" : [ "English" ],
        "itemid" : "60017fbb3f22832ff1d68729",
        "transactionid" : 872092,
        "title" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 ",
        "products" : [ "CoreSight Architecture Specifications", "CoreSight Architecture", "Armv8-A" ],
        "date" : 1650381412000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "ihi0064:h:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650381412379139291,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 280,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0064/h/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650381398729,
        "syssize" : 280,
        "sysdate" : 1650381412000,
        "haslayout" : "1",
        "topparent" : "4420325",
        "label_version" : "ETMv4.6",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4420325,
        "content_description" : "This document describes version 4.0 to version 4.6 of the architecture for the Arm Embedded Trace Macrocell (ETM).",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650381412000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0064/h/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0064/h/?lang=en",
        "modified" : 1650381341000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650381412379139291,
        "uri" : "https://developer.arm.com/documentation/ihi0064/h/en",
        "syscollection" : "default"
      },
      "Title" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6",
      "Uri" : "https://developer.arm.com/documentation/ihi0064/h/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0064/h/en",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0064/h/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0064/h/en",
      "Excerpt" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 This document is only available in a PDF version. Click Download to view. Embedded Trace Macrocell Architecture Specification ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 ",
      "document_number" : "ihi0064",
      "document_version" : "h",
      "content_type" : "Architecture Document",
      "systopparent" : "4420325",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "uiv6dEXdR9cFyUq8",
      "urihash" : "uiv6dEXdR9cFyUq8",
      "sysuri" : "https://developer.arm.com/documentation/ihi0064/h/en/pdf/etm_v4_6_architecture_specification_IHI0064H_a.pdf",
      "keywords" : "CoreSight, CoreSight Architecture, CoreSight SoC Components, On-chip Debug & Trace, Trace Macrocells (ETM)",
      "systransactionid" : 872093,
      "copyright" : "Copyright ©€2012-2020 Arm Limited or its affiliates. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1610710688000,
      "topparentid" : 4420325,
      "numberofpages" : 568,
      "sysconcepts" : "trace units ; instructions ; Arm Limited ; implementations ; exceptions ; PEs ; P0 elements ; address comparisons ; power domains ; right-hand keys ; data transfers ; registers ; ETMv4 architecture ; execution ; header ; cycle counting",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 4420325,
      "parentitem" : "60017fbb3f22832ff1d68729",
      "concepts" : "trace units ; instructions ; Arm Limited ; implementations ; exceptions ; PEs ; P0 elements ; address comparisons ; power domains ; right-hand keys ; data transfers ; registers ; ETMv4 architecture ; execution ; header ; cycle counting",
      "documenttype" : "pdf",
      "isattachment" : "4420325",
      "sysindexeddate" : 1650381420000,
      "permanentid" : "46034e15c998efbae23cf54d1bc3f9089576e9120d5185a3cfbb7ffc9f4a",
      "syslanguage" : [ "English" ],
      "itemid" : "60017fbb3f22832ff1d6872b",
      "transactionid" : 872093,
      "title" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 ",
      "subject" : "ARM Embedded Trace Macrocell (ETMv4) Architecture Specification (PDF). This documentation describes a trace unit for instruction and data tracing of a processor. It contains technical reference information on implementation choices, configuration options, and interfaces to ARM debug tools.",
      "date" : 1650381419000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ihi0064:h:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1650381419285109034,
      "sysisattachment" : "4420325",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4420325,
      "size" : 5116034,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/60017fbb3f22832ff1d6872b",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1650381402030,
      "syssubject" : "ARM Embedded Trace Macrocell (ETMv4) Architecture Specification (PDF). This documentation describes a trace unit for instruction and data tracing of a processor. It contains technical reference information on implementation choices, configuration options, and interfaces to ARM debug tools.",
      "syssize" : 5116034,
      "sysdate" : 1650381419000,
      "topparent" : "4420325",
      "author" : "ARM Limited",
      "label_version" : "ETMv4.6",
      "systopparentid" : 4420325,
      "content_description" : "This document describes version 4.0 to version 4.6 of the architecture for the Arm Embedded Trace Macrocell (ETM).",
      "wordcount" : 5288,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1650381420000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/60017fbb3f22832ff1d6872b",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1650381419285109034,
      "uri" : "https://developer.arm.com/documentation/ihi0064/h/en/pdf/etm_v4_6_architecture_specification_IHI0064H_a.pdf",
      "syscollection" : "default"
    },
    "Title" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6",
    "Uri" : "https://developer.arm.com/documentation/ihi0064/h/en/pdf/etm_v4_6_architecture_specification_IHI0064H_a.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ihi0064/h/en/pdf/etm_v4_6_architecture_specification_IHI0064H_a.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/60017fbb3f22832ff1d6872b",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0064/h/en/pdf/etm_v4_6_architecture_specification_IHI0064H_a.pdf",
    "Excerpt" : "Non-Confidential ... Incorporation of ETMv4.4 architecture. Incorporation of ETMv4.5 architecture. Change history Added support for Armv8.1-M to ETMv4.5 architecture. ... DAMAGES.",
    "FirstSentences" : "Arm Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETMv4.6 Copyright © 2012-2020 Arm Limited or its affiliates. All rights reserved. ARM IHI0064H.a (ID120820) ii Arm Embedded Trace ..."
  }, {
    "title" : "Arm PCI Configuration Space Access Firmware Interface",
    "uri" : "https://developer.arm.com/documentation/den0115/b/en/pdf/DEN0115A_PCI_Config_Access_1.0BET1.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0115/b/en/pdf/DEN0115A_PCI_Config_Access_1.0BET1.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/60c9d96c0320e92fa40b364e",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0115/b/en/pdf/DEN0115A_PCI_Config_Access_1.0BET1.pdf",
    "excerpt" : "2.5.1 ... 2.5.3 ... 2.5.4 ... 2.6 ... PCI_VERSION ... Function deﬁnition ... Usage ... Caller responsibilities ... Implementation responsibilities ... PCI_FEATURES ... PCI_GET_SEG_INFO",
    "firstSentences" : "Arm® PCI Conﬁguration Space Access Firmware Interface 1.0BET1 Platform Design Document Non-conﬁdential Notice This document is a Beta version of a speciﬁcation undergoing review by Arm partners.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 240,
    "percentScore" : 34.859573,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm PCI Configuration Space Access Firmware Interface",
      "uri" : "https://developer.arm.com/documentation/den0115/b/en",
      "printableUri" : "https://developer.arm.com/documentation/den0115/b/en",
      "clickUri" : "https://developer.arm.com/documentation/den0115/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0115/b/en",
      "excerpt" : "Arm PCI Configuration Space Access Firmware Interface This document is only available in a PDF ... Click Download to view. Arm PCI Configuration Space Access Firmware Interface PCIE",
      "firstSentences" : "Arm PCI Configuration Space Access Firmware Interface This document is only available in a PDF version. Click Download to view. Arm PCI Configuration Space Access Firmware Interface PCIE",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm PCI Configuration Space Access Firmware Interface ",
        "document_number" : "den0115",
        "document_version" : "b",
        "content_type" : "Architecture Document",
        "systopparent" : "5043512",
        "sysurihash" : "MVEnWAFx36I7DS3C",
        "urihash" : "MVEnWAFx36I7DS3C",
        "sysuri" : "https://developer.arm.com/documentation/den0115/b/en",
        "systransactionid" : 917827,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1620000060000,
        "topparentid" : 5043512,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1623841131000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657643361000,
        "permanentid" : "4e7558e67225e597450b785b6e5a1586739bc26fe3600d44b7bc5da4bec1",
        "syslanguage" : [ "English" ],
        "itemid" : "60c9d96b0320e92fa40b364c",
        "transactionid" : 917827,
        "title" : "Arm PCI Configuration Space Access Firmware Interface ",
        "products" : [ "PCIE", "SMCCC" ],
        "date" : 1657643361000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "den0115:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1657643361674156542,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 186,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0115/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657643340528,
        "syssize" : 186,
        "sysdate" : 1657643361000,
        "haslayout" : "1",
        "topparent" : "5043512",
        "label_version" : "1.0BET1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043512,
        "content_description" : "This document defines a standard firmware interface for a caller, such as an OS or a hypervisor, to access the PCI configuration space.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657643361000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0115/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0115/b/?lang=en",
        "modified" : 1657643298000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657643361674156542,
        "uri" : "https://developer.arm.com/documentation/den0115/b/en",
        "syscollection" : "default"
      },
      "Title" : "Arm PCI Configuration Space Access Firmware Interface",
      "Uri" : "https://developer.arm.com/documentation/den0115/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0115/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0115/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0115/b/en",
      "Excerpt" : "Arm PCI Configuration Space Access Firmware Interface This document is only available in a PDF ... Click Download to view. Arm PCI Configuration Space Access Firmware Interface PCIE",
      "FirstSentences" : "Arm PCI Configuration Space Access Firmware Interface This document is only available in a PDF version. Click Download to view. Arm PCI Configuration Space Access Firmware Interface PCIE"
    },
    "childResults" : [ {
      "title" : "Arm PCI Configuration Space Access Firmware Interface",
      "uri" : "https://developer.arm.com/documentation/den0115/b/en",
      "printableUri" : "https://developer.arm.com/documentation/den0115/b/en",
      "clickUri" : "https://developer.arm.com/documentation/den0115/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0115/b/en",
      "excerpt" : "Arm PCI Configuration Space Access Firmware Interface This document is only available in a PDF ... Click Download to view. Arm PCI Configuration Space Access Firmware Interface PCIE",
      "firstSentences" : "Arm PCI Configuration Space Access Firmware Interface This document is only available in a PDF version. Click Download to view. Arm PCI Configuration Space Access Firmware Interface PCIE",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 240,
      "percentScore" : 34.859573,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm PCI Configuration Space Access Firmware Interface ",
        "document_number" : "den0115",
        "document_version" : "b",
        "content_type" : "Architecture Document",
        "systopparent" : "5043512",
        "sysurihash" : "MVEnWAFx36I7DS3C",
        "urihash" : "MVEnWAFx36I7DS3C",
        "sysuri" : "https://developer.arm.com/documentation/den0115/b/en",
        "systransactionid" : 917827,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1620000060000,
        "topparentid" : 5043512,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1623841131000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657643361000,
        "permanentid" : "4e7558e67225e597450b785b6e5a1586739bc26fe3600d44b7bc5da4bec1",
        "syslanguage" : [ "English" ],
        "itemid" : "60c9d96b0320e92fa40b364c",
        "transactionid" : 917827,
        "title" : "Arm PCI Configuration Space Access Firmware Interface ",
        "products" : [ "PCIE", "SMCCC" ],
        "date" : 1657643361000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "den0115:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1657643361674156542,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 186,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0115/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657643340528,
        "syssize" : 186,
        "sysdate" : 1657643361000,
        "haslayout" : "1",
        "topparent" : "5043512",
        "label_version" : "1.0BET1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043512,
        "content_description" : "This document defines a standard firmware interface for a caller, such as an OS or a hypervisor, to access the PCI configuration space.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657643361000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0115/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0115/b/?lang=en",
        "modified" : 1657643298000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657643361674156542,
        "uri" : "https://developer.arm.com/documentation/den0115/b/en",
        "syscollection" : "default"
      },
      "Title" : "Arm PCI Configuration Space Access Firmware Interface",
      "Uri" : "https://developer.arm.com/documentation/den0115/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0115/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0115/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0115/b/en",
      "Excerpt" : "Arm PCI Configuration Space Access Firmware Interface This document is only available in a PDF ... Click Download to view. Arm PCI Configuration Space Access Firmware Interface PCIE",
      "FirstSentences" : "Arm PCI Configuration Space Access Firmware Interface This document is only available in a PDF version. Click Download to view. Arm PCI Configuration Space Access Firmware Interface PCIE"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm PCI Configuration Space Access Firmware Interface ",
      "document_number" : "den0115",
      "document_version" : "b",
      "content_type" : "Architecture Document",
      "systopparent" : "5043512",
      "sysurihash" : "u9dNG2kvñZBD0jGO",
      "urihash" : "u9dNG2kvñZBD0jGO",
      "sysuri" : "https://developer.arm.com/documentation/den0115/b/en/pdf/DEN0115A_PCI_Config_Access_1.0BET1.pdf",
      "systransactionid" : 917827,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1620000060000,
      "topparentid" : 5043512,
      "numberofpages" : 17,
      "sysconcepts" : "Arm Limited ; configuration space ; caller ; major revisions ; licences ; intellectual property ; Licensee ; Subsidiaries ; third parties ; responsibilities ; hypervisors ; English Law ; termination ; compatibility ; W7 registers ; platforms",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
      "attachmentparentid" : 5043512,
      "parentitem" : "60c9d96b0320e92fa40b364c",
      "concepts" : "Arm Limited ; configuration space ; caller ; major revisions ; licences ; intellectual property ; Licensee ; Subsidiaries ; third parties ; responsibilities ; hypervisors ; English Law ; termination ; compatibility ; W7 registers ; platforms",
      "documenttype" : "pdf",
      "isattachment" : "5043512",
      "sysindexeddate" : 1657643361000,
      "permanentid" : "45578c843e7a87885db102b8978409b6a0465dd6832017cb33f20e88637a",
      "syslanguage" : [ "English" ],
      "itemid" : "60c9d96c0320e92fa40b364e",
      "transactionid" : 917827,
      "title" : "Arm PCI Configuration Space Access Firmware Interface ",
      "date" : 1657643361000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0115:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
      "product_quality" : "BET",
      "sourcetype" : "Push",
      "rowid" : 1657643361848971253,
      "sysisattachment" : "5043512",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5043512,
      "size" : 92917,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/60c9d96c0320e92fa40b364e",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657643342210,
      "syssize" : 92917,
      "sysdate" : 1657643361000,
      "topparent" : "5043512",
      "label_version" : "1.0BET1",
      "systopparentid" : 5043512,
      "content_description" : "This document defines a standard firmware interface for a caller, such as an OS or a hypervisor, to access the PCI configuration space.",
      "wordcount" : 649,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SMCCC" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657643361000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/60c9d96c0320e92fa40b364e",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657643361848971253,
      "uri" : "https://developer.arm.com/documentation/den0115/b/en/pdf/DEN0115A_PCI_Config_Access_1.0BET1.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm PCI Configuration Space Access Firmware Interface",
    "Uri" : "https://developer.arm.com/documentation/den0115/b/en/pdf/DEN0115A_PCI_Config_Access_1.0BET1.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0115/b/en/pdf/DEN0115A_PCI_Config_Access_1.0BET1.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/60c9d96c0320e92fa40b364e",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0115/b/en/pdf/DEN0115A_PCI_Config_Access_1.0BET1.pdf",
    "Excerpt" : "2.5.1 ... 2.5.3 ... 2.5.4 ... 2.6 ... PCI_VERSION ... Function deﬁnition ... Usage ... Caller responsibilities ... Implementation responsibilities ... PCI_FEATURES ... PCI_GET_SEG_INFO",
    "FirstSentences" : "Arm® PCI Conﬁguration Space Access Firmware Interface 1.0BET1 Platform Design Document Non-conﬁdential Notice This document is a Beta version of a speciﬁcation undergoing review by Arm partners."
  }, {
    "title" : "ARM Management Mode Interface Specification System Software on ARM",
    "uri" : "https://developer.arm.com/documentation/den0060/a/en/pdf/DEN0060A_ARM_MM_Interface_Specification.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0060/a/en/pdf/DEN0060A_ARM_MM_Interface_Specification.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed11e40ca06a95ce53f905c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0060/a/en/pdf/DEN0060A_ARM_MM_Interface_Specification.pdf",
    "excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... Company 02557590 registered in England. ... All rights reserved. Non-Confidential ARM DEN 0060A",
    "firstSentences" : "Page 1 of 12 ARM Management Mode Interface Specification ARM® Management Mode Interface Specification Document number: ARM DEN 0060A Copyright © 2016 ARM Limited or its affiliates Copyright © 2016 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 240,
    "percentScore" : 34.859573,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Management Mode Interface Specification System Software on ARM",
      "uri" : "https://developer.arm.com/documentation/den0060/a/en",
      "printableUri" : "https://developer.arm.com/documentation/den0060/a/en",
      "clickUri" : "https://developer.arm.com/documentation/den0060/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0060/a/en",
      "excerpt" : "ARM Management Mode Interface Specification System Software on ARM This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARM Management Mode Interface Specification System Software on ARM This document is only available in a PDF version. Click Download to view. ARM Management Mode Interface Specification System ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Management Mode Interface Specification System Software on ARM ",
        "document_number" : "den0060",
        "document_version" : "a",
        "content_type" : "Architecture Document",
        "systopparent" : "5022740",
        "sysurihash" : "JH16trux3zðPhYtx",
        "urihash" : "JH16trux3zðPhYtx",
        "sysuri" : "https://developer.arm.com/documentation/den0060/a/en",
        "systransactionid" : 917814,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1481850061000,
        "topparentid" : 5022740,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590763072000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec749de24a5e02d07b2780", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657642921000,
        "permanentid" : "ca35ad189e7a79a8fd4cbaa67beac804164286d58afd354aaf1d797cf19f",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11e40ca06a95ce53f905a",
        "transactionid" : 917814,
        "title" : "ARM Management Mode Interface Specification System Software on ARM ",
        "products" : [ "Software Standards", "UEFI", "SMCCC" ],
        "date" : 1657642921000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "den0060:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657642921603735688,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 226,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0060/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657642914992,
        "syssize" : 226,
        "sysdate" : 1657642921000,
        "haslayout" : "1",
        "topparent" : "5022740",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5022740,
        "content_description" : "This document describes standard SMC functions to be used for software invocation of Management Mode (MM) services.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|UEFI", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|UEFI" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657642921000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0060/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0060/a/?lang=en",
        "modified" : 1657642897000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657642921603735688,
        "uri" : "https://developer.arm.com/documentation/den0060/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Management Mode Interface Specification System Software on ARM",
      "Uri" : "https://developer.arm.com/documentation/den0060/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0060/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0060/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0060/a/en",
      "Excerpt" : "ARM Management Mode Interface Specification System Software on ARM This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARM Management Mode Interface Specification System Software on ARM This document is only available in a PDF version. Click Download to view. ARM Management Mode Interface Specification System ..."
    },
    "childResults" : [ {
      "title" : "ARM Management Mode Interface Specification System Software on ARM",
      "uri" : "https://developer.arm.com/documentation/den0060/a/en",
      "printableUri" : "https://developer.arm.com/documentation/den0060/a/en",
      "clickUri" : "https://developer.arm.com/documentation/den0060/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0060/a/en",
      "excerpt" : "ARM Management Mode Interface Specification System Software on ARM This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARM Management Mode Interface Specification System Software on ARM This document is only available in a PDF version. Click Download to view. ARM Management Mode Interface Specification System ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 240,
      "percentScore" : 34.859573,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Management Mode Interface Specification System Software on ARM ",
        "document_number" : "den0060",
        "document_version" : "a",
        "content_type" : "Architecture Document",
        "systopparent" : "5022740",
        "sysurihash" : "JH16trux3zðPhYtx",
        "urihash" : "JH16trux3zðPhYtx",
        "sysuri" : "https://developer.arm.com/documentation/den0060/a/en",
        "systransactionid" : 917814,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1481850061000,
        "topparentid" : 5022740,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590763072000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec749de24a5e02d07b2780", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657642921000,
        "permanentid" : "ca35ad189e7a79a8fd4cbaa67beac804164286d58afd354aaf1d797cf19f",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11e40ca06a95ce53f905a",
        "transactionid" : 917814,
        "title" : "ARM Management Mode Interface Specification System Software on ARM ",
        "products" : [ "Software Standards", "UEFI", "SMCCC" ],
        "date" : 1657642921000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "den0060:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657642921603735688,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 226,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0060/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657642914992,
        "syssize" : 226,
        "sysdate" : 1657642921000,
        "haslayout" : "1",
        "topparent" : "5022740",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5022740,
        "content_description" : "This document describes standard SMC functions to be used for software invocation of Management Mode (MM) services.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|UEFI", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|UEFI" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657642921000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0060/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0060/a/?lang=en",
        "modified" : 1657642897000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657642921603735688,
        "uri" : "https://developer.arm.com/documentation/den0060/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Management Mode Interface Specification System Software on ARM",
      "Uri" : "https://developer.arm.com/documentation/den0060/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0060/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0060/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0060/a/en",
      "Excerpt" : "ARM Management Mode Interface Specification System Software on ARM This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARM Management Mode Interface Specification System Software on ARM This document is only available in a PDF version. Click Download to view. ARM Management Mode Interface Specification System ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM Management Mode Interface Specification System Software on ARM ",
      "document_number" : "den0060",
      "document_version" : "a",
      "content_type" : "Architecture Document",
      "systopparent" : "5022740",
      "sysauthor" : "Achin.Gupta@arm.com",
      "sysurihash" : "OAEððñðNYIMXQRðl",
      "urihash" : "OAEððñðNYIMXQRðl",
      "sysuri" : "https://developer.arm.com/documentation/den0060/a/en/pdf/DEN0060A_ARM_MM_Interface_Specification.pdf",
      "systransactionid" : 917814,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1481850061000,
      "topparentid" : 5022740,
      "numberofpages" : 12,
      "sysconcepts" : "communication buffer ; interfaces ; environment ; calling conventions ; Execution state ; implementations ; ARM ; conduits ; secure ; Management Mode ; party patents ; hypervisor ; invocation ; memory region ; address parameters ; translation regimes",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec749de24a5e02d07b2780", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
      "syscompany" : "ARM Ltd",
      "attachmentparentid" : 5022740,
      "parentitem" : "5ed11e40ca06a95ce53f905a",
      "concepts" : "communication buffer ; interfaces ; environment ; calling conventions ; Execution state ; implementations ; ARM ; conduits ; secure ; Management Mode ; party patents ; hypervisor ; invocation ; memory region ; address parameters ; translation regimes",
      "documenttype" : "pdf",
      "isattachment" : "5022740",
      "sysindexeddate" : 1657642921000,
      "permanentid" : "77a07a434152004c8df1d889a41906f871782c8d9e99ecfa42b6631ee9fd",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed11e40ca06a95ce53f905c",
      "transactionid" : 917814,
      "title" : "ARM Management Mode Interface Specification System Software on ARM ",
      "date" : 1657642921000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0060:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657642921752656988,
      "sysisattachment" : "5022740",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "company" : "ARM Ltd",
      "sysattachmentparentid" : 5022740,
      "size" : 107213,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed11e40ca06a95ce53f905c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657642917166,
      "syssize" : 107213,
      "sysdate" : 1657642921000,
      "topparent" : "5022740",
      "author" : "Achin.Gupta@arm.com",
      "label_version" : "1.0",
      "systopparentid" : 5022740,
      "content_description" : "This document describes standard SMC functions to be used for software invocation of Management Mode (MM) services.",
      "wordcount" : 659,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|UEFI", "Architectures|System Architecture|Software Standards|SMCCC" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|UEFI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657642921000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed11e40ca06a95ce53f905c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657642921752656988,
      "uri" : "https://developer.arm.com/documentation/den0060/a/en/pdf/DEN0060A_ARM_MM_Interface_Specification.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM Management Mode Interface Specification System Software on ARM",
    "Uri" : "https://developer.arm.com/documentation/den0060/a/en/pdf/DEN0060A_ARM_MM_Interface_Specification.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0060/a/en/pdf/DEN0060A_ARM_MM_Interface_Specification.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed11e40ca06a95ce53f905c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0060/a/en/pdf/DEN0060A_ARM_MM_Interface_Specification.pdf",
    "Excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... Company 02557590 registered in England. ... All rights reserved. Non-Confidential ARM DEN 0060A",
    "FirstSentences" : "Page 1 of 12 ARM Management Mode Interface Specification ARM® Management Mode Interface Specification Document number: ARM DEN 0060A Copyright © 2016 ARM Limited or its affiliates Copyright © 2016 ..."
  }, {
    "title" : "Arm Server Base Manageability Requirements 1.1",
    "uri" : "https://developer.arm.com/documentation/den0069/c/en/pdf/DEN0069C_SBMR_1.1.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0069/c/en/pdf/DEN0069C_SBMR_1.1.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/60267cba2c40871302af4467",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0069/c/en/pdf/DEN0069C_SBMR_1.1.pdf",
    "excerpt" : "ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... Arm may make changes to the ... THE DOCUMENT IN ANY PRODUCT CREATED BY LICENSEE UNDER THIS LICENCE).",
    "firstSentences" : "Arm® Server Base Manageability Requirements 1.1 Platform Design Document Non-conﬁdential Copyright © 2021 Arm Limited or its afﬁliates. All rights reserved. Document number: DEN0069C Release ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 240,
    "percentScore" : 34.859573,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Server Base Manageability Requirements 1.1",
      "uri" : "https://developer.arm.com/documentation/den0069/c/en",
      "printableUri" : "https://developer.arm.com/documentation/den0069/c/en",
      "clickUri" : "https://developer.arm.com/documentation/den0069/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0069/c/en",
      "excerpt" : "Arm Server Base Manageability Requirements 1.1 This document is only available in a PDF version. Click Download to view. Arm Server Base Manageability Requirements 1.1 SBMR",
      "firstSentences" : "Arm Server Base Manageability Requirements 1.1 This document is only available in a PDF version. Click Download to view. Arm Server Base Manageability Requirements 1.1 SBMR",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Server Base Manageability Requirements 1.1 ",
        "document_number" : "den0069",
        "document_version" : "c",
        "content_type" : "Architecture Document",
        "systopparent" : "5038839",
        "sysurihash" : "2VlUzmñLmNOVcPDN",
        "urihash" : "2VlUzmñLmNOVcPDN",
        "sysuri" : "https://developer.arm.com/documentation/den0069/c/en",
        "systransactionid" : 885096,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1613001600000,
        "topparentid" : 5038839,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1613135033000,
        "sysconcepts" : "Manageability Requirements",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5fc507628e527a03a85ed280", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772" ],
        "concepts" : "Manageability Requirements",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1652193313000,
        "permanentid" : "58bc8b4b21e2bdeca5f07497c0a8451770229aea024bc6eb763dbd6d8794",
        "syslanguage" : [ "English" ],
        "itemid" : "60267cb92c40871302af4465",
        "transactionid" : 885096,
        "title" : "Arm Server Base Manageability Requirements 1.1 ",
        "products" : [ "SBMR", "Software Standards" ],
        "date" : 1652193313000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch64" ],
        "document_id" : "den0069:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652193313663171250,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 172,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0069/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652193275110,
        "syssize" : 172,
        "sysdate" : 1652193313000,
        "haslayout" : "1",
        "topparent" : "5038839",
        "label_version" : "1.1 (C)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5038839,
        "content_description" : "This document is intended for SBSA[2]-compliant 64-bit Arm based servers. It provides a path to establish a common foundation for server management where common capabilities are standardized and differetiation truly valuable to the end-users are built on top.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SBMR", "Architectures|System Architecture|Software Standards" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SBMR" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652193313000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0069/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0069/c/?lang=en",
        "modified" : 1651596691000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1652193313663171250,
        "uri" : "https://developer.arm.com/documentation/den0069/c/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Server Base Manageability Requirements 1.1",
      "Uri" : "https://developer.arm.com/documentation/den0069/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0069/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0069/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0069/c/en",
      "Excerpt" : "Arm Server Base Manageability Requirements 1.1 This document is only available in a PDF version. Click Download to view. Arm Server Base Manageability Requirements 1.1 SBMR",
      "FirstSentences" : "Arm Server Base Manageability Requirements 1.1 This document is only available in a PDF version. Click Download to view. Arm Server Base Manageability Requirements 1.1 SBMR"
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Server Base Manageability Requirements 1.1 ",
      "document_number" : "den0069",
      "document_version" : "c",
      "content_type" : "Architecture Document",
      "systopparent" : "5038839",
      "sysurihash" : "8pgSthgghVHCHRuC",
      "urihash" : "8pgSthgghVHCHRuC",
      "sysuri" : "https://developer.arm.com/documentation/den0069/c/en/pdf/DEN0069C_SBMR_1.1.pdf",
      "systransactionid" : 880518,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1613001600000,
      "topparentid" : 5038839,
      "numberofpages" : 59,
      "sysconcepts" : "interfaces ; communication ; recommendations ; implementations ; connectivity ; Arm SoC ; functionality ; level M2 ; IPMI commands ; transactions ; server systems ; formatting ; CPER ; platform management ; intellectual property ; Licensee",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5fc507628e527a03a85ed280", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772" ],
      "attachmentparentid" : 5038839,
      "parentitem" : "60267cb92c40871302af4465",
      "concepts" : "interfaces ; communication ; recommendations ; implementations ; connectivity ; Arm SoC ; functionality ; level M2 ; IPMI commands ; transactions ; server systems ; formatting ; CPER ; platform management ; intellectual property ; Licensee",
      "documenttype" : "pdf",
      "isattachment" : "5038839",
      "sysindexeddate" : 1651596741000,
      "permanentid" : "6b3c2f3f3aff143bae557558460e97ddfea3a4bcb489ebcd1b71b71f106d",
      "syslanguage" : [ "English" ],
      "itemid" : "60267cba2c40871302af4467",
      "transactionid" : 880518,
      "title" : "Arm Server Base Manageability Requirements 1.1 ",
      "date" : 1651596741000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0069:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Linux Developers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Linux Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1651596741067683924,
      "sysisattachment" : "5038839",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5038839,
      "size" : 941299,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/60267cba2c40871302af4467",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1651596696828,
      "syssize" : 941299,
      "sysdate" : 1651596741000,
      "topparent" : "5038839",
      "label_version" : "1.1 (C)",
      "systopparentid" : 5038839,
      "content_description" : "This document is intended for SBSA[2]-compliant 64-bit Arm based servers. It provides a path to establish a common foundation for server management where common capabilities are standardized and differetiation truly valuable to the end-users are built on top.",
      "wordcount" : 1854,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SBMR", "Architectures|System Architecture|Software Standards" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SBMR" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1651596741000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/60267cba2c40871302af4467",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1651596741067683924,
      "uri" : "https://developer.arm.com/documentation/den0069/c/en/pdf/DEN0069C_SBMR_1.1.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Server Base Manageability Requirements 1.1",
    "Uri" : "https://developer.arm.com/documentation/den0069/c/en/pdf/DEN0069C_SBMR_1.1.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0069/c/en/pdf/DEN0069C_SBMR_1.1.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/60267cba2c40871302af4467",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0069/c/en/pdf/DEN0069C_SBMR_1.1.pdf",
    "Excerpt" : "ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... Arm may make changes to the ... THE DOCUMENT IN ANY PRODUCT CREATED BY LICENSEE UNDER THIS LICENCE).",
    "FirstSentences" : "Arm® Server Base Manageability Requirements 1.1 Platform Design Document Non-conﬁdential Copyright © 2021 Arm Limited or its afﬁliates. All rights reserved. Document number: DEN0069C Release ..."
  }, {
    "title" : "Authentication requirements for replicators",
    "uri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/Authentication-requirements-for-replicators",
    "printableUri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/Authentication-requirements-for-replicators",
    "clickUri" : "https://developer.arm.com/documentation/ddi0314/h/ATB-Replicator/Authentication-requirements-for-replicators?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/Authentication-requirements-for-replicators",
    "excerpt" : "Authentication requirements for replicators ATB replicators do not require any inputs capable of disabling them. Authentication requirements for replicators CoreSight Components",
    "firstSentences" : "Authentication requirements for replicators ATB replicators do not require any inputs capable of disabling them. Authentication requirements for replicators CoreSight Components",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight Components Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0314/h/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en",
      "excerpt" : "Revision History Revision A 29 September 2004 First release for r0p0. ... Additional corrections and enhancements. ... CoreSight Components Technical Reference Manual CoreSight Components",
      "firstSentences" : "CoreSight Components Technical Reference Manual Copyright 2004-2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight Components Technical Reference Manual ",
        "document_number" : "ddi0314",
        "document_version" : "h",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3494660",
        "sysurihash" : "zWtMð7wZM9YxH9rx",
        "urihash" : "zWtMð7wZM9YxH9rx",
        "sysuri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "systransactionid" : 863777,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1247184000000,
        "topparentid" : 3494660,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627484569000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085576000,
        "permanentid" : "a14d2e08abf23dfe6ea7f979bee58a23dd7bc43f81132b8b65764e62f49e",
        "syslanguage" : [ "English" ],
        "itemid" : "610171999ebe3a7dbd3a8002",
        "transactionid" : 863777,
        "title" : "CoreSight Components Technical Reference Manual ",
        "products" : [ "CoreSight Components" ],
        "date" : 1649085576000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0314:h:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085576567293202,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2638,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085429096,
        "syssize" : 2638,
        "sysdate" : 1649085576000,
        "haslayout" : "1",
        "topparent" : "3494660",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494660,
        "content_description" : "The CoreSight components provide a multi-core debug and trace solution with high bandwidth for whole systems, including trace and monitor of the system bus.",
        "wordcount" : 202,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "CoreSight Debug and Trace|CoreSight Components" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085576000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0314/h/?lang=en",
        "modified" : 1639043014000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085576567293202,
        "uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight Components Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0314/h/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en",
      "Excerpt" : "Revision History Revision A 29 September 2004 First release for r0p0. ... Additional corrections and enhancements. ... CoreSight Components Technical Reference Manual CoreSight Components",
      "FirstSentences" : "CoreSight Components Technical Reference Manual Copyright 2004-2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Outgoing ATB interfaces",
      "uri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces",
      "printableUri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces",
      "clickUri" : "https://developer.arm.com/documentation/ddi0314/h/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces",
      "excerpt" : "Outgoing ATB interfaces The ATB replicator sends identical trace data on outgoing master port interfaces. Outgoing ATB interfaces CoreSight Components",
      "firstSentences" : "Outgoing ATB interfaces The ATB replicator sends identical trace data on outgoing master port interfaces. Outgoing ATB interfaces CoreSight Components",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight Components Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en",
        "excerpt" : "Revision History Revision A 29 September 2004 First release for r0p0. ... Additional corrections and enhancements. ... CoreSight Components Technical Reference Manual CoreSight Components",
        "firstSentences" : "CoreSight Components Technical Reference Manual Copyright 2004-2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight Components Technical Reference Manual ",
          "document_number" : "ddi0314",
          "document_version" : "h",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3494660",
          "sysurihash" : "zWtMð7wZM9YxH9rx",
          "urihash" : "zWtMð7wZM9YxH9rx",
          "sysuri" : "https://developer.arm.com/documentation/ddi0314/h/en",
          "systransactionid" : 863777,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1247184000000,
          "topparentid" : 3494660,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627484569000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085576000,
          "permanentid" : "a14d2e08abf23dfe6ea7f979bee58a23dd7bc43f81132b8b65764e62f49e",
          "syslanguage" : [ "English" ],
          "itemid" : "610171999ebe3a7dbd3a8002",
          "transactionid" : 863777,
          "title" : "CoreSight Components Technical Reference Manual ",
          "products" : [ "CoreSight Components" ],
          "date" : 1649085576000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0314:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085576567293202,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2638,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085429096,
          "syssize" : 2638,
          "sysdate" : 1649085576000,
          "haslayout" : "1",
          "topparent" : "3494660",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494660,
          "content_description" : "The CoreSight components provide a multi-core debug and trace solution with high bandwidth for whole systems, including trace and monitor of the system bus.",
          "wordcount" : 202,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "CoreSight Debug and Trace|CoreSight Components" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085576000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0314/h/?lang=en",
          "modified" : 1639043014000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085576567293202,
          "uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight Components Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en",
        "Excerpt" : "Revision History Revision A 29 September 2004 First release for r0p0. ... Additional corrections and enhancements. ... CoreSight Components Technical Reference Manual CoreSight Components",
        "FirstSentences" : "CoreSight Components Technical Reference Manual Copyright 2004-2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Outgoing ATB interfaces ",
        "document_number" : "ddi0314",
        "document_version" : "h",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3494660",
        "sysurihash" : "6s9Z37exrFKCceR5",
        "urihash" : "6s9Z37exrFKCceR5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces",
        "systransactionid" : 863780,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1247184000000,
        "topparentid" : 3494660,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627484569000,
        "sysconcepts" : "interfaces ; ATB ; outgoing ; trace data ; sends identical",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654" ],
        "attachmentparentid" : 3494660,
        "parentitem" : "610171999ebe3a7dbd3a8002",
        "concepts" : "interfaces ; ATB ; outgoing ; trace data ; sends identical",
        "documenttype" : "html",
        "isattachment" : "3494660",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085669000,
        "permanentid" : "9630389a02ab1bb5fe0d77ab4695e10cf98cd4725e88156e7b9045d703c0",
        "syslanguage" : [ "English" ],
        "itemid" : "6101719b9ebe3a7dbd3a8085",
        "transactionid" : 863780,
        "title" : "Outgoing ATB interfaces ",
        "products" : [ "CoreSight Components" ],
        "date" : 1649085669000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0314:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085669754176629,
        "sysisattachment" : "3494660",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494660,
        "size" : 150,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0314/h/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085429096,
        "syssize" : 150,
        "sysdate" : 1649085669000,
        "haslayout" : "1",
        "topparent" : "3494660",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494660,
        "content_description" : "The CoreSight components provide a multi-core debug and trace solution with high bandwidth for whole systems, including trace and monitor of the system bus.",
        "wordcount" : 14,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "CoreSight Debug and Trace|CoreSight Components" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085669000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0314/h/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0314/h/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces?lang=en",
        "modified" : 1639043014000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085669754176629,
        "uri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces",
        "syscollection" : "default"
      },
      "Title" : "Outgoing ATB interfaces",
      "Uri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0314/h/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces",
      "Excerpt" : "Outgoing ATB interfaces The ATB replicator sends identical trace data on outgoing master port interfaces. Outgoing ATB interfaces CoreSight Components",
      "FirstSentences" : "Outgoing ATB interfaces The ATB replicator sends identical trace data on outgoing master port interfaces. Outgoing ATB interfaces CoreSight Components"
    }, {
      "title" : "TPIU CoreSight management registers",
      "uri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0314/h/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers",
      "excerpt" : "[8:6] 3'b010 FIFO size in powers of 2. A value of 2 gives a FIFO size of 4 entries, 16 bytes. ... [4:0] ... This value is used to assist topology detection of the ATB structure.",
      "firstSentences" : "TPIU CoreSight management registers The information given here is specific to the TPIU: Claim tags, 0xFA0 and 0xFA4 The TPIU implements a four-bit claim tag. The use of bits [3:0] is software ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight Components Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en",
        "excerpt" : "Revision History Revision A 29 September 2004 First release for r0p0. ... Additional corrections and enhancements. ... CoreSight Components Technical Reference Manual CoreSight Components",
        "firstSentences" : "CoreSight Components Technical Reference Manual Copyright 2004-2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight Components Technical Reference Manual ",
          "document_number" : "ddi0314",
          "document_version" : "h",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3494660",
          "sysurihash" : "zWtMð7wZM9YxH9rx",
          "urihash" : "zWtMð7wZM9YxH9rx",
          "sysuri" : "https://developer.arm.com/documentation/ddi0314/h/en",
          "systransactionid" : 863777,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1247184000000,
          "topparentid" : 3494660,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627484569000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085576000,
          "permanentid" : "a14d2e08abf23dfe6ea7f979bee58a23dd7bc43f81132b8b65764e62f49e",
          "syslanguage" : [ "English" ],
          "itemid" : "610171999ebe3a7dbd3a8002",
          "transactionid" : 863777,
          "title" : "CoreSight Components Technical Reference Manual ",
          "products" : [ "CoreSight Components" ],
          "date" : 1649085576000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0314:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085576567293202,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2638,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085429096,
          "syssize" : 2638,
          "sysdate" : 1649085576000,
          "haslayout" : "1",
          "topparent" : "3494660",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494660,
          "content_description" : "The CoreSight components provide a multi-core debug and trace solution with high bandwidth for whole systems, including trace and monitor of the system bus.",
          "wordcount" : 202,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "CoreSight Debug and Trace|CoreSight Components" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085576000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0314/h/?lang=en",
          "modified" : 1639043014000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085576567293202,
          "uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight Components Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en",
        "Excerpt" : "Revision History Revision A 29 September 2004 First release for r0p0. ... Additional corrections and enhancements. ... CoreSight Components Technical Reference Manual CoreSight Components",
        "FirstSentences" : "CoreSight Components Technical Reference Manual Copyright 2004-2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "TPIU CoreSight management registers ",
        "document_number" : "ddi0314",
        "document_version" : "h",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3494660",
        "sysurihash" : "xiGhvR5MJJzN7ðno",
        "urihash" : "xiGhvR5MJJzN7ðno",
        "sysuri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers",
        "systransactionid" : 863774,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1247184000000,
        "topparentid" : 3494660,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627484569000,
        "sysconcepts" : "TPIU ; access mechanism ; Register ; PADDRDBG31 ; CoreSight ; multiplexing present ; ATB ; FIFO ; revision field ; trace sink ; topology detection ; security level ; memory maps ; functionality ; Authentication ; indicating",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654" ],
        "attachmentparentid" : 3494660,
        "parentitem" : "610171999ebe3a7dbd3a8002",
        "concepts" : "TPIU ; access mechanism ; Register ; PADDRDBG31 ; CoreSight ; multiplexing present ; ATB ; FIFO ; revision field ; trace sink ; topology detection ; security level ; memory maps ; functionality ; Authentication ; indicating",
        "documenttype" : "html",
        "isattachment" : "3494660",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085435000,
        "permanentid" : "ebc744af4f6a05b02563bb4ef69ba7a84ca90578017391676727787ec33a",
        "syslanguage" : [ "English" ],
        "itemid" : "6101719b9ebe3a7dbd3a80a6",
        "transactionid" : 863774,
        "title" : "TPIU CoreSight management registers ",
        "products" : [ "CoreSight Components" ],
        "date" : 1649085435000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0314:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085435547561316,
        "sysisattachment" : "3494660",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494660,
        "size" : 2227,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0314/h/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085428675,
        "syssize" : 2227,
        "sysdate" : 1649085435000,
        "haslayout" : "1",
        "topparent" : "3494660",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494660,
        "content_description" : "The CoreSight components provide a multi-core debug and trace solution with high bandwidth for whole systems, including trace and monitor of the system bus.",
        "wordcount" : 179,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "CoreSight Debug and Trace|CoreSight Components" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085435000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0314/h/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0314/h/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers?lang=en",
        "modified" : 1639043014000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085435547561316,
        "uri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers",
        "syscollection" : "default"
      },
      "Title" : "TPIU CoreSight management registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0314/h/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers",
      "Excerpt" : "[8:6] 3'b010 FIFO size in powers of 2. A value of 2 gives a FIFO size of 4 entries, 16 bytes. ... [4:0] ... This value is used to assist topology detection of the ATB structure.",
      "FirstSentences" : "TPIU CoreSight management registers The information given here is specific to the TPIU: Claim tags, 0xFA0 and 0xFA4 The TPIU implements a four-bit claim tag. The use of bits [3:0] is software ..."
    }, {
      "title" : "Current Port Size Register, 0x004",
      "uri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004",
      "printableUri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004",
      "clickUri" : "https://developer.arm.com/documentation/ddi0314/h/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004",
      "excerpt" : "Current Port Size Register, 0x004 This register is read\\/write. The Current Port Size Register has the same format as the Supported Port Sizes register but only one bit is set, and all ...",
      "firstSentences" : "Current Port Size Register, 0x004 This register is read\\/write. The Current Port Size Register has the same format as the Supported Port Sizes register but only one bit is set, and all others must ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight Components Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en",
        "excerpt" : "Revision History Revision A 29 September 2004 First release for r0p0. ... Additional corrections and enhancements. ... CoreSight Components Technical Reference Manual CoreSight Components",
        "firstSentences" : "CoreSight Components Technical Reference Manual Copyright 2004-2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight Components Technical Reference Manual ",
          "document_number" : "ddi0314",
          "document_version" : "h",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3494660",
          "sysurihash" : "zWtMð7wZM9YxH9rx",
          "urihash" : "zWtMð7wZM9YxH9rx",
          "sysuri" : "https://developer.arm.com/documentation/ddi0314/h/en",
          "systransactionid" : 863777,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1247184000000,
          "topparentid" : 3494660,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627484569000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085576000,
          "permanentid" : "a14d2e08abf23dfe6ea7f979bee58a23dd7bc43f81132b8b65764e62f49e",
          "syslanguage" : [ "English" ],
          "itemid" : "610171999ebe3a7dbd3a8002",
          "transactionid" : 863777,
          "title" : "CoreSight Components Technical Reference Manual ",
          "products" : [ "CoreSight Components" ],
          "date" : 1649085576000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0314:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085576567293202,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2638,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085429096,
          "syssize" : 2638,
          "sysdate" : 1649085576000,
          "haslayout" : "1",
          "topparent" : "3494660",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494660,
          "content_description" : "The CoreSight components provide a multi-core debug and trace solution with high bandwidth for whole systems, including trace and monitor of the system bus.",
          "wordcount" : 202,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "CoreSight Debug and Trace|CoreSight Components" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085576000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0314/h/?lang=en",
          "modified" : 1639043014000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085576567293202,
          "uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight Components Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en",
        "Excerpt" : "Revision History Revision A 29 September 2004 First release for r0p0. ... Additional corrections and enhancements. ... CoreSight Components Technical Reference Manual CoreSight Components",
        "FirstSentences" : "CoreSight Components Technical Reference Manual Copyright 2004-2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Current Port Size Register, 0x004 ",
        "document_number" : "ddi0314",
        "document_version" : "h",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3494660",
        "sysurihash" : "GDlñ4TQfkXKgvrJ2",
        "urihash" : "GDlñ4TQfkXKgvrJ2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004",
        "systransactionid" : 863774,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1247184000000,
        "topparentid" : 3494660,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627484569000,
        "sysconcepts" : "port ; register ; formatter ; unpredictable behavior ; reads ; Writing",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654" ],
        "attachmentparentid" : 3494660,
        "parentitem" : "610171999ebe3a7dbd3a8002",
        "concepts" : "port ; register ; formatter ; unpredictable behavior ; reads ; Writing",
        "documenttype" : "html",
        "isattachment" : "3494660",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085435000,
        "permanentid" : "12dd1c509ebe9fe8a0933a0bcbc0738f5b39ac0f474608f51c364795025d",
        "syslanguage" : [ "English" ],
        "itemid" : "6101719b9ebe3a7dbd3a80a9",
        "transactionid" : 863774,
        "title" : "Current Port Size Register, 0x004 ",
        "products" : [ "CoreSight Components" ],
        "date" : 1649085435000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0314:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085435803157103,
        "sysisattachment" : "3494660",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494660,
        "size" : 791,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0314/h/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085428645,
        "syssize" : 791,
        "sysdate" : 1649085435000,
        "haslayout" : "1",
        "topparent" : "3494660",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494660,
        "content_description" : "The CoreSight components provide a multi-core debug and trace solution with high bandwidth for whole systems, including trace and monitor of the system bus.",
        "wordcount" : 82,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "CoreSight Debug and Trace|CoreSight Components" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085435000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0314/h/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0314/h/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004?lang=en",
        "modified" : 1639043014000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085435803157103,
        "uri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004",
        "syscollection" : "default"
      },
      "Title" : "Current Port Size Register, 0x004",
      "Uri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0314/h/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004",
      "Excerpt" : "Current Port Size Register, 0x004 This register is read\\/write. The Current Port Size Register has the same format as the Supported Port Sizes register but only one bit is set, and all ...",
      "FirstSentences" : "Current Port Size Register, 0x004 This register is read\\/write. The Current Port Size Register has the same format as the Supported Port Sizes register but only one bit is set, and all others must ..."
    } ],
    "totalNumberOfChildResults" : 227,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Authentication requirements for replicators ",
      "document_number" : "ddi0314",
      "document_version" : "h",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "3494660",
      "sysurihash" : "gNXmZ4HocfcQV6Ut",
      "urihash" : "gNXmZ4HocfcQV6Ut",
      "sysuri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/Authentication-requirements-for-replicators",
      "systransactionid" : 863780,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1247184000000,
      "topparentid" : 3494660,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1627484569000,
      "sysconcepts" : "replicators ; inputs capable ; Authentication requirements",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654" ],
      "attachmentparentid" : 3494660,
      "parentitem" : "610171999ebe3a7dbd3a8002",
      "concepts" : "replicators ; inputs capable ; Authentication requirements",
      "documenttype" : "html",
      "isattachment" : "3494660",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649085669000,
      "permanentid" : "831328a6e80eba0324dd03e98bf4777aaca2cedac5fe4213adcfceb862e9",
      "syslanguage" : [ "English" ],
      "itemid" : "6101719b9ebe3a7dbd3a8089",
      "transactionid" : 863780,
      "title" : "Authentication requirements for replicators ",
      "products" : [ "CoreSight Components" ],
      "date" : 1649085669000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0314:h:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
      "audience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085669838219750,
      "sysisattachment" : "3494660",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3494660,
      "size" : 177,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0314/h/ATB-Replicator/Authentication-requirements-for-replicators?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085429096,
      "syssize" : 177,
      "sysdate" : 1649085669000,
      "haslayout" : "1",
      "topparent" : "3494660",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3494660,
      "content_description" : "The CoreSight components provide a multi-core debug and trace solution with high bandwidth for whole systems, including trace and monitor of the system bus.",
      "wordcount" : 16,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "CoreSight Debug and Trace|CoreSight Components" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085669000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0314/h/ATB-Replicator/Authentication-requirements-for-replicators?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0314/h/ATB-Replicator/Authentication-requirements-for-replicators?lang=en",
      "modified" : 1639043014000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085669838219750,
      "uri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/Authentication-requirements-for-replicators",
      "syscollection" : "default"
    },
    "Title" : "Authentication requirements for replicators",
    "Uri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/Authentication-requirements-for-replicators",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/Authentication-requirements-for-replicators",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0314/h/ATB-Replicator/Authentication-requirements-for-replicators?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/Authentication-requirements-for-replicators",
    "Excerpt" : "Authentication requirements for replicators ATB replicators do not require any inputs capable of disabling them. Authentication requirements for replicators CoreSight Components",
    "FirstSentences" : "Authentication requirements for replicators ATB replicators do not require any inputs capable of disabling them. Authentication requirements for replicators CoreSight Components"
  }, {
    "title" : "Arm Cortex-R52 Processor Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100026/0103/en/pdf/arm_cortex_r52_technical_reference_manual_100026_0103_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100026/0103/en/pdf/arm_cortex_r52_technical_reference_manual_100026_0103_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f905fedf86e16515cdc25e2",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en/pdf/arm_cortex_r52_technical_reference_manual_100026_0103_00_en.pdf",
    "excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. This document consists solely of commercial items.",
    "firstSentences" : "Arm® Cortex®-R52 Processor Revision: r1p3 Technical Reference Manual Copyright © 2016–2020 Arm Limited or its affiliates. All rights reserved. 100026_0103_00_en Arm® Cortex®-R52 Processor",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-R52 Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100026/0103/en",
      "printableUri" : "https://developer.arm.com/documentation/100026/0103/en",
      "clickUri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R52 Processor Technical Reference Manual Revision r1p3 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-R52 Processor Technical Reference Manual ",
        "document_number" : "100026",
        "document_version" : "0103",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5035168",
        "sysurihash" : "cFj8gJyjJMQbfleð",
        "urihash" : "cFj8gJyjJMQbfleð",
        "sysuri" : "https://developer.arm.com/documentation/100026/0103/en",
        "systransactionid" : 905448,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595970165000,
        "topparentid" : 5035168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603297254000,
        "sysconcepts" : "Non-Confidential First ; r1p1 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587" ],
        "concepts" : "Non-Confidential First ; r1p1 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655720873000,
        "permanentid" : "6e4c1d441bdf94e8a37429c0f55e9bbedc3352fee9586fd12ec4ec98361c",
        "syslanguage" : [ "English" ],
        "itemid" : "5f905fe6f86e16515cdc2351",
        "transactionid" : 905448,
        "title" : "Arm Cortex-R52 Processor Technical Reference Manual ",
        "products" : [ "Cortex-R52" ],
        "date" : 1655720871000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "100026:0103:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655720871417223279,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4522,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655720845138,
        "syssize" : 4522,
        "sysdate" : 1655720871000,
        "haslayout" : "1",
        "topparent" : "5035168",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5035168,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex-R52 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 303,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R52", "Cortex-R|Cortex-R52" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R52" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655720873000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100026/0103/?lang=en",
        "modified" : 1655720832000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655720871417223279,
        "uri" : "https://developer.arm.com/documentation/100026/0103/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-R52 Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100026/0103/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100026/0103/en",
      "ClickUri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R52 Processor Technical Reference Manual Revision r1p3 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Arm Cortex-R52 Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100026/0103/en",
      "printableUri" : "https://developer.arm.com/documentation/100026/0103/en",
      "clickUri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R52 Processor Technical Reference Manual Revision r1p3 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-R52 Processor Technical Reference Manual ",
        "document_number" : "100026",
        "document_version" : "0103",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5035168",
        "sysurihash" : "cFj8gJyjJMQbfleð",
        "urihash" : "cFj8gJyjJMQbfleð",
        "sysuri" : "https://developer.arm.com/documentation/100026/0103/en",
        "systransactionid" : 905448,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595970165000,
        "topparentid" : 5035168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603297254000,
        "sysconcepts" : "Non-Confidential First ; r1p1 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587" ],
        "concepts" : "Non-Confidential First ; r1p1 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655720873000,
        "permanentid" : "6e4c1d441bdf94e8a37429c0f55e9bbedc3352fee9586fd12ec4ec98361c",
        "syslanguage" : [ "English" ],
        "itemid" : "5f905fe6f86e16515cdc2351",
        "transactionid" : 905448,
        "title" : "Arm Cortex-R52 Processor Technical Reference Manual ",
        "products" : [ "Cortex-R52" ],
        "date" : 1655720871000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "100026:0103:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655720871417223279,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4522,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655720845138,
        "syssize" : 4522,
        "sysdate" : 1655720871000,
        "haslayout" : "1",
        "topparent" : "5035168",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5035168,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex-R52 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 303,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R52", "Cortex-R|Cortex-R52" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R52" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655720873000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100026/0103/?lang=en",
        "modified" : 1655720832000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655720871417223279,
        "uri" : "https://developer.arm.com/documentation/100026/0103/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-R52 Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100026/0103/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100026/0103/en",
      "ClickUri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R52 Processor Technical Reference Manual Revision r1p3 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    }, {
      "title" : "The debug model",
      "uri" : "https://developer.arm.com/documentation/100026/0103/en/Debug/About-Debug/The-debug-model",
      "printableUri" : "https://developer.arm.com/documentation/100026/0103/en/Debug/About-Debug/The-debug-model",
      "clickUri" : "https://developer.arm.com/documentation/100026/0103/Debug/About-Debug/The-debug-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en/Debug/About-Debug/The-debug-model",
      "excerpt" : "In Debug state: The processor does not fetch instructions from memory, but from a ... Debug OS Lock Debug OS Lock is set by the powerup reset, nCPUPORESETx. ... The debug model Cortex-R52",
      "firstSentences" : "11.1.3 The debug model The debug logic of the processor is responsible for generating debug events. Debug events include events such as a breakpoint unit matching the address of an instruction ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R52 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100026/0103/en",
        "printableUri" : "https://developer.arm.com/documentation/100026/0103/en",
        "clickUri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R52 Processor Technical Reference Manual Revision r1p3 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-R52 Processor Technical Reference Manual ",
          "document_number" : "100026",
          "document_version" : "0103",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5035168",
          "sysurihash" : "cFj8gJyjJMQbfleð",
          "urihash" : "cFj8gJyjJMQbfleð",
          "sysuri" : "https://developer.arm.com/documentation/100026/0103/en",
          "systransactionid" : 905448,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1595970165000,
          "topparentid" : 5035168,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1603297254000,
          "sysconcepts" : "Non-Confidential First ; r1p1 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587" ],
          "concepts" : "Non-Confidential First ; r1p1 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655720873000,
          "permanentid" : "6e4c1d441bdf94e8a37429c0f55e9bbedc3352fee9586fd12ec4ec98361c",
          "syslanguage" : [ "English" ],
          "itemid" : "5f905fe6f86e16515cdc2351",
          "transactionid" : 905448,
          "title" : "Arm Cortex-R52 Processor Technical Reference Manual ",
          "products" : [ "Cortex-R52" ],
          "date" : 1655720871000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "100026:0103:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655720871417223279,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4522,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655720845138,
          "syssize" : 4522,
          "sysdate" : 1655720871000,
          "haslayout" : "1",
          "topparent" : "5035168",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5035168,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex-R52 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
          "wordcount" : 303,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R52", "Cortex-R|Cortex-R52" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R52" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655720873000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100026/0103/?lang=en",
          "modified" : 1655720832000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655720871417223279,
          "uri" : "https://developer.arm.com/documentation/100026/0103/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R52 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100026/0103/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100026/0103/en",
        "ClickUri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R52 Processor Technical Reference Manual Revision r1p3 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "The debug model ",
        "document_number" : "100026",
        "document_version" : "0103",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5035168",
        "sysurihash" : "KVsLI5YkwDlXkQDU",
        "urihash" : "KVsLI5YkwDlXkQDU",
        "sysuri" : "https://developer.arm.com/documentation/100026/0103/en/Debug/About-Debug/The-debug-model",
        "systransactionid" : 905448,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595970165000,
        "topparentid" : 5035168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603297254000,
        "sysconcepts" : "R52 processor ; instructions ; exceptions ; Cortex ; registers ; basis ; breakpoint ; external halting ; causes entry ; Supplement Armv8 ; powerup reset ; operating conditions ; exclusive monitor ; architecture profile ; nCPUPORESETx ; configuration",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587" ],
        "attachmentparentid" : 5035168,
        "parentitem" : "5f905fe6f86e16515cdc2351",
        "concepts" : "R52 processor ; instructions ; exceptions ; Cortex ; registers ; basis ; breakpoint ; external halting ; causes entry ; Supplement Armv8 ; powerup reset ; operating conditions ; exclusive monitor ; architecture profile ; nCPUPORESETx ; configuration",
        "documenttype" : "html",
        "isattachment" : "5035168",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655720873000,
        "permanentid" : "a26fe6cd12c2f0165c03bfd5fc147ef69878f7cccc3799645f7a66694340",
        "syslanguage" : [ "English" ],
        "itemid" : "5f905fe9f86e16515cdc2479",
        "transactionid" : 905448,
        "title" : "The debug model ",
        "products" : [ "Cortex-R52" ],
        "date" : 1655720871000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "100026:0103:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655720871375512122,
        "sysisattachment" : "5035168",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5035168,
        "size" : 2667,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100026/0103/Debug/About-Debug/The-debug-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655720845057,
        "syssize" : 2667,
        "sysdate" : 1655720871000,
        "haslayout" : "1",
        "topparent" : "5035168",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5035168,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex-R52 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 159,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R52", "Cortex-R|Cortex-R52" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R52" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655720873000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100026/0103/Debug/About-Debug/The-debug-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100026/0103/Debug/About-Debug/The-debug-model?lang=en",
        "modified" : 1655720832000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655720871375512122,
        "uri" : "https://developer.arm.com/documentation/100026/0103/en/Debug/About-Debug/The-debug-model",
        "syscollection" : "default"
      },
      "Title" : "The debug model",
      "Uri" : "https://developer.arm.com/documentation/100026/0103/en/Debug/About-Debug/The-debug-model",
      "PrintableUri" : "https://developer.arm.com/documentation/100026/0103/en/Debug/About-Debug/The-debug-model",
      "ClickUri" : "https://developer.arm.com/documentation/100026/0103/Debug/About-Debug/The-debug-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en/Debug/About-Debug/The-debug-model",
      "Excerpt" : "In Debug state: The processor does not fetch instructions from memory, but from a ... Debug OS Lock Debug OS Lock is set by the powerup reset, nCPUPORESETx. ... The debug model Cortex-R52",
      "FirstSentences" : "11.1.3 The debug model The debug logic of the processor is responsible for generating debug events. Debug events include events such as a breakpoint unit matching the address of an instruction ..."
    }, {
      "title" : "Cross trigger register summary",
      "uri" : "https://developer.arm.com/documentation/100026/0103/en/Cross-Trigger/Cross-trigger-register-summary",
      "printableUri" : "https://developer.arm.com/documentation/100026/0103/en/Cross-Trigger/Cross-trigger-register-summary",
      "clickUri" : "https://developer.arm.com/documentation/100026/0103/Cross-Trigger/Cross-trigger-register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en/Cross-Trigger/Cross-trigger-register-summary",
      "excerpt" : "13.4 Cross trigger register summary This section describes the registers for each CTI in the Cortex -R52 ... These registers are accessed through the memory-mapped interface or the external ...",
      "firstSentences" : "13.4 Cross trigger register summary This section describes the registers for each CTI in the Cortex -R52 processor. These registers are accessed through the memory-mapped interface or the external ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R52 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100026/0103/en",
        "printableUri" : "https://developer.arm.com/documentation/100026/0103/en",
        "clickUri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R52 Processor Technical Reference Manual Revision r1p3 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-R52 Processor Technical Reference Manual ",
          "document_number" : "100026",
          "document_version" : "0103",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5035168",
          "sysurihash" : "cFj8gJyjJMQbfleð",
          "urihash" : "cFj8gJyjJMQbfleð",
          "sysuri" : "https://developer.arm.com/documentation/100026/0103/en",
          "systransactionid" : 905448,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1595970165000,
          "topparentid" : 5035168,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1603297254000,
          "sysconcepts" : "Non-Confidential First ; r1p1 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587" ],
          "concepts" : "Non-Confidential First ; r1p1 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655720873000,
          "permanentid" : "6e4c1d441bdf94e8a37429c0f55e9bbedc3352fee9586fd12ec4ec98361c",
          "syslanguage" : [ "English" ],
          "itemid" : "5f905fe6f86e16515cdc2351",
          "transactionid" : 905448,
          "title" : "Arm Cortex-R52 Processor Technical Reference Manual ",
          "products" : [ "Cortex-R52" ],
          "date" : 1655720871000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "100026:0103:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655720871417223279,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4522,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655720845138,
          "syssize" : 4522,
          "sysdate" : 1655720871000,
          "haslayout" : "1",
          "topparent" : "5035168",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5035168,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex-R52 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
          "wordcount" : 303,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R52", "Cortex-R|Cortex-R52" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R52" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655720873000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100026/0103/?lang=en",
          "modified" : 1655720832000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655720871417223279,
          "uri" : "https://developer.arm.com/documentation/100026/0103/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R52 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100026/0103/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100026/0103/en",
        "ClickUri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R52 Processor Technical Reference Manual Revision r1p3 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cross trigger register summary ",
        "document_number" : "100026",
        "document_version" : "0103",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5035168",
        "sysurihash" : "GqñYAH2IAxqkbJyH",
        "urihash" : "GqñYAH2IAxqkbJyH",
        "sysuri" : "https://developer.arm.com/documentation/100026/0103/en/Cross-Trigger/Cross-trigger-register-summary",
        "systransactionid" : 905448,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595970165000,
        "topparentid" : 5035168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603297254000,
        "sysconcepts" : "trigger registers ; CTI ; R52 processor ; Cortex ; interface ; software lock ; accesses ; PADDRDBG31 ; permissions ; Output Channel ; driven HIGH ; Specification v2",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587" ],
        "attachmentparentid" : 5035168,
        "parentitem" : "5f905fe6f86e16515cdc2351",
        "concepts" : "trigger registers ; CTI ; R52 processor ; Cortex ; interface ; software lock ; accesses ; PADDRDBG31 ; permissions ; Output Channel ; driven HIGH ; Specification v2",
        "documenttype" : "html",
        "isattachment" : "5035168",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655720873000,
        "permanentid" : "153eaaec2dd7d15f04b41a457492765669ccce9d28d752334566f51e76f7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f905feaf86e16515cdc24b3",
        "transactionid" : 905448,
        "title" : "Cross trigger register summary ",
        "products" : [ "Cortex-R52" ],
        "date" : 1655720871000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "100026:0103:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655720871316198582,
        "sysisattachment" : "5035168",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5035168,
        "size" : 3477,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100026/0103/Cross-Trigger/Cross-trigger-register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655720845088,
        "syssize" : 3477,
        "sysdate" : 1655720871000,
        "haslayout" : "1",
        "topparent" : "5035168",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5035168,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex-R52 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 226,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R52", "Cortex-R|Cortex-R52" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R52" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655720873000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100026/0103/Cross-Trigger/Cross-trigger-register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100026/0103/Cross-Trigger/Cross-trigger-register-summary?lang=en",
        "modified" : 1655720832000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655720871316198582,
        "uri" : "https://developer.arm.com/documentation/100026/0103/en/Cross-Trigger/Cross-trigger-register-summary",
        "syscollection" : "default"
      },
      "Title" : "Cross trigger register summary",
      "Uri" : "https://developer.arm.com/documentation/100026/0103/en/Cross-Trigger/Cross-trigger-register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/100026/0103/en/Cross-Trigger/Cross-trigger-register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/100026/0103/Cross-Trigger/Cross-trigger-register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en/Cross-Trigger/Cross-trigger-register-summary",
      "Excerpt" : "13.4 Cross trigger register summary This section describes the registers for each CTI in the Cortex -R52 ... These registers are accessed through the memory-mapped interface or the external ...",
      "FirstSentences" : "13.4 Cross trigger register summary This section describes the registers for each CTI in the Cortex -R52 processor. These registers are accessed through the memory-mapped interface or the external ..."
    } ],
    "totalNumberOfChildResults" : 563,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Cortex-R52 Processor Technical Reference Manual ",
      "document_number" : "100026",
      "document_version" : "0103",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5035168",
      "sysauthor" : "ARM",
      "sysurihash" : "ð0mtqQ4ðGX7Mð5kM",
      "urihash" : "ð0mtqQ4ðGX7Mð5kM",
      "sysuri" : "https://developer.arm.com/documentation/100026/0103/en/pdf/arm_cortex_r52_technical_reference_manual_100026_0103_00_en.pdf",
      "keywords" : "Real-Time, Cortex-R, Cortex-R52",
      "systransactionid" : 905448,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1595970165000,
      "topparentid" : 5035168,
      "numberofpages" : 694,
      "sysconcepts" : "registers ; assignments ; Usage constraints ; build configurations ; instructions ; R52 processor ; reset ; configurations ; interfaces ; traps ; Hyp mode ; cores ; exceptions ; CPU interfaces ; accesses ; Advanced SIMD",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587" ],
      "attachmentparentid" : 5035168,
      "parentitem" : "5f905fe6f86e16515cdc2351",
      "concepts" : "registers ; assignments ; Usage constraints ; build configurations ; instructions ; R52 processor ; reset ; configurations ; interfaces ; traps ; Hyp mode ; cores ; exceptions ; CPU interfaces ; accesses ; Advanced SIMD",
      "documenttype" : "pdf",
      "isattachment" : "5035168",
      "sysindexeddate" : 1655720873000,
      "permanentid" : "af5eda39a7dc5ecabcea2ef4c31eb43cc972a2c6803c912243f0a61ca823",
      "syslanguage" : [ "English" ],
      "itemid" : "5f905fedf86e16515cdc25e2",
      "transactionid" : 905448,
      "title" : "Arm Cortex-R52 Processor Technical Reference Manual ",
      "subject" : "This book is for the Cortex-R52 processor.",
      "date" : 1655720872000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100026:0103:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655720872061865944,
      "sysisattachment" : "5035168",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5035168,
      "size" : 4125273,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f905fedf86e16515cdc25e2",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655720852149,
      "syssubject" : "This book is for the Cortex-R52 processor.",
      "syssize" : 4125273,
      "sysdate" : 1655720872000,
      "topparent" : "5035168",
      "author" : "ARM",
      "label_version" : "r1p3",
      "systopparentid" : 5035168,
      "content_description" : "This manual is for the Cortex-R52 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
      "wordcount" : 6852,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R52", "Cortex-R|Cortex-R52" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R52" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655720873000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f905fedf86e16515cdc25e2",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655720872061865944,
      "uri" : "https://developer.arm.com/documentation/100026/0103/en/pdf/arm_cortex_r52_technical_reference_manual_100026_0103_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-R52 Processor Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100026/0103/en/pdf/arm_cortex_r52_technical_reference_manual_100026_0103_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100026/0103/en/pdf/arm_cortex_r52_technical_reference_manual_100026_0103_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f905fedf86e16515cdc25e2",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en/pdf/arm_cortex_r52_technical_reference_manual_100026_0103_00_en.pdf",
    "Excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. This document consists solely of commercial items.",
    "FirstSentences" : "Arm® Cortex®-R52 Processor Revision: r1p3 Technical Reference Manual Copyright © 2016–2020 Arm Limited or its affiliates. All rights reserved. 100026_0103_00_en Arm® Cortex®-R52 Processor"
  }, {
    "title" : "Arm MPS2 and MPS2+ FPGA Prototyping Boards Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100112/0200/en/pdf/mps2_and_mps2plus_fpga_prototyping_boards_trm_100112_0200_09_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100112/0200/en/pdf/mps2_and_mps2plus_fpga_prototyping_boards_trm_100112_0200_09_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5fd9f120d68fe412ba040ffd",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100112/0200/en/pdf/mps2_and_mps2plus_fpga_prototyping_boards_trm_100112_0200_09_en.pdf",
    "excerpt" : "Change ... Document History ... Third issue of TRM ... Fourth issue of TRM ... Fifth issue of TRM ... Sixth issue of TRM ... Seventh issue of TRM ... Eighth issue of TRM ... Ninth issue of TRM",
    "firstSentences" : "Arm® MPS2 and MPS2+ FPGA Prototyping Boards Technical Reference Manual Copyright © 2013–2016, 2018–2020 Arm Limited or its affiliates. All rights reserved. 100112_0200_09_en Arm® MPS2 and MPS2+ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm MPS2 and MPS2+ FPGA Prototyping Boards Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100112/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/100112/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/100112/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100112/0200/en",
      "excerpt" : "LES-PRE-20349 Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
      "firstSentences" : "Arm\\u00AE MPS2 and MPS2+ FPGA Prototyping Boards Technical Reference Manual Copyright \\u00A9 2013-2016, 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm MPS2 and MPS2+ FPGA Prototyping Boards Technical Reference Manual ",
        "document_number" : "100112",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3437642",
        "sysurihash" : "OWEUZ2UfuyIkcJZð",
        "urihash" : "OWEUZ2UfuyIkcJZð",
        "sysuri" : "https://developer.arm.com/documentation/100112/0200/en",
        "systransactionid" : 1003859,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1576259976000,
        "topparentid" : 3437642,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1608118558000,
        "sysconcepts" : "arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; Non-Confidential ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7261e24a5e02d07b2726" ],
        "concepts" : "arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; Non-Confidential ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666610102000,
        "permanentid" : "cd98644cb55703bcd5e5cae3e938b0e6f47e116b79ab9dee4c82e882dd66",
        "syslanguage" : [ "English" ],
        "itemid" : "5fd9f11ed68fe412ba040f94",
        "transactionid" : 1003859,
        "title" : "Arm MPS2 and MPS2+ FPGA Prototyping Boards Technical Reference Manual ",
        "products" : [ "MPS2" ],
        "date" : 1666610102000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "100112:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666610102968417792,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 6888,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100112/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666610097309,
        "syssize" : 6888,
        "sysdate" : 1666610102000,
        "haslayout" : "1",
        "topparent" : "3437642",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3437642,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book describes the Arm MPS2 and MPS2+ FPGA Prototyping Boards. Early issues of this book had document number DDI0525.",
        "wordcount" : 460,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|MPS2" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|MPS2" ],
        "document_revision" : "09",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666610102000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100112/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100112/0200/?lang=en",
        "modified" : 1666610089000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666610102968417792,
        "uri" : "https://developer.arm.com/documentation/100112/0200/en",
        "syscollection" : "default"
      },
      "Title" : "Arm MPS2 and MPS2+ FPGA Prototyping Boards Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100112/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100112/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/100112/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100112/0200/en",
      "Excerpt" : "LES-PRE-20349 Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
      "FirstSentences" : "Arm\\u00AE MPS2 and MPS2+ FPGA Prototyping Boards Technical Reference Manual Copyright \\u00A9 2013-2016, 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    },
    "childResults" : [ {
      "title" : "Arm MPS2 and MPS2+ FPGA Prototyping Boards Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100112/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/100112/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/100112/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100112/0200/en",
      "excerpt" : "LES-PRE-20349 Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
      "firstSentences" : "Arm\\u00AE MPS2 and MPS2+ FPGA Prototyping Boards Technical Reference Manual Copyright \\u00A9 2013-2016, 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm MPS2 and MPS2+ FPGA Prototyping Boards Technical Reference Manual ",
        "document_number" : "100112",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3437642",
        "sysurihash" : "OWEUZ2UfuyIkcJZð",
        "urihash" : "OWEUZ2UfuyIkcJZð",
        "sysuri" : "https://developer.arm.com/documentation/100112/0200/en",
        "systransactionid" : 1003859,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1576259976000,
        "topparentid" : 3437642,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1608118558000,
        "sysconcepts" : "arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; Non-Confidential ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7261e24a5e02d07b2726" ],
        "concepts" : "arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; Non-Confidential ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666610102000,
        "permanentid" : "cd98644cb55703bcd5e5cae3e938b0e6f47e116b79ab9dee4c82e882dd66",
        "syslanguage" : [ "English" ],
        "itemid" : "5fd9f11ed68fe412ba040f94",
        "transactionid" : 1003859,
        "title" : "Arm MPS2 and MPS2+ FPGA Prototyping Boards Technical Reference Manual ",
        "products" : [ "MPS2" ],
        "date" : 1666610102000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "100112:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666610102968417792,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 6888,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100112/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666610097309,
        "syssize" : 6888,
        "sysdate" : 1666610102000,
        "haslayout" : "1",
        "topparent" : "3437642",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3437642,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book describes the Arm MPS2 and MPS2+ FPGA Prototyping Boards. Early issues of this book had document number DDI0525.",
        "wordcount" : 460,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|MPS2" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|MPS2" ],
        "document_revision" : "09",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666610102000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100112/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100112/0200/?lang=en",
        "modified" : 1666610089000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666610102968417792,
        "uri" : "https://developer.arm.com/documentation/100112/0200/en",
        "syscollection" : "default"
      },
      "Title" : "Arm MPS2 and MPS2+ FPGA Prototyping Boards Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100112/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100112/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/100112/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100112/0200/en",
      "Excerpt" : "LES-PRE-20349 Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
      "FirstSentences" : "Arm\\u00AE MPS2 and MPS2+ FPGA Prototyping Boards Technical Reference Manual Copyright \\u00A9 2013-2016, 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    }, {
      "title" : "Overview of configuration files and microSD card directory structure",
      "uri" : "https://developer.arm.com/documentation/100112/0200/en/Configuration/Configuration-files/Overview-of-configuration-files-and-microSD-card-directory-structure",
      "printableUri" : "https://developer.arm.com/documentation/100112/0200/en/Configuration/Configuration-files/Overview-of-configuration-files-and-microSD-card-directory-structure",
      "clickUri" : "https://developer.arm.com/documentation/100112/0200/Configuration/Configuration-files/Overview-of-configuration-files-and-microSD-card-directory-structure?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100112/0200/en/Configuration/Configuration-files/Overview-of-configuration-files-and-microSD-card-directory-structure",
      "excerpt" : "Figure 3-3 Example USBMSD directory structure The directory structure and file name format ensure that each image ... Related information USB 2.0 Full Speed interface config.txt generic board ...",
      "firstSentences" : "Overview of configuration files and microSD card directory structure Because the board microSD card is non-volatile memory, it is only necessary to load new configuration files if you change the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm MPS2 and MPS2+ FPGA Prototyping Boards Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100112/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100112/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100112/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100112/0200/en",
        "excerpt" : "LES-PRE-20349 Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "firstSentences" : "Arm\\u00AE MPS2 and MPS2+ FPGA Prototyping Boards Technical Reference Manual Copyright \\u00A9 2013-2016, 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm MPS2 and MPS2+ FPGA Prototyping Boards Technical Reference Manual ",
          "document_number" : "100112",
          "document_version" : "0200",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3437642",
          "sysurihash" : "OWEUZ2UfuyIkcJZð",
          "urihash" : "OWEUZ2UfuyIkcJZð",
          "sysuri" : "https://developer.arm.com/documentation/100112/0200/en",
          "systransactionid" : 1003859,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1576259976000,
          "topparentid" : 3437642,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1608118558000,
          "sysconcepts" : "arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; Non-Confidential ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7261e24a5e02d07b2726" ],
          "concepts" : "arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; Non-Confidential ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1666610102000,
          "permanentid" : "cd98644cb55703bcd5e5cae3e938b0e6f47e116b79ab9dee4c82e882dd66",
          "syslanguage" : [ "English" ],
          "itemid" : "5fd9f11ed68fe412ba040f94",
          "transactionid" : 1003859,
          "title" : "Arm MPS2 and MPS2+ FPGA Prototyping Boards Technical Reference Manual ",
          "products" : [ "MPS2" ],
          "date" : 1666610102000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Software development" ],
          "document_id" : "100112:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666610102968417792,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 6888,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100112/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666610097309,
          "syssize" : 6888,
          "sysdate" : 1666610102000,
          "haslayout" : "1",
          "topparent" : "3437642",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3437642,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book describes the Arm MPS2 and MPS2+ FPGA Prototyping Boards. Early issues of this book had document number DDI0525.",
          "wordcount" : 460,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|MPS2" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|MPS2" ],
          "document_revision" : "09",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666610102000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100112/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100112/0200/?lang=en",
          "modified" : 1666610089000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666610102968417792,
          "uri" : "https://developer.arm.com/documentation/100112/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm MPS2 and MPS2+ FPGA Prototyping Boards Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100112/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100112/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100112/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100112/0200/en",
        "Excerpt" : "LES-PRE-20349 Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "FirstSentences" : "Arm\\u00AE MPS2 and MPS2+ FPGA Prototyping Boards Technical Reference Manual Copyright \\u00A9 2013-2016, 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Overview of configuration files and microSD card directory structure ",
        "document_number" : "100112",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3437642",
        "sysurihash" : "x0rwrHY0LFðafVDz",
        "urihash" : "x0rwrHY0LFðafVDz",
        "sysuri" : "https://developer.arm.com/documentation/100112/0200/en/Configuration/Configuration-files/Overview-of-configuration-files-and-microSD-card-directory-structure",
        "systransactionid" : 1003859,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1576259976000,
        "topparentid" : 3437642,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1608118558000,
        "sysconcepts" : "configuration files ; directory structure ; microSD card ; memory ; USB ; MPS2 ; images ; format ; Express motherboards ; Mass Storage ; Speed port ; subdirectories ; uppercase ; lowercase ; workstation",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7261e24a5e02d07b2726" ],
        "attachmentparentid" : 3437642,
        "parentitem" : "5fd9f11ed68fe412ba040f94",
        "concepts" : "configuration files ; directory structure ; microSD card ; memory ; USB ; MPS2 ; images ; format ; Express motherboards ; Mass Storage ; Speed port ; subdirectories ; uppercase ; lowercase ; workstation",
        "documenttype" : "html",
        "isattachment" : "3437642",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666610102000,
        "permanentid" : "3d620b6d4a1614d7387dd89a3bb816f6999a5a038b276d12295692c3d2d6",
        "syslanguage" : [ "English" ],
        "itemid" : "5fd9f120d68fe412ba040fc6",
        "transactionid" : 1003859,
        "title" : "Overview of configuration files and microSD card directory structure ",
        "products" : [ "MPS2" ],
        "date" : 1666610102000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "100112:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666610102855180867,
        "sysisattachment" : "3437642",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3437642,
        "size" : 1934,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100112/0200/Configuration/Configuration-files/Overview-of-configuration-files-and-microSD-card-directory-structure?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666610097292,
        "syssize" : 1934,
        "sysdate" : 1666610102000,
        "haslayout" : "1",
        "topparent" : "3437642",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3437642,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book describes the Arm MPS2 and MPS2+ FPGA Prototyping Boards. Early issues of this book had document number DDI0525.",
        "wordcount" : 136,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|MPS2" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|MPS2" ],
        "document_revision" : "09",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666610102000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100112/0200/Configuration/Configuration-files/Overview-of-configuration-files-and-microSD-card-directory-structure?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100112/0200/Configuration/Configuration-files/Overview-of-configuration-files-and-microSD-card-directory-structure?lang=en",
        "modified" : 1666610089000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666610102855180867,
        "uri" : "https://developer.arm.com/documentation/100112/0200/en/Configuration/Configuration-files/Overview-of-configuration-files-and-microSD-card-directory-structure",
        "syscollection" : "default"
      },
      "Title" : "Overview of configuration files and microSD card directory structure",
      "Uri" : "https://developer.arm.com/documentation/100112/0200/en/Configuration/Configuration-files/Overview-of-configuration-files-and-microSD-card-directory-structure",
      "PrintableUri" : "https://developer.arm.com/documentation/100112/0200/en/Configuration/Configuration-files/Overview-of-configuration-files-and-microSD-card-directory-structure",
      "ClickUri" : "https://developer.arm.com/documentation/100112/0200/Configuration/Configuration-files/Overview-of-configuration-files-and-microSD-card-directory-structure?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100112/0200/en/Configuration/Configuration-files/Overview-of-configuration-files-and-microSD-card-directory-structure",
      "Excerpt" : "Figure 3-3 Example USBMSD directory structure The directory structure and file name format ensure that each image ... Related information USB 2.0 Full Speed interface config.txt generic board ...",
      "FirstSentences" : "Overview of configuration files and microSD card directory structure Because the board microSD card is non-volatile memory, it is only necessary to load new configuration files if you change the ..."
    }, {
      "title" : "Hardware Description",
      "uri" : "https://developer.arm.com/documentation/100112/0200/en/Hardware-Description",
      "printableUri" : "https://developer.arm.com/documentation/100112/0200/en/Hardware-Description",
      "clickUri" : "https://developer.arm.com/documentation/100112/0200/Hardware-Description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100112/0200/en/Hardware-Description",
      "excerpt" : "Audio interface. ... External user memory. MCC FPGA serial interface. Power. Debug and trace. Minimum design settings for board operation. Hardware Description MPS2",
      "firstSentences" : "Hardware Description This chapter describes the MPS2 and MPS2+ board hardware. It contains the following sections: Overview of the MPS2 and MPS2+ hardware. Clocks. Powerup, powerdown, and resets.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm MPS2 and MPS2+ FPGA Prototyping Boards Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100112/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100112/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100112/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100112/0200/en",
        "excerpt" : "LES-PRE-20349 Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "firstSentences" : "Arm\\u00AE MPS2 and MPS2+ FPGA Prototyping Boards Technical Reference Manual Copyright \\u00A9 2013-2016, 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm MPS2 and MPS2+ FPGA Prototyping Boards Technical Reference Manual ",
          "document_number" : "100112",
          "document_version" : "0200",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3437642",
          "sysurihash" : "OWEUZ2UfuyIkcJZð",
          "urihash" : "OWEUZ2UfuyIkcJZð",
          "sysuri" : "https://developer.arm.com/documentation/100112/0200/en",
          "systransactionid" : 1003859,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1576259976000,
          "topparentid" : 3437642,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1608118558000,
          "sysconcepts" : "arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; Non-Confidential ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7261e24a5e02d07b2726" ],
          "concepts" : "arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; Non-Confidential ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1666610102000,
          "permanentid" : "cd98644cb55703bcd5e5cae3e938b0e6f47e116b79ab9dee4c82e882dd66",
          "syslanguage" : [ "English" ],
          "itemid" : "5fd9f11ed68fe412ba040f94",
          "transactionid" : 1003859,
          "title" : "Arm MPS2 and MPS2+ FPGA Prototyping Boards Technical Reference Manual ",
          "products" : [ "MPS2" ],
          "date" : 1666610102000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Software development" ],
          "document_id" : "100112:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666610102968417792,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 6888,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100112/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666610097309,
          "syssize" : 6888,
          "sysdate" : 1666610102000,
          "haslayout" : "1",
          "topparent" : "3437642",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3437642,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book describes the Arm MPS2 and MPS2+ FPGA Prototyping Boards. Early issues of this book had document number DDI0525.",
          "wordcount" : 460,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|MPS2" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|MPS2" ],
          "document_revision" : "09",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666610102000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100112/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100112/0200/?lang=en",
          "modified" : 1666610089000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666610102968417792,
          "uri" : "https://developer.arm.com/documentation/100112/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm MPS2 and MPS2+ FPGA Prototyping Boards Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100112/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100112/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100112/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100112/0200/en",
        "Excerpt" : "LES-PRE-20349 Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "FirstSentences" : "Arm\\u00AE MPS2 and MPS2+ FPGA Prototyping Boards Technical Reference Manual Copyright \\u00A9 2013-2016, 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Hardware Description ",
        "document_number" : "100112",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3437642",
        "sysurihash" : "UwwBgLMm9JñcvhI2",
        "urihash" : "UwwBgLMm9JñcvhI2",
        "sysuri" : "https://developer.arm.com/documentation/100112/0200/en/Hardware-Description",
        "systransactionid" : 1003859,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1576259976000,
        "topparentid" : 3437642,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1608118558000,
        "sysconcepts" : "board operation ; design settings ; trace ; Power",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7261e24a5e02d07b2726" ],
        "attachmentparentid" : 3437642,
        "parentitem" : "5fd9f11ed68fe412ba040f94",
        "concepts" : "board operation ; design settings ; trace ; Power",
        "documenttype" : "html",
        "isattachment" : "3437642",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666610102000,
        "permanentid" : "87aeeeec49177d50b3d523e7e52f2d8236ec9298dfc7bfd35053690da4be",
        "syslanguage" : [ "English" ],
        "itemid" : "5fd9f11fd68fe412ba040fa2",
        "transactionid" : 1003859,
        "title" : "Hardware Description ",
        "products" : [ "MPS2" ],
        "date" : 1666610102000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "100112:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666610102761723651,
        "sysisattachment" : "3437642",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3437642,
        "size" : 512,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100112/0200/Hardware-Description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666610097292,
        "syssize" : 512,
        "sysdate" : 1666610102000,
        "haslayout" : "1",
        "topparent" : "3437642",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3437642,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book describes the Arm MPS2 and MPS2+ FPGA Prototyping Boards. Early issues of this book had document number DDI0525.",
        "wordcount" : 50,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|MPS2" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|MPS2" ],
        "document_revision" : "09",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666610102000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100112/0200/Hardware-Description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100112/0200/Hardware-Description?lang=en",
        "modified" : 1666610089000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666610102761723651,
        "uri" : "https://developer.arm.com/documentation/100112/0200/en/Hardware-Description",
        "syscollection" : "default"
      },
      "Title" : "Hardware Description",
      "Uri" : "https://developer.arm.com/documentation/100112/0200/en/Hardware-Description",
      "PrintableUri" : "https://developer.arm.com/documentation/100112/0200/en/Hardware-Description",
      "ClickUri" : "https://developer.arm.com/documentation/100112/0200/Hardware-Description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100112/0200/en/Hardware-Description",
      "Excerpt" : "Audio interface. ... External user memory. MCC FPGA serial interface. Power. Debug and trace. Minimum design settings for board operation. Hardware Description MPS2",
      "FirstSentences" : "Hardware Description This chapter describes the MPS2 and MPS2+ board hardware. It contains the following sections: Overview of the MPS2 and MPS2+ hardware. Clocks. Powerup, powerdown, and resets."
    } ],
    "totalNumberOfChildResults" : 90,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm MPS2 and MPS2+ FPGA Prototyping Boards Technical Reference Manual ",
      "document_number" : "100112",
      "document_version" : "0200",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "3437642",
      "sysauthor" : "ARM",
      "sysurihash" : "fXwyYyD3WM2RJUtH",
      "urihash" : "fXwyYyD3WM2RJUtH",
      "sysuri" : "https://developer.arm.com/documentation/100112/0200/en/pdf/mps2_and_mps2plus_fpga_prototyping_boards_trm_100112_0200_09_en.pdf",
      "keywords" : "System Design, Hardware Platforms, Versatile",
      "systransactionid" : 1003859,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1576259976000,
      "topparentid" : 3437642,
      "numberofpages" : 94,
      "sysconcepts" : "Prototyping Boards ; Related information ; MPS2 ; microSD card ; images ; FPGA ; availability ; registers ; configuration process ; clock generators ; connectors ; Location of components ; subsections ; design ; power ; configurations",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7261e24a5e02d07b2726" ],
      "attachmentparentid" : 3437642,
      "parentitem" : "5fd9f11ed68fe412ba040f94",
      "concepts" : "Prototyping Boards ; Related information ; MPS2 ; microSD card ; images ; FPGA ; availability ; registers ; configuration process ; clock generators ; connectors ; Location of components ; subsections ; design ; power ; configurations",
      "documenttype" : "pdf",
      "isattachment" : "3437642",
      "sysindexeddate" : 1666610103000,
      "permanentid" : "2b617862889c75f3dbc6b97c26b581094eba80d3b8e930fbb7d92c4db3f3",
      "syslanguage" : [ "English" ],
      "itemid" : "5fd9f120d68fe412ba040ffd",
      "transactionid" : 1003859,
      "title" : "Arm MPS2 and MPS2+ FPGA Prototyping Boards Technical Reference Manual ",
      "subject" : "This book describes the Arm® MPS2 and MPS2+ FPGA Prototyping Boards. Early issues of this book had document number DDI0525.",
      "date" : 1666610103000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100112:0200:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Software Developers" ],
      "audience" : [ "Hardware Engineers", "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1666610103408382171,
      "sysisattachment" : "3437642",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3437642,
      "size" : 764583,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5fd9f120d68fe412ba040ffd",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1666610099654,
      "syssubject" : "This book describes the Arm® MPS2 and MPS2+ FPGA Prototyping Boards. Early issues of this book had document number DDI0525.",
      "syssize" : 764583,
      "sysdate" : 1666610103000,
      "topparent" : "3437642",
      "author" : "ARM",
      "label_version" : "2.0",
      "systopparentid" : 3437642,
      "content_description" : "This book describes the Arm MPS2 and MPS2+ FPGA Prototyping Boards. Early issues of this book had document number DDI0525.",
      "wordcount" : 1833,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|MPS2" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|MPS2" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1666610103000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5fd9f120d68fe412ba040ffd",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1666610103408382171,
      "uri" : "https://developer.arm.com/documentation/100112/0200/en/pdf/mps2_and_mps2plus_fpga_prototyping_boards_trm_100112_0200_09_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm MPS2 and MPS2+ FPGA Prototyping Boards Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100112/0200/en/pdf/mps2_and_mps2plus_fpga_prototyping_boards_trm_100112_0200_09_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100112/0200/en/pdf/mps2_and_mps2plus_fpga_prototyping_boards_trm_100112_0200_09_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5fd9f120d68fe412ba040ffd",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100112/0200/en/pdf/mps2_and_mps2plus_fpga_prototyping_boards_trm_100112_0200_09_en.pdf",
    "Excerpt" : "Change ... Document History ... Third issue of TRM ... Fourth issue of TRM ... Fifth issue of TRM ... Sixth issue of TRM ... Seventh issue of TRM ... Eighth issue of TRM ... Ninth issue of TRM",
    "FirstSentences" : "Arm® MPS2 and MPS2+ FPGA Prototyping Boards Technical Reference Manual Copyright © 2013–2016, 2018–2020 Arm Limited or its affiliates. All rights reserved. 100112_0200_09_en Arm® MPS2 and MPS2+ ..."
  }, {
    "title" : "Arm Musca-A Test Chip and Board Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101107/0000/en/pdf/musca_a_trm_101107_0000_02_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101107/0000/en/pdf/musca_a_trm_101107_0000_02_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5fb26869ca04df4095c1cbac",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en/pdf/musca_a_trm_101107_0000_02_en.pdf",
    "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Copyright © 2018–2020 Arm Limited (or its affiliates). All rights reserved. Arm Limited.",
    "firstSentences" : "Arm® Musca-A Test Chip and Board Technical Reference Manual Copyright © 2018–2020 Arm Limited or its affiliates. All rights reserved. 101107_0000_02_en Arm® Musca-A Test Chip and Board Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Musca-A Test Chip and Board Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101107/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/101107/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en",
      "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
      "firstSentences" : "Arm\\u00AE Musca-A Test Chip and Board Technical Reference Manual Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Musca-A Test Chip and Board Technical Reference Manual ",
        "document_number" : "101107",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3465700",
        "sysurihash" : "WalcggJfVf4hd9i5",
        "urihash" : "WalcggJfVf4hd9i5",
        "sysuri" : "https://developer.arm.com/documentation/101107/0000/en",
        "systransactionid" : 1003859,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1576591867000,
        "topparentid" : 3465700,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1605527656000,
        "sysconcepts" : "Confidentiality ; Proprietary ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b271c" ],
        "concepts" : "Confidentiality ; Proprietary ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666610081000,
        "permanentid" : "1f0ea9737baf49411a145413b08c6b2053313b622cf1046cfe51098605eb",
        "syslanguage" : [ "English" ],
        "itemid" : "5fb26868ca04df4095c1cb61",
        "transactionid" : 1003859,
        "title" : "Arm Musca-A Test Chip and Board Technical Reference Manual ",
        "products" : [ "Musca-A Test Chip Board" ],
        "date" : 1666610081000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Development Boards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "101107:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666610081126437213,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 6417,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666610073574,
        "syssize" : 6417,
        "sysdate" : 1666610081000,
        "haslayout" : "1",
        "topparent" : "3465700",
        "label_version" : "02",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465700,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book describes the Musca-A test chip and all board variants.",
        "wordcount" : 428,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666610081000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101107/0000/?lang=en",
        "modified" : 1666610040000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666610081126437213,
        "uri" : "https://developer.arm.com/documentation/101107/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Musca-A Test Chip and Board Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101107/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101107/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en",
      "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
      "FirstSentences" : "Arm\\u00AE Musca-A Test Chip and Board Technical Reference Manual Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
    },
    "childResults" : [ {
      "title" : "Arm Musca-A Test Chip and Board Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101107/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/101107/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en",
      "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
      "firstSentences" : "Arm\\u00AE Musca-A Test Chip and Board Technical Reference Manual Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Musca-A Test Chip and Board Technical Reference Manual ",
        "document_number" : "101107",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3465700",
        "sysurihash" : "WalcggJfVf4hd9i5",
        "urihash" : "WalcggJfVf4hd9i5",
        "sysuri" : "https://developer.arm.com/documentation/101107/0000/en",
        "systransactionid" : 1003859,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1576591867000,
        "topparentid" : 3465700,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1605527656000,
        "sysconcepts" : "Confidentiality ; Proprietary ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b271c" ],
        "concepts" : "Confidentiality ; Proprietary ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666610081000,
        "permanentid" : "1f0ea9737baf49411a145413b08c6b2053313b622cf1046cfe51098605eb",
        "syslanguage" : [ "English" ],
        "itemid" : "5fb26868ca04df4095c1cb61",
        "transactionid" : 1003859,
        "title" : "Arm Musca-A Test Chip and Board Technical Reference Manual ",
        "products" : [ "Musca-A Test Chip Board" ],
        "date" : 1666610081000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Development Boards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "101107:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666610081126437213,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 6417,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666610073574,
        "syssize" : 6417,
        "sysdate" : 1666610081000,
        "haslayout" : "1",
        "topparent" : "3465700",
        "label_version" : "02",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465700,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book describes the Musca-A test chip and all board variants.",
        "wordcount" : 428,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666610081000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101107/0000/?lang=en",
        "modified" : 1666610040000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666610081126437213,
        "uri" : "https://developer.arm.com/documentation/101107/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Musca-A Test Chip and Board Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101107/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101107/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en",
      "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
      "FirstSentences" : "Arm\\u00AE Musca-A Test Chip and Board Technical Reference Manual Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
    }, {
      "title" : "Processor core interrupt registers",
      "uri" : "https://developer.arm.com/documentation/101107/0000/en/Programmers-model/CPU-elements/Processor-core-interrupt-registers",
      "printableUri" : "https://developer.arm.com/documentation/101107/0000/en/Programmers-model/CPU-elements/Processor-core-interrupt-registers",
      "clickUri" : "https://developer.arm.com/documentation/101107/0000/Programmers-model/CPU-elements/Processor-core-interrupt-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en/Programmers-model/CPU-elements/Processor-core-interrupt-registers",
      "excerpt" : "Processor core interrupt registers The SSE-200 block in the test chip implements CPU0 and CPU1 cores ... The interrupt registers enable software to raise interrupts, clear interrupts, and ...",
      "firstSentences" : "Processor core interrupt registers The SSE-200 block in the test chip implements CPU0 and CPU1 cores interrupt registers. The interrupt registers enable software to raise interrupts, clear ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Musca-A Test Chip and Board Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101107/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101107/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en",
        "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "firstSentences" : "Arm\\u00AE Musca-A Test Chip and Board Technical Reference Manual Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Musca-A Test Chip and Board Technical Reference Manual ",
          "document_number" : "101107",
          "document_version" : "0000",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3465700",
          "sysurihash" : "WalcggJfVf4hd9i5",
          "urihash" : "WalcggJfVf4hd9i5",
          "sysuri" : "https://developer.arm.com/documentation/101107/0000/en",
          "systransactionid" : 1003859,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1576591867000,
          "topparentid" : 3465700,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1605527656000,
          "sysconcepts" : "Confidentiality ; Proprietary ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b271c" ],
          "concepts" : "Confidentiality ; Proprietary ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1666610081000,
          "permanentid" : "1f0ea9737baf49411a145413b08c6b2053313b622cf1046cfe51098605eb",
          "syslanguage" : [ "English" ],
          "itemid" : "5fb26868ca04df4095c1cb61",
          "transactionid" : 1003859,
          "title" : "Arm Musca-A Test Chip and Board Technical Reference Manual ",
          "products" : [ "Musca-A Test Chip Board" ],
          "date" : 1666610081000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Development Boards",
          "navigationhierarchiestopics" : [ "Software development" ],
          "document_id" : "101107:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666610081126437213,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 6417,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666610073574,
          "syssize" : 6417,
          "sysdate" : 1666610081000,
          "haslayout" : "1",
          "topparent" : "3465700",
          "label_version" : "02",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3465700,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book describes the Musca-A test chip and all board variants.",
          "wordcount" : 428,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666610081000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101107/0000/?lang=en",
          "modified" : 1666610040000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666610081126437213,
          "uri" : "https://developer.arm.com/documentation/101107/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Musca-A Test Chip and Board Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101107/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101107/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en",
        "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "FirstSentences" : "Arm\\u00AE Musca-A Test Chip and Board Technical Reference Manual Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Processor core interrupt registers ",
        "document_number" : "101107",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3465700",
        "sysurihash" : "zsWDd8GbSSvGWlae",
        "urihash" : "zsWDd8GbSSvGWlae",
        "sysuri" : "https://developer.arm.com/documentation/101107/0000/en/Programmers-model/CPU-elements/Processor-core-interrupt-registers",
        "systransactionid" : 1003859,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1576591867000,
        "topparentid" : 3465700,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1605527656000,
        "sysconcepts" : "registers ; cores ; CPU1 ; CPU0 ; CPU0INTR ; CPU1INTR ; Handling Unit ; support setting ; test chip",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b271c" ],
        "attachmentparentid" : 3465700,
        "parentitem" : "5fb26868ca04df4095c1cb61",
        "concepts" : "registers ; cores ; CPU1 ; CPU0 ; CPU0INTR ; CPU1INTR ; Handling Unit ; support setting ; test chip",
        "documenttype" : "html",
        "isattachment" : "3465700",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666610081000,
        "permanentid" : "c632d1c029e73589e0c84c972358719ef8bcbbb40d337c93ccae8864967d",
        "syslanguage" : [ "English" ],
        "itemid" : "5fb26868ca04df4095c1cb8b",
        "transactionid" : 1003859,
        "title" : "Processor core interrupt registers ",
        "products" : [ "Musca-A Test Chip Board" ],
        "date" : 1666610081000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Development Boards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "101107:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666610081107044216,
        "sysisattachment" : "3465700",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3465700,
        "size" : 1018,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101107/0000/Programmers-model/CPU-elements/Processor-core-interrupt-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666610073508,
        "syssize" : 1018,
        "sysdate" : 1666610081000,
        "haslayout" : "1",
        "topparent" : "3465700",
        "label_version" : "02",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465700,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book describes the Musca-A test chip and all board variants.",
        "wordcount" : 71,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666610081000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101107/0000/Programmers-model/CPU-elements/Processor-core-interrupt-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101107/0000/Programmers-model/CPU-elements/Processor-core-interrupt-registers?lang=en",
        "modified" : 1666610040000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666610081107044216,
        "uri" : "https://developer.arm.com/documentation/101107/0000/en/Programmers-model/CPU-elements/Processor-core-interrupt-registers",
        "syscollection" : "default"
      },
      "Title" : "Processor core interrupt registers",
      "Uri" : "https://developer.arm.com/documentation/101107/0000/en/Programmers-model/CPU-elements/Processor-core-interrupt-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/101107/0000/en/Programmers-model/CPU-elements/Processor-core-interrupt-registers",
      "ClickUri" : "https://developer.arm.com/documentation/101107/0000/Programmers-model/CPU-elements/Processor-core-interrupt-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en/Programmers-model/CPU-elements/Processor-core-interrupt-registers",
      "Excerpt" : "Processor core interrupt registers The SSE-200 block in the test chip implements CPU0 and CPU1 cores ... The interrupt registers enable software to raise interrupts, clear interrupts, and ...",
      "FirstSentences" : "Processor core interrupt registers The SSE-200 block in the test chip implements CPU0 and CPU1 cores interrupt registers. The interrupt registers enable software to raise interrupts, clear ..."
    }, {
      "title" : "GPTALARM0 Register",
      "uri" : "https://developer.arm.com/documentation/101107/0000/en/Programmers-model/General-Purpose-Timer/GPTALARM0-Register",
      "printableUri" : "https://developer.arm.com/documentation/101107/0000/en/Programmers-model/General-Purpose-Timer/GPTALARM0-Register",
      "clickUri" : "https://developer.arm.com/documentation/101107/0000/Programmers-model/General-Purpose-Timer/GPTALARM0-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en/Programmers-model/General-Purpose-Timer/GPTALARM0-Register",
      "excerpt" : "GPTALARM0 Register The GPTALARM0 Register characteristics are: Purpose The ALARM0 data ... Reading the register returns the trigger value. Usage constraints There are no usage constraints.",
      "firstSentences" : "GPTALARM0 Register The GPTALARM0 Register characteristics are: Purpose The ALARM0 data value register, GPTALARM0 stores the 32-bit value that triggers the interrupt when the counter reaches that ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Musca-A Test Chip and Board Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101107/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101107/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en",
        "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "firstSentences" : "Arm\\u00AE Musca-A Test Chip and Board Technical Reference Manual Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Musca-A Test Chip and Board Technical Reference Manual ",
          "document_number" : "101107",
          "document_version" : "0000",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3465700",
          "sysurihash" : "WalcggJfVf4hd9i5",
          "urihash" : "WalcggJfVf4hd9i5",
          "sysuri" : "https://developer.arm.com/documentation/101107/0000/en",
          "systransactionid" : 1003859,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1576591867000,
          "topparentid" : 3465700,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1605527656000,
          "sysconcepts" : "Confidentiality ; Proprietary ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b271c" ],
          "concepts" : "Confidentiality ; Proprietary ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1666610081000,
          "permanentid" : "1f0ea9737baf49411a145413b08c6b2053313b622cf1046cfe51098605eb",
          "syslanguage" : [ "English" ],
          "itemid" : "5fb26868ca04df4095c1cb61",
          "transactionid" : 1003859,
          "title" : "Arm Musca-A Test Chip and Board Technical Reference Manual ",
          "products" : [ "Musca-A Test Chip Board" ],
          "date" : 1666610081000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Development Boards",
          "navigationhierarchiestopics" : [ "Software development" ],
          "document_id" : "101107:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666610081126437213,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 6417,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666610073574,
          "syssize" : 6417,
          "sysdate" : 1666610081000,
          "haslayout" : "1",
          "topparent" : "3465700",
          "label_version" : "02",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3465700,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book describes the Musca-A test chip and all board variants.",
          "wordcount" : 428,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666610081000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101107/0000/?lang=en",
          "modified" : 1666610040000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666610081126437213,
          "uri" : "https://developer.arm.com/documentation/101107/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Musca-A Test Chip and Board Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101107/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101107/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en",
        "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "FirstSentences" : "Arm\\u00AE Musca-A Test Chip and Board Technical Reference Manual Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "GPTALARM0 Register ",
        "document_number" : "101107",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3465700",
        "sysurihash" : "sa61AEJAs6MjHocI",
        "urihash" : "sa61AEJAs6MjHocI",
        "sysuri" : "https://developer.arm.com/documentation/101107/0000/en/Programmers-model/General-Purpose-Timer/GPTALARM0-Register",
        "systransactionid" : 1003859,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1576591867000,
        "topparentid" : 3465700,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1605527656000,
        "sysconcepts" : "usage constraints ; counter reaches ; GPTALARM0 Register ; assignments ; ALARM0 ; trigger",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b271c" ],
        "attachmentparentid" : 3465700,
        "parentitem" : "5fb26868ca04df4095c1cb61",
        "concepts" : "usage constraints ; counter reaches ; GPTALARM0 Register ; assignments ; ALARM0 ; trigger",
        "documenttype" : "html",
        "isattachment" : "3465700",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666610081000,
        "permanentid" : "cf45160c0e1e9835adc2d049e54345e123cb698b65c406e32252a37ad64d",
        "syslanguage" : [ "English" ],
        "itemid" : "5fb26868ca04df4095c1cb98",
        "transactionid" : 1003859,
        "title" : "GPTALARM0 Register ",
        "products" : [ "Musca-A Test Chip Board" ],
        "date" : 1666610081000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Development Boards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "101107:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666610081097002227,
        "sysisattachment" : "3465700",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3465700,
        "size" : 611,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101107/0000/Programmers-model/General-Purpose-Timer/GPTALARM0-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666610073508,
        "syssize" : 611,
        "sysdate" : 1666610081000,
        "haslayout" : "1",
        "topparent" : "3465700",
        "label_version" : "02",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465700,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book describes the Musca-A test chip and all board variants.",
        "wordcount" : 47,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666610081000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101107/0000/Programmers-model/General-Purpose-Timer/GPTALARM0-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101107/0000/Programmers-model/General-Purpose-Timer/GPTALARM0-Register?lang=en",
        "modified" : 1666610040000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666610081097002227,
        "uri" : "https://developer.arm.com/documentation/101107/0000/en/Programmers-model/General-Purpose-Timer/GPTALARM0-Register",
        "syscollection" : "default"
      },
      "Title" : "GPTALARM0 Register",
      "Uri" : "https://developer.arm.com/documentation/101107/0000/en/Programmers-model/General-Purpose-Timer/GPTALARM0-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101107/0000/en/Programmers-model/General-Purpose-Timer/GPTALARM0-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101107/0000/Programmers-model/General-Purpose-Timer/GPTALARM0-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en/Programmers-model/General-Purpose-Timer/GPTALARM0-Register",
      "Excerpt" : "GPTALARM0 Register The GPTALARM0 Register characteristics are: Purpose The ALARM0 data ... Reading the register returns the trigger value. Usage constraints There are no usage constraints.",
      "FirstSentences" : "GPTALARM0 Register The GPTALARM0 Register characteristics are: Purpose The ALARM0 data value register, GPTALARM0 stores the 32-bit value that triggers the interrupt when the counter reaches that ..."
    } ],
    "totalNumberOfChildResults" : 59,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Musca-A Test Chip and Board Technical Reference Manual ",
      "document_number" : "101107",
      "document_version" : "0000",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "3465700",
      "sysauthor" : "ARM",
      "sysurihash" : "ixXCGtVf1iPxðzLh",
      "urihash" : "ixXCGtVf1iPxðzLh",
      "sysuri" : "https://developer.arm.com/documentation/101107/0000/en/pdf/musca_a_trm_101107_0000_02_en.pdf",
      "keywords" : "System Design, Hardware Platforms, Boards, Musca-A IOT Board",
      "systransactionid" : 1003859,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1576591867000,
      "topparentid" : 3465700,
      "numberofpages" : 130,
      "sysconcepts" : "test chip ; registers ; assignments ; usage constraints ; Musca-A board ; base memory ; floating nodes ; input multiplexers ; arm ; Arduino Shield ; indirect addressing ; interfaces ; connectors ; pins ; Related references ; functionality",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b271c" ],
      "attachmentparentid" : 3465700,
      "parentitem" : "5fb26868ca04df4095c1cb61",
      "concepts" : "test chip ; registers ; assignments ; usage constraints ; Musca-A board ; base memory ; floating nodes ; input multiplexers ; arm ; Arduino Shield ; indirect addressing ; interfaces ; connectors ; pins ; Related references ; functionality",
      "documenttype" : "pdf",
      "isattachment" : "3465700",
      "sysindexeddate" : 1666610082000,
      "permanentid" : "49ebdf249b3ed042c8a1bf4f5f9acdfa868dbb0378ec6fe5cc927b278a16",
      "syslanguage" : [ "English" ],
      "itemid" : "5fb26869ca04df4095c1cbac",
      "transactionid" : 1003859,
      "title" : "Arm Musca-A Test Chip and Board Technical Reference Manual ",
      "subject" : "This book describes the Musca-A test chip and all board variants.",
      "date" : 1666610082000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101107:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1666610082439048826,
      "sysisattachment" : "3465700",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3465700,
      "size" : 1008871,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5fb26869ca04df4095c1cbac",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1666610075769,
      "syssubject" : "This book describes the Musca-A test chip and all board variants.",
      "syssize" : 1008871,
      "sysdate" : 1666610082000,
      "topparent" : "3465700",
      "author" : "ARM",
      "label_version" : "02",
      "systopparentid" : 3465700,
      "content_description" : "This book describes the Musca-A test chip and all board variants.",
      "wordcount" : 2530,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1666610082000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5fb26869ca04df4095c1cbac",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1666610082439048826,
      "uri" : "https://developer.arm.com/documentation/101107/0000/en/pdf/musca_a_trm_101107_0000_02_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Musca-A Test Chip and Board Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101107/0000/en/pdf/musca_a_trm_101107_0000_02_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101107/0000/en/pdf/musca_a_trm_101107_0000_02_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5fb26869ca04df4095c1cbac",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en/pdf/musca_a_trm_101107_0000_02_en.pdf",
    "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Copyright © 2018–2020 Arm Limited (or its affiliates). All rights reserved. Arm Limited.",
    "FirstSentences" : "Arm® Musca-A Test Chip and Board Technical Reference Manual Copyright © 2018–2020 Arm Limited or its affiliates. All rights reserved. 101107_0000_02_en Arm® Musca-A Test Chip and Board Technical ..."
  }, {
    "title" : "Contents of the MB directory",
    "uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/configuration-files/contents-of-the-mb-directory",
    "printableUri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/configuration-files/contents-of-the-mb-directory",
    "clickUri" : "https://developer.arm.com/documentation/100113/0000/configuration/configuration-files/contents-of-the-mb-directory?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en/configuration/configuration-files/contents-of-the-mb-directory",
    "excerpt" : ";MB BIOS IMAGE \\r\\n\\r\\n[FPGAS]\\r\\nMBIOFPGA: io_v114.bit ... ;OSC10 IOFPGA UART (RSVD)\\r\\nOSC11: 7.37 ... ;OSC11 Juno UARTCLK (UART clock) Contents of the MB directory Juno Development Board",
    "firstSentences" : "Contents of the MB directory The MB directory contains files that relate to the MCC and to other components on the V2M-Juno motherboard, but not the Juno Arm Development Platform SoC. The MB ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100113/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/100113/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
        "document_number" : "100113",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3435629",
        "sysurihash" : "CwejCF6XsE9Wt1ej",
        "urihash" : "CwejCF6XsE9Wt1ej",
        "sysuri" : "https://developer.arm.com/documentation/100113/0000/en",
        "systransactionid" : 1003857,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532692686000,
        "topparentid" : 3435629,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585155017000,
        "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; Non-Confidential ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; Non-Confidential ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666610006000,
        "permanentid" : "86383f14ceca13d46d54c59b9329d3b9d47df737bb565e5bb3146e8f7e2c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b8bc97158f500bd5c1443",
        "transactionid" : 1003857,
        "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
        "products" : [ "Juno Development Board" ],
        "date" : 1666610006000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Development Boards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "100113:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666610006478653482,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5839,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666609986890,
        "syssize" : 5839,
        "sysdate" : 1666610006000,
        "haslayout" : "1",
        "topparent" : "3435629",
        "label_version" : "07",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3435629,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm Development Platform SoC, version r0.",
        "wordcount" : 394,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666610006000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100113/0000/?lang=en",
        "modified" : 1666609956000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666610006478653482,
        "uri" : "https://developer.arm.com/documentation/100113/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100113/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100113/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    },
    "childResults" : [ {
      "title" : "Command-line interface",
      "uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface",
      "printableUri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface",
      "clickUri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface",
      "excerpt" : "Command-line interface This section describes the V2M-Juno motherboard command-line ... This section contains the following subsections: Overview of the V2M-Juno motherboard ... EEPROM menu.",
      "firstSentences" : "Command-line interface This section describes the V2M-Juno motherboard command-line interface that supports system command-line input to the MCC and to the Daughterboard Configuration Controller ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100113/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100113/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
          "document_number" : "100113",
          "document_version" : "0000",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3435629",
          "sysurihash" : "CwejCF6XsE9Wt1ej",
          "urihash" : "CwejCF6XsE9Wt1ej",
          "sysuri" : "https://developer.arm.com/documentation/100113/0000/en",
          "systransactionid" : 1003857,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1532692686000,
          "topparentid" : 3435629,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585155017000,
          "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; Non-Confidential ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
          "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; Non-Confidential ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1666610006000,
          "permanentid" : "86383f14ceca13d46d54c59b9329d3b9d47df737bb565e5bb3146e8f7e2c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b8bc97158f500bd5c1443",
          "transactionid" : 1003857,
          "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
          "products" : [ "Juno Development Board" ],
          "date" : 1666610006000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Development Boards",
          "navigationhierarchiestopics" : [ "Software development" ],
          "document_id" : "100113:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666610006478653482,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5839,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666609986890,
          "syssize" : 5839,
          "sysdate" : 1666610006000,
          "haslayout" : "1",
          "topparent" : "3435629",
          "label_version" : "07",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3435629,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm Development Platform SoC, version r0.",
          "wordcount" : 394,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
          "document_revision" : "07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666610006000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100113/0000/?lang=en",
          "modified" : 1666609956000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666610006478653482,
          "uri" : "https://developer.arm.com/documentation/100113/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100113/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100113/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Command-line interface ",
        "document_number" : "100113",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3435629",
        "sysurihash" : "NxOðJHyFAKndfDov",
        "urihash" : "NxOðJHyFAKndfDov",
        "sysuri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface",
        "systransactionid" : 1003857,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532692686000,
        "topparentid" : 3435629,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585155017000,
        "sysconcepts" : "command-line interface ; LogicTile daughterboard ; Juno motherboard ; V2M ; Configuration Controller ; supports system ; command ; subsections",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "attachmentparentid" : 3435629,
        "parentitem" : "5e7b8bc97158f500bd5c1443",
        "concepts" : "command-line interface ; LogicTile daughterboard ; Juno motherboard ; V2M ; Configuration Controller ; supports system ; command ; subsections",
        "documenttype" : "html",
        "isattachment" : "3435629",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666610008000,
        "permanentid" : "b782d65556a35fcaaf37b16ba1969275e8290ec4915f8915dba57f8661ff",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b8bc97158f500bd5c1480",
        "transactionid" : 1003857,
        "title" : "Command-line interface ",
        "products" : [ "Juno Development Board" ],
        "date" : 1666610008000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Development Boards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "100113:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666610008927098122,
        "sysisattachment" : "3435629",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3435629,
        "size" : 502,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666609986890,
        "syssize" : 502,
        "sysdate" : 1666610008000,
        "haslayout" : "1",
        "topparent" : "3435629",
        "label_version" : "07",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3435629,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm Development Platform SoC, version r0.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666610008000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100113/0000/configuration/command-line-interface?lang=en",
        "modified" : 1666609956000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666610008927098122,
        "uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface",
        "syscollection" : "default"
      },
      "Title" : "Command-line interface",
      "Uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface",
      "ClickUri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface",
      "Excerpt" : "Command-line interface This section describes the V2M-Juno motherboard command-line ... This section contains the following subsections: Overview of the V2M-Juno motherboard ... EEPROM menu.",
      "FirstSentences" : "Command-line interface This section describes the V2M-Juno motherboard command-line interface that supports system command-line input to the MCC and to the Daughterboard Configuration Controller ..."
    }, {
      "title" : "EEPROM menu",
      "uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/eeprom-menu",
      "printableUri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/eeprom-menu",
      "clickUri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface/eeprom-menu?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/eeprom-menu",
      "excerpt" : "ERASERANGE [0] start end Erase EEPROM between start and end. ... Display this help. ... READRANGE [0] [start] [end] Read EEPROM between start and end. EEPROM menu Juno Development Board",
      "firstSentences" : "EEPROM menu Enter EEPROM at the main menu to switch to the EEPROM submenu. The contents of the V2M-Juno motherboard EEPROMs identify the specific board variant and might contain data to load to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100113/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100113/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
          "document_number" : "100113",
          "document_version" : "0000",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3435629",
          "sysurihash" : "CwejCF6XsE9Wt1ej",
          "urihash" : "CwejCF6XsE9Wt1ej",
          "sysuri" : "https://developer.arm.com/documentation/100113/0000/en",
          "systransactionid" : 1003857,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1532692686000,
          "topparentid" : 3435629,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585155017000,
          "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; Non-Confidential ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
          "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; Non-Confidential ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1666610006000,
          "permanentid" : "86383f14ceca13d46d54c59b9329d3b9d47df737bb565e5bb3146e8f7e2c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b8bc97158f500bd5c1443",
          "transactionid" : 1003857,
          "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
          "products" : [ "Juno Development Board" ],
          "date" : 1666610006000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Development Boards",
          "navigationhierarchiestopics" : [ "Software development" ],
          "document_id" : "100113:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666610006478653482,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5839,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666609986890,
          "syssize" : 5839,
          "sysdate" : 1666610006000,
          "haslayout" : "1",
          "topparent" : "3435629",
          "label_version" : "07",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3435629,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm Development Platform SoC, version r0.",
          "wordcount" : 394,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
          "document_revision" : "07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666610006000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100113/0000/?lang=en",
          "modified" : 1666609956000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666610006478653482,
          "uri" : "https://developer.arm.com/documentation/100113/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100113/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100113/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "EEPROM menu ",
        "document_number" : "100113",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3435629",
        "sysurihash" : "ðAb9HtB1qpinQqS3",
        "urihash" : "ðAb9HtB1qpinQqS3",
        "sysuri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/eeprom-menu",
        "systransactionid" : 1003857,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532692686000,
        "topparentid" : 3435629,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585155017000,
        "sysconcepts" : "EEPROMs ; settings ; V2M ; QUIT ; EXIT ; configuration ; filename ; production",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "attachmentparentid" : 3435629,
        "parentitem" : "5e7b8bc97158f500bd5c1443",
        "concepts" : "EEPROMs ; settings ; V2M ; QUIT ; EXIT ; configuration ; filename ; production",
        "documenttype" : "html",
        "isattachment" : "3435629",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666610008000,
        "permanentid" : "e8e264655a680107728390a9b8a57e14b9509ade4fb646d72711a4f223fa",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b8bc97158f500bd5c1485",
        "transactionid" : 1003857,
        "title" : "EEPROM menu ",
        "products" : [ "Juno Development Board" ],
        "date" : 1666610008000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Development Boards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "100113:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666610008875241149,
        "sysisattachment" : "3435629",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3435629,
        "size" : 1113,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface/eeprom-menu?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666609986890,
        "syssize" : 1113,
        "sysdate" : 1666610008000,
        "haslayout" : "1",
        "topparent" : "3435629",
        "label_version" : "07",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3435629,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm Development Platform SoC, version r0.",
        "wordcount" : 86,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666610008000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface/eeprom-menu?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100113/0000/configuration/command-line-interface/eeprom-menu?lang=en",
        "modified" : 1666609956000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666610008875241149,
        "uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/eeprom-menu",
        "syscollection" : "default"
      },
      "Title" : "EEPROM menu",
      "Uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/eeprom-menu",
      "PrintableUri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/eeprom-menu",
      "ClickUri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface/eeprom-menu?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/eeprom-menu",
      "Excerpt" : "ERASERANGE [0] start end Erase EEPROM between start and end. ... Display this help. ... READRANGE [0] [start] [end] Read EEPROM between start and end. EEPROM menu Juno Development Board",
      "FirstSentences" : "EEPROM menu Enter EEPROM at the main menu to switch to the EEPROM submenu. The contents of the V2M-Juno motherboard EEPROMs identify the specific board variant and might contain data to load to ..."
    }, {
      "title" : "Overview of the LogicTile daughterboard command-line interface",
      "uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface",
      "printableUri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface",
      "clickUri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface",
      "excerpt" : "Overview of the LogicTile daughterboard command-line interface You must connect a workstation to UART1 to ... You must set the option in the config.txt to TRUE to enter LogicTile daughterboard ...",
      "firstSentences" : "Overview of the LogicTile daughterboard command-line interface You must connect a workstation to UART1 to input system commands to the Daughterboard Configuration Controller on the LogicTile ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100113/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100113/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
          "document_number" : "100113",
          "document_version" : "0000",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3435629",
          "sysurihash" : "CwejCF6XsE9Wt1ej",
          "urihash" : "CwejCF6XsE9Wt1ej",
          "sysuri" : "https://developer.arm.com/documentation/100113/0000/en",
          "systransactionid" : 1003857,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1532692686000,
          "topparentid" : 3435629,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585155017000,
          "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; Non-Confidential ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
          "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; Non-Confidential ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1666610006000,
          "permanentid" : "86383f14ceca13d46d54c59b9329d3b9d47df737bb565e5bb3146e8f7e2c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b8bc97158f500bd5c1443",
          "transactionid" : 1003857,
          "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
          "products" : [ "Juno Development Board" ],
          "date" : 1666610006000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Development Boards",
          "navigationhierarchiestopics" : [ "Software development" ],
          "document_id" : "100113:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666610006478653482,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5839,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666609986890,
          "syssize" : 5839,
          "sysdate" : 1666610006000,
          "haslayout" : "1",
          "topparent" : "3435629",
          "label_version" : "07",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3435629,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm Development Platform SoC, version r0.",
          "wordcount" : 394,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
          "document_revision" : "07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666610006000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100113/0000/?lang=en",
          "modified" : 1666609956000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666610006478653482,
          "uri" : "https://developer.arm.com/documentation/100113/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100113/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100113/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Overview of the LogicTile daughterboard command-line interface ",
        "document_number" : "100113",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3435629",
        "sysurihash" : "bwk13d3W2eyYkU1R",
        "urihash" : "bwk13d3W2eyYkU1R",
        "sysuri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface",
        "systransactionid" : 1003857,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532692686000,
        "topparentid" : 3435629,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585155017000,
        "sysconcepts" : "LogicTile daughterboard ; command-line interface ; settings ; control ; UART1 ; workstation ; Reference Manual ; software flow ; takes effect ; representing",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "attachmentparentid" : 3435629,
        "parentitem" : "5e7b8bc97158f500bd5c1443",
        "concepts" : "LogicTile daughterboard ; command-line interface ; settings ; control ; UART1 ; workstation ; Reference Manual ; software flow ; takes effect ; representing",
        "documenttype" : "html",
        "isattachment" : "3435629",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666610008000,
        "permanentid" : "d099504b2a61a274950e7586b4d826f150595f480fec8a65ff1c4c60bb40",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b8bc97158f500bd5c1482",
        "transactionid" : 1003857,
        "title" : "Overview of the LogicTile daughterboard command-line interface ",
        "products" : [ "Juno Development Board" ],
        "date" : 1666610008000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Development Boards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "100113:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666610008828827871,
        "sysisattachment" : "3435629",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3435629,
        "size" : 741,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666609986890,
        "syssize" : 741,
        "sysdate" : 1666610008000,
        "haslayout" : "1",
        "topparent" : "3435629",
        "label_version" : "07",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3435629,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm Development Platform SoC, version r0.",
        "wordcount" : 67,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666610008000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100113/0000/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface?lang=en",
        "modified" : 1666609956000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666610008828827871,
        "uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface",
        "syscollection" : "default"
      },
      "Title" : "Overview of the LogicTile daughterboard command-line interface",
      "Uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface",
      "ClickUri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface",
      "Excerpt" : "Overview of the LogicTile daughterboard command-line interface You must connect a workstation to UART1 to ... You must set the option in the config.txt to TRUE to enter LogicTile daughterboard ...",
      "FirstSentences" : "Overview of the LogicTile daughterboard command-line interface You must connect a workstation to UART1 to input system commands to the Daughterboard Configuration Controller on the LogicTile ..."
    } ],
    "totalNumberOfChildResults" : 103,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Contents of the MB directory ",
      "document_number" : "100113",
      "document_version" : "0000",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "3435629",
      "sysurihash" : "9liYelyWx3nn6MjF",
      "urihash" : "9liYelyWx3nn6MjF",
      "sysuri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/configuration-files/contents-of-the-mb-directory",
      "systransactionid" : 1003858,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1532692686000,
      "topparentid" : 3435629,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585155017000,
      "sysconcepts" : "Juno motherboard ; BIOS image ; configuration ; V2M ; HBI ; LogicTile daughterboards ; Management IC ; nTITLE",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
      "attachmentparentid" : 3435629,
      "parentitem" : "5e7b8bc97158f500bd5c1443",
      "concepts" : "Juno motherboard ; BIOS image ; configuration ; V2M ; HBI ; LogicTile daughterboards ; Management IC ; nTITLE",
      "documenttype" : "html",
      "isattachment" : "3435629",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1666610032000,
      "permanentid" : "f4783dbdc7f52e1dd8d9bdab180157f767ea735798f436c224687e3a74d3",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7b8bc97158f500bd5c1476",
      "transactionid" : 1003858,
      "title" : "Contents of the MB directory ",
      "products" : [ "Juno Development Board" ],
      "date" : 1666610032000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "Development Boards",
      "navigationhierarchiestopics" : [ "Software development" ],
      "document_id" : "100113:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1666610032960694113,
      "sysisattachment" : "3435629",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3435629,
      "size" : 2193,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100113/0000/configuration/configuration-files/contents-of-the-mb-directory?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1666609986890,
      "syssize" : 2193,
      "sysdate" : 1666610032000,
      "haslayout" : "1",
      "topparent" : "3435629",
      "label_version" : "07",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3435629,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm Development Platform SoC, version r0.",
      "wordcount" : 136,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
      "document_revision" : "07",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1666610032000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100113/0000/configuration/configuration-files/contents-of-the-mb-directory?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100113/0000/configuration/configuration-files/contents-of-the-mb-directory?lang=en",
      "modified" : 1666609956000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1666610032960694113,
      "uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/configuration-files/contents-of-the-mb-directory",
      "syscollection" : "default"
    },
    "Title" : "Contents of the MB directory",
    "Uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/configuration-files/contents-of-the-mb-directory",
    "PrintableUri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/configuration-files/contents-of-the-mb-directory",
    "ClickUri" : "https://developer.arm.com/documentation/100113/0000/configuration/configuration-files/contents-of-the-mb-directory?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en/configuration/configuration-files/contents-of-the-mb-directory",
    "Excerpt" : ";MB BIOS IMAGE \\r\\n\\r\\n[FPGAS]\\r\\nMBIOFPGA: io_v114.bit ... ;OSC10 IOFPGA UART (RSVD)\\r\\nOSC11: 7.37 ... ;OSC11 Juno UARTCLK (UART clock) Contents of the MB directory Juno Development Board",
    "FirstSentences" : "Contents of the MB directory The MB directory contains files that relate to the MCC and to other components on the V2M-Juno motherboard, but not the Juno Arm Development Platform SoC. The MB ..."
  }, {
    "title" : "Arm Musca-B1 Test Chip and Board",
    "uri" : "https://developer.arm.com/documentation/101312/0000/en/pdf/musca_b1_trm_101312_0000_02_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101312/0000/en/pdf/musca_b1_trm_101312_0000_02_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/60af3cc5e022752339b44a4c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101312/0000/en/pdf/musca_b1_trm_101312_0000_02_en.pdf",
    "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Copyright © 2018–2020 Arm Limited (or its affiliates). All rights reserved. Arm Limited.",
    "firstSentences" : "Arm® Musca-B1 Test Chip and Board Technical Reference Manual Copyright © 2018–2020 Arm Limited or its affiliates. All rights reserved. 101312_0000_02_en Arm® Musca-B1 Test Chip and Board Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Musca-B1 Test Chip and Board",
      "uri" : "https://developer.arm.com/documentation/101312/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/101312/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/101312/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101312/0000/en",
      "excerpt" : "Arm\\u00AE Musca-B1 Test Chip and Board Technical Reference Manual This document is only available in a ... Click Download to view. Arm Musca-B1 Test Chip and Board Musca-B Test Chip Board",
      "firstSentences" : "Arm\\u00AE Musca-B1 Test Chip and Board Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Musca-B1 Test Chip and Board Musca-B Test Chip Board",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Musca-B1 Test Chip and Board ",
        "document_number" : "101312",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3467157",
        "sysurihash" : "gxBucM3AEkVñao0I",
        "urihash" : "gxBucM3AEkVñao0I",
        "sysuri" : "https://developer.arm.com/documentation/101312/0000/en",
        "systransactionid" : 1003844,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1622073600000,
        "topparentid" : 3467157,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1622097093000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b271e" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1666609647000,
        "permanentid" : "30fc84b1e7ab0613e0d1d4085922b7ec375f760ae201557604ae3434d1dd",
        "syslanguage" : [ "English" ],
        "itemid" : "60af3cc5e022752339b44a4a",
        "transactionid" : 1003844,
        "title" : "Arm Musca-B1 Test Chip and Board ",
        "products" : [ "Musca-B Test Chip Board" ],
        "date" : 1666609647000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Development Boards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "101312:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Firmware Engineers", "Software Developers", "Application Developers", "Embedded Software Developers" ],
        "audience" : [ "Hardware Engineers", "Firmware Engineers", "Software Developers", "Application Developers", "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666609647433304594,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 196,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101312/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666609644779,
        "syssize" : 196,
        "sysdate" : 1666609647000,
        "haslayout" : "1",
        "topparent" : "3467157",
        "label_version" : "0000-02",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3467157,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "The Technical Reference Manual (TRM) describes the functionality of the product. ",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-B Test Chip Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-B Test Chip Board" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666609647000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101312/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101312/0000/?lang=en",
        "modified" : 1666609596000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666609647433304594,
        "uri" : "https://developer.arm.com/documentation/101312/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Musca-B1 Test Chip and Board",
      "Uri" : "https://developer.arm.com/documentation/101312/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101312/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/101312/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101312/0000/en",
      "Excerpt" : "Arm\\u00AE Musca-B1 Test Chip and Board Technical Reference Manual This document is only available in a ... Click Download to view. Arm Musca-B1 Test Chip and Board Musca-B Test Chip Board",
      "FirstSentences" : "Arm\\u00AE Musca-B1 Test Chip and Board Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Musca-B1 Test Chip and Board Musca-B Test Chip Board"
    },
    "childResults" : [ {
      "title" : "Arm Musca-B1 Test Chip and Board",
      "uri" : "https://developer.arm.com/documentation/101312/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/101312/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/101312/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101312/0000/en",
      "excerpt" : "Arm\\u00AE Musca-B1 Test Chip and Board Technical Reference Manual This document is only available in a ... Click Download to view. Arm Musca-B1 Test Chip and Board Musca-B Test Chip Board",
      "firstSentences" : "Arm\\u00AE Musca-B1 Test Chip and Board Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Musca-B1 Test Chip and Board Musca-B Test Chip Board",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Musca-B1 Test Chip and Board ",
        "document_number" : "101312",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3467157",
        "sysurihash" : "gxBucM3AEkVñao0I",
        "urihash" : "gxBucM3AEkVñao0I",
        "sysuri" : "https://developer.arm.com/documentation/101312/0000/en",
        "systransactionid" : 1003844,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1622073600000,
        "topparentid" : 3467157,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1622097093000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b271e" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1666609647000,
        "permanentid" : "30fc84b1e7ab0613e0d1d4085922b7ec375f760ae201557604ae3434d1dd",
        "syslanguage" : [ "English" ],
        "itemid" : "60af3cc5e022752339b44a4a",
        "transactionid" : 1003844,
        "title" : "Arm Musca-B1 Test Chip and Board ",
        "products" : [ "Musca-B Test Chip Board" ],
        "date" : 1666609647000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Development Boards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "101312:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Firmware Engineers", "Software Developers", "Application Developers", "Embedded Software Developers" ],
        "audience" : [ "Hardware Engineers", "Firmware Engineers", "Software Developers", "Application Developers", "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666609647433304594,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 196,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101312/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666609644779,
        "syssize" : 196,
        "sysdate" : 1666609647000,
        "haslayout" : "1",
        "topparent" : "3467157",
        "label_version" : "0000-02",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3467157,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "The Technical Reference Manual (TRM) describes the functionality of the product. ",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-B Test Chip Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-B Test Chip Board" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666609647000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101312/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101312/0000/?lang=en",
        "modified" : 1666609596000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666609647433304594,
        "uri" : "https://developer.arm.com/documentation/101312/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Musca-B1 Test Chip and Board",
      "Uri" : "https://developer.arm.com/documentation/101312/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101312/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/101312/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101312/0000/en",
      "Excerpt" : "Arm\\u00AE Musca-B1 Test Chip and Board Technical Reference Manual This document is only available in a ... Click Download to view. Arm Musca-B1 Test Chip and Board Musca-B Test Chip Board",
      "FirstSentences" : "Arm\\u00AE Musca-B1 Test Chip and Board Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Musca-B1 Test Chip and Board Musca-B Test Chip Board"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Musca-B1 Test Chip and Board ",
      "document_number" : "101312",
      "document_version" : "0000",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "3467157",
      "sysauthor" : "ARM",
      "sysurihash" : "SqT5Ldyo7eBJðJAW",
      "urihash" : "SqT5Ldyo7eBJðJAW",
      "sysuri" : "https://developer.arm.com/documentation/101312/0000/en/pdf/musca_b1_trm_101312_0000_02_en.pdf",
      "keywords" : "System Design, Hardware Platforms, Boards, Musca B1",
      "systransactionid" : 1003844,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1622073600000,
      "topparentid" : 3467157,
      "numberofpages" : 213,
      "sysconcepts" : "registers ; usage constraints ; test chip ; musca ; B1 test ; CryptoIsland ; base memory ; assignments ; registers summary ; software workaround ; Related information ; Location of components ; subsections ; subsystems ; floating nodes ; input multiplexers",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b271e" ],
      "attachmentparentid" : 3467157,
      "parentitem" : "60af3cc5e022752339b44a4a",
      "concepts" : "registers ; usage constraints ; test chip ; musca ; B1 test ; CryptoIsland ; base memory ; assignments ; registers summary ; software workaround ; Related information ; Location of components ; subsections ; subsystems ; floating nodes ; input multiplexers",
      "documenttype" : "pdf",
      "isattachment" : "3467157",
      "sysindexeddate" : 1666609649000,
      "permanentid" : "405c90ab90ee93fb292af1486244769d57f1bbbc860b38d1d3c33c468cf9",
      "syslanguage" : [ "English" ],
      "itemid" : "60af3cc5e022752339b44a4c",
      "transactionid" : 1003844,
      "title" : "Arm Musca-B1 Test Chip and Board ",
      "subject" : "This book describes the Arm® Musca‑B1 test chip and board.",
      "date" : 1666609648000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101312:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Firmware Engineers", "Software Developers", "Application Developers", "Embedded Software Developers" ],
      "audience" : [ "Hardware Engineers", "Firmware Engineers", "Software Developers", "Application Developers", "Embedded Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1666609648793638890,
      "sysisattachment" : "3467157",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3467157,
      "size" : 1373477,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/60af3cc5e022752339b44a4c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1666609646738,
      "syssubject" : "This book describes the Arm® Musca‑B1 test chip and board.",
      "syssize" : 1373477,
      "sysdate" : 1666609648000,
      "topparent" : "3467157",
      "author" : "ARM",
      "label_version" : "0000-02",
      "systopparentid" : 3467157,
      "content_description" : "The Technical Reference Manual (TRM) describes the functionality of the product. ",
      "wordcount" : 3069,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-B Test Chip Board" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-B Test Chip Board" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1666609649000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/60af3cc5e022752339b44a4c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1666609648793638890,
      "uri" : "https://developer.arm.com/documentation/101312/0000/en/pdf/musca_b1_trm_101312_0000_02_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Musca-B1 Test Chip and Board",
    "Uri" : "https://developer.arm.com/documentation/101312/0000/en/pdf/musca_b1_trm_101312_0000_02_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101312/0000/en/pdf/musca_b1_trm_101312_0000_02_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/60af3cc5e022752339b44a4c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101312/0000/en/pdf/musca_b1_trm_101312_0000_02_en.pdf",
    "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Copyright © 2018–2020 Arm Limited (or its affiliates). All rights reserved. Arm Limited.",
    "FirstSentences" : "Arm® Musca-B1 Test Chip and Board Technical Reference Manual Copyright © 2018–2020 Arm Limited or its affiliates. All rights reserved. 101312_0000_02_en Arm® Musca-B1 Test Chip and Board Technical ..."
  }, {
    "title" : "Arm Musca-S1 Test Chip and Board Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101835/0000/en/pdf/musca_s1_trm_101835_0000_01_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101835/0000/en/pdf/musca_s1_trm_101835_0000_01_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5efe2e6cdbdee951c1cd5824",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101835/0000/en/pdf/musca_s1_trm_101835_0000_01_en.pdf",
    "excerpt" : "All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349) 101835_0000_01_en Copyright © 2019, 2020 Arm Limited or its affiliates. ... CE Conformity",
    "firstSentences" : "Arm® Musca-S1 Test Chip and Board Technical Reference Manual Copyright © 2019, 2020 Arm Limited or its affiliates. All rights reserved. 101835_0000_01_en Arm® Musca-S1 Test Chip and Board",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Musca-S1 Test Chip and Board Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101835/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/101835/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/101835/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101835/0000/en",
      "excerpt" : "(LES-PRE-20349) Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
      "firstSentences" : "Arm Musca-S1 Test Chip and Board Technical Reference Manual Copyright 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Musca-S1 Test Chip and Board Technical Reference Manual ",
        "document_number" : "101835",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3471832",
        "sysurihash" : "Ap3egpNrXOyhIE06",
        "urihash" : "Ap3egpNrXOyhIE06",
        "sysuri" : "https://developer.arm.com/documentation/101835/0000/en",
        "systransactionid" : 1003834,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1588683723000,
        "topparentid" : 3471832,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593716330000,
        "sysconcepts" : "patents ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|60daf91e7d1ce24e9cae0fb3" ],
        "concepts" : "patents ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666609286000,
        "permanentid" : "b0337af9536c7f363f8c4e850358d6f9e16a0581e602bfc957eeea7393ec",
        "syslanguage" : [ "English" ],
        "itemid" : "5efe2e6adbdee951c1cd57be",
        "transactionid" : 1003834,
        "title" : "Arm Musca-S1 Test Chip and Board Technical Reference Manual ",
        "products" : [ "Musca-S1 Test Chip Board" ],
        "date" : 1666609286000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Development Boards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "101835:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
        "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666609286676729068,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 6335,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101835/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666609276537,
        "syssize" : 6335,
        "sysdate" : 1666609286000,
        "haslayout" : "1",
        "topparent" : "3471832",
        "label_version" : "01",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3471832,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book describes the Arm Musca-S1 test chip and board.",
        "wordcount" : 423,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-S1 Test Chip Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-S1 Test Chip Board" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666609286000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101835/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101835/0000/?lang=en",
        "modified" : 1666609243000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666609286676729068,
        "uri" : "https://developer.arm.com/documentation/101835/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Musca-S1 Test Chip and Board Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101835/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101835/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/101835/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101835/0000/en",
      "Excerpt" : "(LES-PRE-20349) Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
      "FirstSentences" : "Arm Musca-S1 Test Chip and Board Technical Reference Manual Copyright 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
    },
    "childResults" : [ {
      "title" : "Hardware description",
      "uri" : "https://developer.arm.com/documentation/101835/0000/en/Hardware-description",
      "printableUri" : "https://developer.arm.com/documentation/101835/0000/en/Hardware-description",
      "clickUri" : "https://developer.arm.com/documentation/101835/0000/Hardware-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101835/0000/en/Hardware-description",
      "excerpt" : "Hardware description This chapter describes the Musca-S1 test chip and Musca-S1 ... It contains the following sections: Board hardware. ... Software, firmware, board, and tools setup.",
      "firstSentences" : "Hardware description This chapter describes the Musca-S1 test chip and Musca-S1 development board. It contains the following sections: Board hardware. Musca-S1 test chip. Software, firmware, board ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Musca-S1 Test Chip and Board Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101835/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101835/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101835/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101835/0000/en",
        "excerpt" : "(LES-PRE-20349) Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "firstSentences" : "Arm Musca-S1 Test Chip and Board Technical Reference Manual Copyright 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Musca-S1 Test Chip and Board Technical Reference Manual ",
          "document_number" : "101835",
          "document_version" : "0000",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3471832",
          "sysurihash" : "Ap3egpNrXOyhIE06",
          "urihash" : "Ap3egpNrXOyhIE06",
          "sysuri" : "https://developer.arm.com/documentation/101835/0000/en",
          "systransactionid" : 1003834,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1588683723000,
          "topparentid" : 3471832,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1593716330000,
          "sysconcepts" : "patents ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|60daf91e7d1ce24e9cae0fb3" ],
          "concepts" : "patents ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1666609286000,
          "permanentid" : "b0337af9536c7f363f8c4e850358d6f9e16a0581e602bfc957eeea7393ec",
          "syslanguage" : [ "English" ],
          "itemid" : "5efe2e6adbdee951c1cd57be",
          "transactionid" : 1003834,
          "title" : "Arm Musca-S1 Test Chip and Board Technical Reference Manual ",
          "products" : [ "Musca-S1 Test Chip Board" ],
          "date" : 1666609286000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Development Boards",
          "navigationhierarchiestopics" : [ "Software development" ],
          "document_id" : "101835:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
          "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666609286676729068,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 6335,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101835/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666609276537,
          "syssize" : 6335,
          "sysdate" : 1666609286000,
          "haslayout" : "1",
          "topparent" : "3471832",
          "label_version" : "01",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3471832,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book describes the Arm Musca-S1 test chip and board.",
          "wordcount" : 423,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-S1 Test Chip Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-S1 Test Chip Board" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666609286000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101835/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101835/0000/?lang=en",
          "modified" : 1666609243000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666609286676729068,
          "uri" : "https://developer.arm.com/documentation/101835/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Musca-S1 Test Chip and Board Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101835/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101835/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101835/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101835/0000/en",
        "Excerpt" : "(LES-PRE-20349) Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "FirstSentences" : "Arm Musca-S1 Test Chip and Board Technical Reference Manual Copyright 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Hardware description ",
        "document_number" : "101835",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3471832",
        "sysurihash" : "cRKnZKDWBCWIi6FG",
        "urihash" : "cRKnZKDWBCWIi6FG",
        "sysuri" : "https://developer.arm.com/documentation/101835/0000/en/Hardware-description",
        "systransactionid" : 1003834,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1588683723000,
        "topparentid" : 3471832,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593716330000,
        "sysconcepts" : "test chip ; Musca ; development board ; Hardware",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|60daf91e7d1ce24e9cae0fb3" ],
        "attachmentparentid" : 3471832,
        "parentitem" : "5efe2e6adbdee951c1cd57be",
        "concepts" : "test chip ; Musca ; development board ; Hardware",
        "documenttype" : "html",
        "isattachment" : "3471832",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666609289000,
        "permanentid" : "561d7fefa27e0d1a65f97d80b5f9954f3fc41102a9335219aaacca47e77d",
        "syslanguage" : [ "English" ],
        "itemid" : "5efe2e6bdbdee951c1cd57cb",
        "transactionid" : 1003834,
        "title" : "Hardware description ",
        "products" : [ "Musca-S1 Test Chip Board" ],
        "date" : 1666609289000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Development Boards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "101835:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
        "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666609289011528826,
        "sysisattachment" : "3471832",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3471832,
        "size" : 490,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101835/0000/Hardware-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666609276537,
        "syssize" : 490,
        "sysdate" : 1666609289000,
        "haslayout" : "1",
        "topparent" : "3471832",
        "label_version" : "01",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3471832,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book describes the Arm Musca-S1 test chip and board.",
        "wordcount" : 48,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-S1 Test Chip Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-S1 Test Chip Board" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666609289000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101835/0000/Hardware-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101835/0000/Hardware-description?lang=en",
        "modified" : 1666609243000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666609289011528826,
        "uri" : "https://developer.arm.com/documentation/101835/0000/en/Hardware-description",
        "syscollection" : "default"
      },
      "Title" : "Hardware description",
      "Uri" : "https://developer.arm.com/documentation/101835/0000/en/Hardware-description",
      "PrintableUri" : "https://developer.arm.com/documentation/101835/0000/en/Hardware-description",
      "ClickUri" : "https://developer.arm.com/documentation/101835/0000/Hardware-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101835/0000/en/Hardware-description",
      "Excerpt" : "Hardware description This chapter describes the Musca-S1 test chip and Musca-S1 ... It contains the following sections: Board hardware. ... Software, firmware, board, and tools setup.",
      "FirstSentences" : "Hardware description This chapter describes the Musca-S1 test chip and Musca-S1 development board. It contains the following sections: Board hardware. Musca-S1 test chip. Software, firmware, board ..."
    }, {
      "title" : "S1 Secure and Non-secure privilege registers hardware bug",
      "uri" : "https://developer.arm.com/documentation/101835/0000/en/Hardware-bug-software-workaround/S1-Secure-and-Non-secure-privilege-registers-hardware-bug",
      "printableUri" : "https://developer.arm.com/documentation/101835/0000/en/Hardware-bug-software-workaround/S1-Secure-and-Non-secure-privilege-registers-hardware-bug",
      "clickUri" : "https://developer.arm.com/documentation/101835/0000/Hardware-bug-software-workaround/S1-Secure-and-Non-secure-privilege-registers-hardware-bug?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101835/0000/en/Hardware-bug-software-workaround/S1-Secure-and-Non-secure-privilege-registers-hardware-bug",
      "excerpt" : "Correct operation. - Bit[n]=0b1 Unprivileged and Privileged access for selected peripheral. ... AHBNSPPPCEXP0[0]=0b1 S1 Secure and Non-secure privilege registers hardware bug Musca-S1 Test ...",
      "firstSentences" : "S1 Secure and Non-secure privilege registers hardware bug The Musca-S1 test chip contains hardware bugs in register APBSPPPCEXP1 in the Secure Privilege control block, and in register ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Musca-S1 Test Chip and Board Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101835/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101835/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101835/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101835/0000/en",
        "excerpt" : "(LES-PRE-20349) Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "firstSentences" : "Arm Musca-S1 Test Chip and Board Technical Reference Manual Copyright 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Musca-S1 Test Chip and Board Technical Reference Manual ",
          "document_number" : "101835",
          "document_version" : "0000",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3471832",
          "sysurihash" : "Ap3egpNrXOyhIE06",
          "urihash" : "Ap3egpNrXOyhIE06",
          "sysuri" : "https://developer.arm.com/documentation/101835/0000/en",
          "systransactionid" : 1003834,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1588683723000,
          "topparentid" : 3471832,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1593716330000,
          "sysconcepts" : "patents ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|60daf91e7d1ce24e9cae0fb3" ],
          "concepts" : "patents ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1666609286000,
          "permanentid" : "b0337af9536c7f363f8c4e850358d6f9e16a0581e602bfc957eeea7393ec",
          "syslanguage" : [ "English" ],
          "itemid" : "5efe2e6adbdee951c1cd57be",
          "transactionid" : 1003834,
          "title" : "Arm Musca-S1 Test Chip and Board Technical Reference Manual ",
          "products" : [ "Musca-S1 Test Chip Board" ],
          "date" : 1666609286000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Development Boards",
          "navigationhierarchiestopics" : [ "Software development" ],
          "document_id" : "101835:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
          "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666609286676729068,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 6335,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101835/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666609276537,
          "syssize" : 6335,
          "sysdate" : 1666609286000,
          "haslayout" : "1",
          "topparent" : "3471832",
          "label_version" : "01",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3471832,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book describes the Arm Musca-S1 test chip and board.",
          "wordcount" : 423,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-S1 Test Chip Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-S1 Test Chip Board" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666609286000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101835/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101835/0000/?lang=en",
          "modified" : 1666609243000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666609286676729068,
          "uri" : "https://developer.arm.com/documentation/101835/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Musca-S1 Test Chip and Board Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101835/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101835/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101835/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101835/0000/en",
        "Excerpt" : "(LES-PRE-20349) Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "FirstSentences" : "Arm Musca-S1 Test Chip and Board Technical Reference Manual Copyright 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "S1 Secure and Non-secure privilege registers hardware bug ",
        "document_number" : "101835",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3471832",
        "sysurihash" : "N27j3kXj8jgZLkKf",
        "urihash" : "N27j3kXj8jgZLkKf",
        "sysuri" : "https://developer.arm.com/documentation/101835/0000/en/Hardware-bug-software-workaround/S1-Secure-and-Non-secure-privilege-registers-hardware-bug",
        "systransactionid" : 1003834,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1588683723000,
        "topparentid" : 3471832,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593716330000,
        "sysconcepts" : "Unprivileged access ; control block ; software workaround ; register APBNSPPPCEXP1 ; hardware ; APBNSPPCEXP1 ; peripherals ; bugs",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|60daf91e7d1ce24e9cae0fb3" ],
        "attachmentparentid" : 3471832,
        "parentitem" : "5efe2e6adbdee951c1cd57be",
        "concepts" : "Unprivileged access ; control block ; software workaround ; register APBNSPPPCEXP1 ; hardware ; APBNSPPCEXP1 ; peripherals ; bugs",
        "documenttype" : "html",
        "isattachment" : "3471832",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666609288000,
        "permanentid" : "1d5603241bb72d65664f599c735bac80f982b0148318b3eb409804a11dff",
        "syslanguage" : [ "English" ],
        "itemid" : "5efe2e6bdbdee951c1cd5812",
        "transactionid" : 1003834,
        "title" : "S1 Secure and Non-secure privilege registers hardware bug ",
        "products" : [ "Musca-S1 Test Chip Board" ],
        "date" : 1666609288000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Development Boards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "101835:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
        "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666609288964687948,
        "sysisattachment" : "3471832",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3471832,
        "size" : 3086,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101835/0000/Hardware-bug-software-workaround/S1-Secure-and-Non-secure-privilege-registers-hardware-bug?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666609276537,
        "syssize" : 3086,
        "sysdate" : 1666609288000,
        "haslayout" : "1",
        "topparent" : "3471832",
        "label_version" : "01",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3471832,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book describes the Arm Musca-S1 test chip and board.",
        "wordcount" : 89,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-S1 Test Chip Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-S1 Test Chip Board" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666609288000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101835/0000/Hardware-bug-software-workaround/S1-Secure-and-Non-secure-privilege-registers-hardware-bug?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101835/0000/Hardware-bug-software-workaround/S1-Secure-and-Non-secure-privilege-registers-hardware-bug?lang=en",
        "modified" : 1666609243000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666609288964687948,
        "uri" : "https://developer.arm.com/documentation/101835/0000/en/Hardware-bug-software-workaround/S1-Secure-and-Non-secure-privilege-registers-hardware-bug",
        "syscollection" : "default"
      },
      "Title" : "S1 Secure and Non-secure privilege registers hardware bug",
      "Uri" : "https://developer.arm.com/documentation/101835/0000/en/Hardware-bug-software-workaround/S1-Secure-and-Non-secure-privilege-registers-hardware-bug",
      "PrintableUri" : "https://developer.arm.com/documentation/101835/0000/en/Hardware-bug-software-workaround/S1-Secure-and-Non-secure-privilege-registers-hardware-bug",
      "ClickUri" : "https://developer.arm.com/documentation/101835/0000/Hardware-bug-software-workaround/S1-Secure-and-Non-secure-privilege-registers-hardware-bug?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101835/0000/en/Hardware-bug-software-workaround/S1-Secure-and-Non-secure-privilege-registers-hardware-bug",
      "Excerpt" : "Correct operation. - Bit[n]=0b1 Unprivileged and Privileged access for selected peripheral. ... AHBNSPPPCEXP0[0]=0b1 S1 Secure and Non-secure privilege registers hardware bug Musca-S1 Test ...",
      "FirstSentences" : "S1 Secure and Non-secure privilege registers hardware bug The Musca-S1 test chip contains hardware bugs in register APBSPPPCEXP1 in the Secure Privilege control block, and in register ..."
    }, {
      "title" : "Hardware bug software workaround",
      "uri" : "https://developer.arm.com/documentation/101835/0000/en/Hardware-bug-software-workaround",
      "printableUri" : "https://developer.arm.com/documentation/101835/0000/en/Hardware-bug-software-workaround",
      "clickUri" : "https://developer.arm.com/documentation/101835/0000/Hardware-bug-software-workaround?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101835/0000/en/Hardware-bug-software-workaround",
      "excerpt" : "Hardware bug software workaround This appendix describes a software workaround for hardware bugs in Secure ... It contains the following section: S1 Secure and Non-secure privilege registers ...",
      "firstSentences" : "Hardware bug software workaround This appendix describes a software workaround for hardware bugs in Secure and Non-secure privilege registers. It contains the following section: S1 Secure and Non- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Musca-S1 Test Chip and Board Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101835/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101835/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101835/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101835/0000/en",
        "excerpt" : "(LES-PRE-20349) Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "firstSentences" : "Arm Musca-S1 Test Chip and Board Technical Reference Manual Copyright 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Musca-S1 Test Chip and Board Technical Reference Manual ",
          "document_number" : "101835",
          "document_version" : "0000",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3471832",
          "sysurihash" : "Ap3egpNrXOyhIE06",
          "urihash" : "Ap3egpNrXOyhIE06",
          "sysuri" : "https://developer.arm.com/documentation/101835/0000/en",
          "systransactionid" : 1003834,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1588683723000,
          "topparentid" : 3471832,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1593716330000,
          "sysconcepts" : "patents ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|60daf91e7d1ce24e9cae0fb3" ],
          "concepts" : "patents ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1666609286000,
          "permanentid" : "b0337af9536c7f363f8c4e850358d6f9e16a0581e602bfc957eeea7393ec",
          "syslanguage" : [ "English" ],
          "itemid" : "5efe2e6adbdee951c1cd57be",
          "transactionid" : 1003834,
          "title" : "Arm Musca-S1 Test Chip and Board Technical Reference Manual ",
          "products" : [ "Musca-S1 Test Chip Board" ],
          "date" : 1666609286000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Development Boards",
          "navigationhierarchiestopics" : [ "Software development" ],
          "document_id" : "101835:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
          "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666609286676729068,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 6335,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101835/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666609276537,
          "syssize" : 6335,
          "sysdate" : 1666609286000,
          "haslayout" : "1",
          "topparent" : "3471832",
          "label_version" : "01",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3471832,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book describes the Arm Musca-S1 test chip and board.",
          "wordcount" : 423,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-S1 Test Chip Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-S1 Test Chip Board" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666609286000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101835/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101835/0000/?lang=en",
          "modified" : 1666609243000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666609286676729068,
          "uri" : "https://developer.arm.com/documentation/101835/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Musca-S1 Test Chip and Board Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101835/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101835/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101835/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101835/0000/en",
        "Excerpt" : "(LES-PRE-20349) Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "FirstSentences" : "Arm Musca-S1 Test Chip and Board Technical Reference Manual Copyright 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Hardware bug software workaround ",
        "document_number" : "101835",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3471832",
        "sysurihash" : "KbðbLFKgG3q1Fuow",
        "urihash" : "KbðbLFKgG3q1Fuow",
        "sysuri" : "https://developer.arm.com/documentation/101835/0000/en/Hardware-bug-software-workaround",
        "systransactionid" : 1003834,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1588683723000,
        "topparentid" : 3471832,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593716330000,
        "sysconcepts" : "privilege registers ; software workaround ; hardware bug ; S1 Secure",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|60daf91e7d1ce24e9cae0fb3" ],
        "attachmentparentid" : 3471832,
        "parentitem" : "5efe2e6adbdee951c1cd57be",
        "concepts" : "privilege registers ; software workaround ; hardware bug ; S1 Secure",
        "documenttype" : "html",
        "isattachment" : "3471832",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666609287000,
        "permanentid" : "5e452772b6403ed7fe50d36dae8931cf391d77e8f76e465901701541526d",
        "syslanguage" : [ "English" ],
        "itemid" : "5efe2e6bdbdee951c1cd5811",
        "transactionid" : 1003834,
        "title" : "Hardware bug software workaround ",
        "products" : [ "Musca-S1 Test Chip Board" ],
        "date" : 1666609287000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Development Boards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "101835:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
        "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666609287389797949,
        "sysisattachment" : "3471832",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3471832,
        "size" : 294,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101835/0000/Hardware-bug-software-workaround?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666609276537,
        "syssize" : 294,
        "sysdate" : 1666609287000,
        "haslayout" : "1",
        "topparent" : "3471832",
        "label_version" : "01",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3471832,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book describes the Arm Musca-S1 test chip and board.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-S1 Test Chip Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-S1 Test Chip Board" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666609287000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101835/0000/Hardware-bug-software-workaround?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101835/0000/Hardware-bug-software-workaround?lang=en",
        "modified" : 1666609243000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666609287389797949,
        "uri" : "https://developer.arm.com/documentation/101835/0000/en/Hardware-bug-software-workaround",
        "syscollection" : "default"
      },
      "Title" : "Hardware bug software workaround",
      "Uri" : "https://developer.arm.com/documentation/101835/0000/en/Hardware-bug-software-workaround",
      "PrintableUri" : "https://developer.arm.com/documentation/101835/0000/en/Hardware-bug-software-workaround",
      "ClickUri" : "https://developer.arm.com/documentation/101835/0000/Hardware-bug-software-workaround?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101835/0000/en/Hardware-bug-software-workaround",
      "Excerpt" : "Hardware bug software workaround This appendix describes a software workaround for hardware bugs in Secure ... It contains the following section: S1 Secure and Non-secure privilege registers ...",
      "FirstSentences" : "Hardware bug software workaround This appendix describes a software workaround for hardware bugs in Secure and Non-secure privilege registers. It contains the following section: S1 Secure and Non- ..."
    } ],
    "totalNumberOfChildResults" : 38,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Musca-S1 Test Chip and Board Technical Reference Manual ",
      "document_number" : "101835",
      "document_version" : "0000",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "3471832",
      "sysauthor" : "ARM",
      "sysurihash" : "bsuK5CfiIaAibYip",
      "urihash" : "bsuK5CfiIaAibYip",
      "sysuri" : "https://developer.arm.com/documentation/101835/0000/en/pdf/musca_s1_trm_101835_0000_01_en.pdf",
      "keywords" : "System Design, Hardware Platforms, Boards, Musca-S1 IOT Board",
      "systransactionid" : 1003834,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1588683723000,
      "topparentid" : 3471832,
      "numberofpages" : 194,
      "sysconcepts" : "registers ; musca ; usage constraints ; test chip ; base memory ; development board ; subsections ; subsystem ; S1 test ; assignments ; Embedded Technical Reference Manual ; address offset ; documentation ; arm ; software workaround ; M33 processors",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|60daf91e7d1ce24e9cae0fb3" ],
      "attachmentparentid" : 3471832,
      "parentitem" : "5efe2e6adbdee951c1cd57be",
      "concepts" : "registers ; musca ; usage constraints ; test chip ; base memory ; development board ; subsections ; subsystem ; S1 test ; assignments ; Embedded Technical Reference Manual ; address offset ; documentation ; arm ; software workaround ; M33 processors",
      "documenttype" : "pdf",
      "isattachment" : "3471832",
      "sysindexeddate" : 1666609289000,
      "permanentid" : "3cc53f6ebe3700d69a55d455040b3b29a8afd9b10f70dd745643f83aefe9",
      "syslanguage" : [ "English" ],
      "itemid" : "5efe2e6cdbdee951c1cd5824",
      "transactionid" : 1003834,
      "title" : "Arm Musca-S1 Test Chip and Board Technical Reference Manual ",
      "subject" : "This book describes the Arm® Musca‑S1 test chip and board.",
      "date" : 1666609288000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101835:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
      "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1666609288889572892,
      "sysisattachment" : "3471832",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3471832,
      "size" : 4019406,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5efe2e6cdbdee951c1cd5824",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1666609279439,
      "syssubject" : "This book describes the Arm® Musca‑S1 test chip and board.",
      "syssize" : 4019406,
      "sysdate" : 1666609288000,
      "topparent" : "3471832",
      "author" : "ARM",
      "label_version" : "01",
      "systopparentid" : 3471832,
      "content_description" : "This book describes the Arm Musca-S1 test chip and board.",
      "wordcount" : 3069,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-S1 Test Chip Board" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-S1 Test Chip Board" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1666609289000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5efe2e6cdbdee951c1cd5824",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1666609288889572892,
      "uri" : "https://developer.arm.com/documentation/101835/0000/en/pdf/musca_s1_trm_101835_0000_01_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Musca-S1 Test Chip and Board Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101835/0000/en/pdf/musca_s1_trm_101835_0000_01_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101835/0000/en/pdf/musca_s1_trm_101835_0000_01_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5efe2e6cdbdee951c1cd5824",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101835/0000/en/pdf/musca_s1_trm_101835_0000_01_en.pdf",
    "Excerpt" : "All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349) 101835_0000_01_en Copyright © 2019, 2020 Arm Limited or its affiliates. ... CE Conformity",
    "FirstSentences" : "Arm® Musca-S1 Test Chip and Board Technical Reference Manual Copyright © 2019, 2020 Arm Limited or its affiliates. All rights reserved. 101835_0000_01_en Arm® Musca-S1 Test Chip and Board"
  }, {
    "title" : "AArch64 Register Descriptions",
    "uri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions",
    "printableUri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions",
    "clickUri" : "https://developer.arm.com/documentation/100446/0200/aarch64-register-descriptions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions",
    "excerpt" : "AArch64 Register Descriptions This chapter describes the AArch64 registers for the Cortex-A55 core Advanced ... It contains the following sections: Accessing the AArch64 feature identification ...",
    "firstSentences" : "AArch64 Register Descriptions This chapter describes the AArch64 registers for the Cortex-A55 core Advanced SIMD and floating-point support. It contains the following sections: Accessing the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100446/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/100446/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Advanced SIMD and Floating-point ...",
      "firstSentences" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "document_number" : "100446",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818873",
        "sysurihash" : "skgkðeM37bh9f3i8",
        "urihash" : "skgkðeM37bh9f3i8",
        "sysuri" : "https://developer.arm.com/documentation/100446/0200/en",
        "systransactionid" : 902345,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1542976728000,
        "topparentid" : 4818873,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585321695000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114787000,
        "permanentid" : "b1515a8342bba1125175befe3aba125d969df2cb31a90144a26824b8ac21",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e16dfb2608e4d7f0a2f50",
        "transactionid" : 902345,
        "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "products" : [ "Cortex-A55" ],
        "date" : 1655114787000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "IoT" ],
        "document_id" : "100446:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114787340904733,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4472,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114773549,
        "syssize" : 4472,
        "sysdate" : 1655114787000,
        "haslayout" : "1",
        "topparent" : "4818873",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818873,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
        "wordcount" : 295,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114787000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100446/0200/?lang=en",
        "modified" : 1655114755000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114787340904733,
        "uri" : "https://developer.arm.com/documentation/100446/0200/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100446/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Advanced SIMD and Floating-point ...",
      "FirstSentences" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    },
    "childResults" : [ {
      "title" : "Functional description",
      "uri" : "https://developer.arm.com/documentation/100446/0200/en/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/100446/0200/en/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/100446/0200/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/functional-description",
      "excerpt" : "Functional description This chapter introduces the optional Advanced SIMD and floating-point support. It contains the following section: About the Advanced SIMD and floating-point support.",
      "firstSentences" : "Functional description This chapter introduces the optional Advanced SIMD and floating-point support. It contains the following section: About the Advanced SIMD and floating-point support.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100446/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100446/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Advanced SIMD and Floating-point ...",
        "firstSentences" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "document_number" : "100446",
          "document_version" : "0200",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4818873",
          "sysurihash" : "skgkðeM37bh9f3i8",
          "urihash" : "skgkðeM37bh9f3i8",
          "sysuri" : "https://developer.arm.com/documentation/100446/0200/en",
          "systransactionid" : 902345,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1542976728000,
          "topparentid" : 4818873,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585321695000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114787000,
          "permanentid" : "b1515a8342bba1125175befe3aba125d969df2cb31a90144a26824b8ac21",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e16dfb2608e4d7f0a2f50",
          "transactionid" : 902345,
          "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "products" : [ "Cortex-A55" ],
          "date" : 1655114787000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "IoT" ],
          "document_id" : "100446:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114787340904733,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4472,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114773549,
          "syssize" : 4472,
          "sysdate" : 1655114787000,
          "haslayout" : "1",
          "topparent" : "4818873",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4818873,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114787000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100446/0200/?lang=en",
          "modified" : 1655114755000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114787340904733,
          "uri" : "https://developer.arm.com/documentation/100446/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100446/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Advanced SIMD and Floating-point ...",
        "FirstSentences" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional description ",
        "document_number" : "100446",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818873",
        "sysurihash" : "R2fFgTVBFBCZuICG",
        "urihash" : "R2fFgTVBFBCZuICG",
        "sysuri" : "https://developer.arm.com/documentation/100446/0200/en/functional-description",
        "systransactionid" : 902345,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1542976728000,
        "topparentid" : 4818873,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585321695000,
        "sysconcepts" : "floating-point support ; Advanced SIMD ; Functional",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "attachmentparentid" : 4818873,
        "parentitem" : "5e7e16dfb2608e4d7f0a2f50",
        "concepts" : "floating-point support ; Advanced SIMD ; Functional",
        "documenttype" : "html",
        "isattachment" : "4818873",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114786000,
        "permanentid" : "da8e160c13adb53b02bc05a9294d6d7c59b3bcb53c2a49383c3f3b556fa4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e16dfb2608e4d7f0a2f55",
        "transactionid" : 902345,
        "title" : "Functional description ",
        "products" : [ "Cortex-A55" ],
        "date" : 1655114786000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "IoT" ],
        "document_id" : "100446:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114786808290780,
        "sysisattachment" : "4818873",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4818873,
        "size" : 222,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100446/0200/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114773531,
        "syssize" : 222,
        "sysdate" : 1655114786000,
        "haslayout" : "1",
        "topparent" : "4818873",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818873,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114786000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100446/0200/functional-description?lang=en",
        "modified" : 1655114755000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114786808290780,
        "uri" : "https://developer.arm.com/documentation/100446/0200/en/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional description",
      "Uri" : "https://developer.arm.com/documentation/100446/0200/en/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/100446/0200/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/functional-description",
      "Excerpt" : "Functional description This chapter introduces the optional Advanced SIMD and floating-point support. It contains the following section: About the Advanced SIMD and floating-point support.",
      "FirstSentences" : "Functional description This chapter introduces the optional Advanced SIMD and floating-point support. It contains the following section: About the Advanced SIMD and floating-point support."
    }, {
      "title" : "AArch64 register summary",
      "uri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/aarch64-register-summary",
      "printableUri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/aarch64-register-summary",
      "clickUri" : "https://developer.arm.com/documentation/100446/0200/aarch64-register-descriptions/aarch64-register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/aarch64-register-summary",
      "excerpt" : "AArch64 register summary The core has several Advanced SIMD and floating-point system registers in the ... Each register has a specific purpose, specific usage constraints, configurations, and ...",
      "firstSentences" : "AArch64 register summary The core has several Advanced SIMD and floating-point system registers in the AArch64 execution state. Each register has a specific purpose, specific usage constraints, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100446/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100446/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Advanced SIMD and Floating-point ...",
        "firstSentences" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "document_number" : "100446",
          "document_version" : "0200",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4818873",
          "sysurihash" : "skgkðeM37bh9f3i8",
          "urihash" : "skgkðeM37bh9f3i8",
          "sysuri" : "https://developer.arm.com/documentation/100446/0200/en",
          "systransactionid" : 902345,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1542976728000,
          "topparentid" : 4818873,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585321695000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114787000,
          "permanentid" : "b1515a8342bba1125175befe3aba125d969df2cb31a90144a26824b8ac21",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e16dfb2608e4d7f0a2f50",
          "transactionid" : 902345,
          "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "products" : [ "Cortex-A55" ],
          "date" : 1655114787000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "IoT" ],
          "document_id" : "100446:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114787340904733,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4472,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114773549,
          "syssize" : 4472,
          "sysdate" : 1655114787000,
          "haslayout" : "1",
          "topparent" : "4818873",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4818873,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114787000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100446/0200/?lang=en",
          "modified" : 1655114755000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114787340904733,
          "uri" : "https://developer.arm.com/documentation/100446/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100446/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Advanced SIMD and Floating-point ...",
        "FirstSentences" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AArch64 register summary ",
        "document_number" : "100446",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818873",
        "sysurihash" : "DFQw5TbðZTGwðs4n",
        "urihash" : "DFQw5TbðZTGwðs4n",
        "sysuri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/aarch64-register-summary",
        "systransactionid" : 902345,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1542976728000,
        "topparentid" : 4818873,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585321695000,
        "sysconcepts" : "floating-point system ; Advanced SIMD ; execution state ; registers ; core ; Type Reset ; usage constraints ; configurations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "attachmentparentid" : 4818873,
        "parentitem" : "5e7e16dfb2608e4d7f0a2f50",
        "concepts" : "floating-point system ; Advanced SIMD ; execution state ; registers ; core ; Type Reset ; usage constraints ; configurations",
        "documenttype" : "html",
        "isattachment" : "4818873",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114786000,
        "permanentid" : "797152cd85740f6115818531e8a72984b61d3f89c6b16b9f14f265f2d293",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e16dfb2608e4d7f0a2f59",
        "transactionid" : 902345,
        "title" : "AArch64 register summary ",
        "products" : [ "Cortex-A55" ],
        "date" : 1655114786000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "IoT" ],
        "document_id" : "100446:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114786619139110,
        "sysisattachment" : "4818873",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4818873,
        "size" : 946,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100446/0200/aarch64-register-descriptions/aarch64-register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114773531,
        "syssize" : 946,
        "sysdate" : 1655114786000,
        "haslayout" : "1",
        "topparent" : "4818873",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818873,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
        "wordcount" : 60,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114786000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/aarch64-register-descriptions/aarch64-register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100446/0200/aarch64-register-descriptions/aarch64-register-summary?lang=en",
        "modified" : 1655114755000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114786619139110,
        "uri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/aarch64-register-summary",
        "syscollection" : "default"
      },
      "Title" : "AArch64 register summary",
      "Uri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/aarch64-register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/aarch64-register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/100446/0200/aarch64-register-descriptions/aarch64-register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/aarch64-register-summary",
      "Excerpt" : "AArch64 register summary The core has several Advanced SIMD and floating-point system registers in the ... Each register has a specific purpose, specific usage constraints, configurations, and ...",
      "FirstSentences" : "AArch64 register summary The core has several Advanced SIMD and floating-point system registers in the AArch64 execution state. Each register has a specific purpose, specific usage constraints, ..."
    }, {
      "title" : "MVFR2_EL1, Media and VFP Feature Register 2, EL1",
      "uri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/mvfr2-el1--media-and-vfp-feature-register-2--el1",
      "printableUri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/mvfr2-el1--media-and-vfp-feature-register-2--el1",
      "clickUri" : "https://developer.arm.com/documentation/100446/0200/aarch64-register-descriptions/mvfr2-el1--media-and-vfp-feature-register-2--el1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/mvfr2-el1--media-and-vfp-feature-register-2--el1",
      "excerpt" : "MVFR2_EL1, Media and VFP Feature Register 2, EL1 The MVFR2_EL1 describes the features ... Bit field descriptions MVFR2_EL1 is a 32-bit register. ... 0x4 Supports: Floating-point selection.",
      "firstSentences" : "MVFR2_EL1, Media and VFP Feature Register 2, EL1 The MVFR2_EL1 describes the features provided by the AArch64 Advanced SIMD and floating-point implementation. Bit field descriptions MVFR2_EL1 is a ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100446/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100446/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Advanced SIMD and Floating-point ...",
        "firstSentences" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "document_number" : "100446",
          "document_version" : "0200",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4818873",
          "sysurihash" : "skgkðeM37bh9f3i8",
          "urihash" : "skgkðeM37bh9f3i8",
          "sysuri" : "https://developer.arm.com/documentation/100446/0200/en",
          "systransactionid" : 902345,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1542976728000,
          "topparentid" : 4818873,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585321695000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114787000,
          "permanentid" : "b1515a8342bba1125175befe3aba125d969df2cb31a90144a26824b8ac21",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e16dfb2608e4d7f0a2f50",
          "transactionid" : 902345,
          "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "products" : [ "Cortex-A55" ],
          "date" : 1655114787000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "IoT" ],
          "document_id" : "100446:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114787340904733,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4472,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114773549,
          "syssize" : 4472,
          "sysdate" : 1655114787000,
          "haslayout" : "1",
          "topparent" : "4818873",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4818873,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114787000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100446/0200/?lang=en",
          "modified" : 1655114755000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114787340904733,
          "uri" : "https://developer.arm.com/documentation/100446/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100446/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Advanced SIMD and Floating-point ...",
        "FirstSentences" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "MVFR2_EL1, Media and VFP Feature Register 2, EL1 ",
        "document_number" : "100446",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818873",
        "sysurihash" : "UQp16dSvY2xXñPD2",
        "urihash" : "UQp16dSvY2xXñPD2",
        "sysuri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/mvfr2-el1--media-and-vfp-feature-register-2--el1",
        "systransactionid" : 902345,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1542976728000,
        "topparentid" : 4818873,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585321695000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "attachmentparentid" : 4818873,
        "parentitem" : "5e7e16dfb2608e4d7f0a2f50",
        "documenttype" : "html",
        "isattachment" : "4818873",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114785000,
        "permanentid" : "5779fce7aca537913054e5562870d9264a50cb6f352be75d187ba3408080",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e16dfb2608e4d7f0a2f5f",
        "transactionid" : 902345,
        "title" : "MVFR2_EL1, Media and VFP Feature Register 2, EL1 ",
        "products" : [ "Cortex-A55" ],
        "date" : 1655114785000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "IoT" ],
        "document_id" : "100446:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114785661279471,
        "sysisattachment" : "4818873",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4818873,
        "size" : 1315,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100446/0200/aarch64-register-descriptions/mvfr2-el1--media-and-vfp-feature-register-2--el1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114773531,
        "syssize" : 1315,
        "sysdate" : 1655114785000,
        "haslayout" : "1",
        "topparent" : "4818873",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818873,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
        "wordcount" : 98,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114785000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/aarch64-register-descriptions/mvfr2-el1--media-and-vfp-feature-register-2--el1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100446/0200/aarch64-register-descriptions/mvfr2-el1--media-and-vfp-feature-register-2--el1?lang=en",
        "modified" : 1655114755000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114785661279471,
        "uri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/mvfr2-el1--media-and-vfp-feature-register-2--el1",
        "syscollection" : "default"
      },
      "Title" : "MVFR2_EL1, Media and VFP Feature Register 2, EL1",
      "Uri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/mvfr2-el1--media-and-vfp-feature-register-2--el1",
      "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/mvfr2-el1--media-and-vfp-feature-register-2--el1",
      "ClickUri" : "https://developer.arm.com/documentation/100446/0200/aarch64-register-descriptions/mvfr2-el1--media-and-vfp-feature-register-2--el1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/mvfr2-el1--media-and-vfp-feature-register-2--el1",
      "Excerpt" : "MVFR2_EL1, Media and VFP Feature Register 2, EL1 The MVFR2_EL1 describes the features ... Bit field descriptions MVFR2_EL1 is a 32-bit register. ... 0x4 Supports: Floating-point selection.",
      "FirstSentences" : "MVFR2_EL1, Media and VFP Feature Register 2, EL1 The MVFR2_EL1 describes the features provided by the AArch64 Advanced SIMD and floating-point implementation. Bit field descriptions MVFR2_EL1 is a ..."
    } ],
    "totalNumberOfChildResults" : 27,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AArch64 Register Descriptions ",
      "document_number" : "100446",
      "document_version" : "0200",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4818873",
      "sysurihash" : "tUYus6lJ8CySz9ñA",
      "urihash" : "tUYus6lJ8CySz9ñA",
      "sysuri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions",
      "systransactionid" : 902345,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1542976728000,
      "topparentid" : 4818873,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585321695000,
      "sysconcepts" : "AArch64 register ; floating-point ; feature identification ; Advanced SIMD ; Cortex",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
      "attachmentparentid" : 4818873,
      "parentitem" : "5e7e16dfb2608e4d7f0a2f50",
      "concepts" : "AArch64 register ; floating-point ; feature identification ; Advanced SIMD ; Cortex",
      "documenttype" : "html",
      "isattachment" : "4818873",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1655114786000,
      "permanentid" : "233d99fb4ffaf3894bd1c6da00850a0c650f6964e4b1d3871852928ee8b6",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e16dfb2608e4d7f0a2f57",
      "transactionid" : 902345,
      "title" : "AArch64 Register Descriptions ",
      "products" : [ "Cortex-A55" ],
      "date" : 1655114786000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "IoT" ],
      "document_id" : "100446:0200:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655114786976224679,
      "sysisattachment" : "4818873",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4818873,
      "size" : 587,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100446/0200/aarch64-register-descriptions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655114773531,
      "syssize" : 587,
      "sysdate" : 1655114786000,
      "haslayout" : "1",
      "topparent" : "4818873",
      "label_version" : "r2p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4818873,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
      "wordcount" : 42,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655114786000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/aarch64-register-descriptions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100446/0200/aarch64-register-descriptions?lang=en",
      "modified" : 1655114755000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655114786976224679,
      "uri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions",
      "syscollection" : "default"
    },
    "Title" : "AArch64 Register Descriptions",
    "Uri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions",
    "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions",
    "ClickUri" : "https://developer.arm.com/documentation/100446/0200/aarch64-register-descriptions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions",
    "Excerpt" : "AArch64 Register Descriptions This chapter describes the AArch64 registers for the Cortex-A55 core Advanced ... It contains the following sections: Accessing the AArch64 feature identification ...",
    "FirstSentences" : "AArch64 Register Descriptions This chapter describes the AArch64 registers for the Cortex-A55 core Advanced SIMD and floating-point support. It contains the following sections: Accessing the ..."
  }, {
    "title" : "AArch32 UNPREDICTABLE Behaviors",
    "uri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors",
    "printableUri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors",
    "clickUri" : "https://developer.arm.com/documentation/100442/0200/appendices/aarch32-unpredictable-behaviors?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors",
    "excerpt" : "AArch32 UNPREDICTABLE Behaviors This appendix describes the cases in which the Cortex-A55 ... It contains the following sections: Use of R15 by Instruction. ... Other UNPREDICTABLE behaviors.",
    "firstSentences" : "AArch32 UNPREDICTABLE Behaviors This appendix describes the cases in which the Cortex-A55 core implementation diverges from the preferred behavior described in Armv8-A AArch32 unpredictable ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A55 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100442/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/100442/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Technical Reference Manual ...",
      "firstSentences" : "Arm Cortex-A55 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A55 Core Technical Reference Manual ",
        "document_number" : "100442",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818485",
        "sysurihash" : "krñUm6BIsNjAjyOA",
        "urihash" : "krñUm6BIsNjAjyOA",
        "sysuri" : "https://developer.arm.com/documentation/100442/0200/en",
        "systransactionid" : 902345,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1543164718000,
        "topparentid" : 4818485,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585318384000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114788000,
        "permanentid" : "ecfddbb23b9c44d00f6aeb5fc438dcc803609615e2f4a0d2f63285b2a063",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e09f0a3736a0d2e8627dc",
        "transactionid" : 902345,
        "title" : "Arm Cortex-A55 Core Technical Reference Manual ",
        "products" : [ "Cortex-A55" ],
        "date" : 1655114788000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100442:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114788409488710,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4390,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114718020,
        "syssize" : 4390,
        "sysdate" : 1655114788000,
        "haslayout" : "1",
        "topparent" : "4818485",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818485,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 290,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114788000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100442/0200/?lang=en",
        "modified" : 1655114708000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114788409488710,
        "uri" : "https://developer.arm.com/documentation/100442/0200/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A55 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100442/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Technical Reference Manual ...",
      "FirstSentences" : "Arm Cortex-A55 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "UNPREDICTABLE instructions within an IT Block",
      "uri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block",
      "printableUri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block",
      "clickUri" : "https://developer.arm.com/documentation/100442/0200/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block",
      "excerpt" : "UNPREDICTABLE instructions within an IT Block Conditional instructions within an IT Block, described as ... The Cortex-A55 core does not implement an unconditional execution policy for the ...",
      "firstSentences" : "UNPREDICTABLE instructions within an IT Block Conditional instructions within an IT Block, described as being unpredictable in the Arm Architecture Reference Manual Armv8, for Armv8-A architecture ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A55 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100442/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100442/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A55 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A55 Core Technical Reference Manual ",
          "document_number" : "100442",
          "document_version" : "0200",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4818485",
          "sysurihash" : "krñUm6BIsNjAjyOA",
          "urihash" : "krñUm6BIsNjAjyOA",
          "sysuri" : "https://developer.arm.com/documentation/100442/0200/en",
          "systransactionid" : 902345,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1543164718000,
          "topparentid" : 4818485,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585318384000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114788000,
          "permanentid" : "ecfddbb23b9c44d00f6aeb5fc438dcc803609615e2f4a0d2f63285b2a063",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e09f0a3736a0d2e8627dc",
          "transactionid" : 902345,
          "title" : "Arm Cortex-A55 Core Technical Reference Manual ",
          "products" : [ "Cortex-A55" ],
          "date" : 1655114788000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100442:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114788409488710,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4390,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114718020,
          "syssize" : 4390,
          "sysdate" : 1655114788000,
          "haslayout" : "1",
          "topparent" : "4818485",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4818485,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 290,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114788000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100442/0200/?lang=en",
          "modified" : 1655114708000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114788409488710,
          "uri" : "https://developer.arm.com/documentation/100442/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A55 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100442/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A55 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "UNPREDICTABLE instructions within an IT Block ",
        "document_number" : "100442",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818485",
        "sysurihash" : "z531Hñ2ðWpMymysJ",
        "urihash" : "z531Hñ2ðWpMymysJ",
        "sysuri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block",
        "systransactionid" : 902345,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1543164718000,
        "topparentid" : 4818485,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585318384000,
        "sysconcepts" : "instructions ; Arm Architecture Reference Manual Armv8 ; execution policy ; A55 core ; profile pseudo-code ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "attachmentparentid" : 4818485,
        "parentitem" : "5e7e09f0a3736a0d2e8627dc",
        "concepts" : "instructions ; Arm Architecture Reference Manual Armv8 ; execution policy ; A55 core ; profile pseudo-code ; Cortex",
        "documenttype" : "html",
        "isattachment" : "4818485",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114785000,
        "permanentid" : "4b7dfcbc7a942a71968e0ecc8af52a5b8842bc5cf58aa0c15a6ef0b9b16a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e09f5a3736a0d2e862c14",
        "transactionid" : 902345,
        "title" : "UNPREDICTABLE instructions within an IT Block ",
        "products" : [ "Cortex-A55" ],
        "date" : 1655114785000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100442:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114785769360464,
        "sysisattachment" : "4818485",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4818485,
        "size" : 542,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100442/0200/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114718006,
        "syssize" : 542,
        "sysdate" : 1655114785000,
        "haslayout" : "1",
        "topparent" : "4818485",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818485,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 45,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114785000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100442/0200/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block?lang=en",
        "modified" : 1655114708000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114785769360464,
        "uri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block",
        "syscollection" : "default"
      },
      "Title" : "UNPREDICTABLE instructions within an IT Block",
      "Uri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block",
      "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block",
      "ClickUri" : "https://developer.arm.com/documentation/100442/0200/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block",
      "Excerpt" : "UNPREDICTABLE instructions within an IT Block Conditional instructions within an IT Block, described as ... The Cortex-A55 core does not implement an unconditional execution policy for the ...",
      "FirstSentences" : "UNPREDICTABLE instructions within an IT Block Conditional instructions within an IT Block, described as being unpredictable in the Arm Architecture Reference Manual Armv8, for Armv8-A architecture ..."
    }, {
      "title" : "Debug events",
      "uri" : "https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-events",
      "printableUri" : "https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-events",
      "clickUri" : "https://developer.arm.com/documentation/100442/0200/debug-descriptions/debug/debug-events?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-events",
      "excerpt" : "Debug events A debug event can be a software debug event or a halting debug event. A core responds to a debug event in one of the following ways: Ignores the debug ... Enters debug state.",
      "firstSentences" : "Debug events A debug event can be a software debug event or a halting debug event. A core responds to a debug event in one of the following ways: Ignores the debug event. Takes a debug exception.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A55 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100442/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100442/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A55 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A55 Core Technical Reference Manual ",
          "document_number" : "100442",
          "document_version" : "0200",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4818485",
          "sysurihash" : "krñUm6BIsNjAjyOA",
          "urihash" : "krñUm6BIsNjAjyOA",
          "sysuri" : "https://developer.arm.com/documentation/100442/0200/en",
          "systransactionid" : 902345,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1543164718000,
          "topparentid" : 4818485,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585318384000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114788000,
          "permanentid" : "ecfddbb23b9c44d00f6aeb5fc438dcc803609615e2f4a0d2f63285b2a063",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e09f0a3736a0d2e8627dc",
          "transactionid" : 902345,
          "title" : "Arm Cortex-A55 Core Technical Reference Manual ",
          "products" : [ "Cortex-A55" ],
          "date" : 1655114788000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100442:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114788409488710,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4390,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114718020,
          "syssize" : 4390,
          "sysdate" : 1655114788000,
          "haslayout" : "1",
          "topparent" : "4818485",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4818485,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 290,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114788000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100442/0200/?lang=en",
          "modified" : 1655114708000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114788409488710,
          "uri" : "https://developer.arm.com/documentation/100442/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A55 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100442/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A55 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Debug events ",
        "document_number" : "100442",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818485",
        "sysurihash" : "RuKgG2Eð5Cw0XJJJ",
        "urihash" : "RuKgG2Eð5Cw0XJJJ",
        "sysuri" : "https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-events",
        "systransactionid" : 902345,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1543164718000,
        "topparentid" : 4818485,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585318384000,
        "sysconcepts" : "Manual Armv8 ; architecture ; exception ; core ; halting",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "attachmentparentid" : 4818485,
        "parentitem" : "5e7e09f0a3736a0d2e8627dc",
        "concepts" : "Manual Armv8 ; architecture ; exception ; core ; halting",
        "documenttype" : "html",
        "isattachment" : "4818485",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114785000,
        "permanentid" : "d4053cd9f7b75f894bd350ef7bd04b9a1bec2d80ffb2e26f82943b2cb2f7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e09f4a3736a0d2e862b05",
        "transactionid" : 902345,
        "title" : "Debug events ",
        "products" : [ "Cortex-A55" ],
        "date" : 1655114785000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100442:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114785738516378,
        "sysisattachment" : "4818485",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4818485,
        "size" : 366,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100442/0200/debug-descriptions/debug/debug-events?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114718006,
        "syssize" : 366,
        "sysdate" : 1655114785000,
        "haslayout" : "1",
        "topparent" : "4818485",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818485,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 36,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114785000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/debug-descriptions/debug/debug-events?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100442/0200/debug-descriptions/debug/debug-events?lang=en",
        "modified" : 1655114708000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114785738516378,
        "uri" : "https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-events",
        "syscollection" : "default"
      },
      "Title" : "Debug events",
      "Uri" : "https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-events",
      "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-events",
      "ClickUri" : "https://developer.arm.com/documentation/100442/0200/debug-descriptions/debug/debug-events?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-events",
      "Excerpt" : "Debug events A debug event can be a software debug event or a halting debug event. A core responds to a debug event in one of the following ways: Ignores the debug ... Enters debug state.",
      "FirstSentences" : "Debug events A debug event can be a software debug event or a halting debug event. A core responds to a debug event in one of the following ways: Ignores the debug event. Takes a debug exception."
    }, {
      "title" : "External access permissions to debug registers",
      "uri" : "https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-register-interfaces/external-access-permissions-to-debug-registers",
      "printableUri" : "https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-register-interfaces/external-access-permissions-to-debug-registers",
      "clickUri" : "https://developer.arm.com/documentation/100442/0200/debug-descriptions/debug/debug-register-interfaces/external-access-permissions-to-debug-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-register-interfaces/external-access-permissions-to-debug-registers",
      "excerpt" : "External access permissions to debug registers External access permission to the debug registers is subject ... The following table describes the core response to accesses through the external ...",
      "firstSentences" : "External access permissions to debug registers External access permission to the debug registers is subject to the conditions at the time of the access. The following table describes the core ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A55 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100442/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100442/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A55 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A55 Core Technical Reference Manual ",
          "document_number" : "100442",
          "document_version" : "0200",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4818485",
          "sysurihash" : "krñUm6BIsNjAjyOA",
          "urihash" : "krñUm6BIsNjAjyOA",
          "sysuri" : "https://developer.arm.com/documentation/100442/0200/en",
          "systransactionid" : 902345,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1543164718000,
          "topparentid" : 4818485,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585318384000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114788000,
          "permanentid" : "ecfddbb23b9c44d00f6aeb5fc438dcc803609615e2f4a0d2f63285b2a063",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e09f0a3736a0d2e8627dc",
          "transactionid" : 902345,
          "title" : "Arm Cortex-A55 Core Technical Reference Manual ",
          "products" : [ "Cortex-A55" ],
          "date" : 1655114788000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100442:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114788409488710,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4390,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114718020,
          "syssize" : 4390,
          "sysdate" : 1655114788000,
          "haslayout" : "1",
          "topparent" : "4818485",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4818485,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 290,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114788000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100442/0200/?lang=en",
          "modified" : 1655114708000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114788409488710,
          "uri" : "https://developer.arm.com/documentation/100442/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A55 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100442/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A55 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "External access permissions to debug registers ",
        "document_number" : "100442",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818485",
        "sysurihash" : "OJtq8Kxnn3K3NhDz",
        "urihash" : "OJtq8Kxnn3K3NhDz",
        "sysuri" : "https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-register-interfaces/external-access-permissions-to-debug-registers",
        "systransactionid" : 902345,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1543164718000,
        "topparentid" : 4818485,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585318384000,
        "sysconcepts" : "access permissions ; registers ; power domain ; stops ; Double Lock ; low-power state ; entry ; SDAD ; DoubleLockStatus",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "attachmentparentid" : 4818485,
        "parentitem" : "5e7e09f0a3736a0d2e8627dc",
        "concepts" : "access permissions ; registers ; power domain ; stops ; Double Lock ; low-power state ; entry ; SDAD ; DoubleLockStatus",
        "documenttype" : "html",
        "isattachment" : "4818485",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114785000,
        "permanentid" : "6c65f73c479e78747db8eaeec193f1db88226dd6a3a475316511ed3f4266",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e09f4a3736a0d2e862b04",
        "transactionid" : 902345,
        "title" : "External access permissions to debug registers ",
        "products" : [ "Cortex-A55" ],
        "date" : 1655114785000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100442:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114785605680435,
        "sysisattachment" : "4818485",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4818485,
        "size" : 1464,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100442/0200/debug-descriptions/debug/debug-register-interfaces/external-access-permissions-to-debug-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114718006,
        "syssize" : 1464,
        "sysdate" : 1655114785000,
        "haslayout" : "1",
        "topparent" : "4818485",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818485,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 105,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114785000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/debug-descriptions/debug/debug-register-interfaces/external-access-permissions-to-debug-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100442/0200/debug-descriptions/debug/debug-register-interfaces/external-access-permissions-to-debug-registers?lang=en",
        "modified" : 1655114708000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114785605680435,
        "uri" : "https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-register-interfaces/external-access-permissions-to-debug-registers",
        "syscollection" : "default"
      },
      "Title" : "External access permissions to debug registers",
      "Uri" : "https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-register-interfaces/external-access-permissions-to-debug-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-register-interfaces/external-access-permissions-to-debug-registers",
      "ClickUri" : "https://developer.arm.com/documentation/100442/0200/debug-descriptions/debug/debug-register-interfaces/external-access-permissions-to-debug-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-register-interfaces/external-access-permissions-to-debug-registers",
      "Excerpt" : "External access permissions to debug registers External access permission to the debug registers is subject ... The following table describes the core response to accesses through the external ...",
      "FirstSentences" : "External access permissions to debug registers External access permission to the debug registers is subject to the conditions at the time of the access. The following table describes the core ..."
    } ],
    "totalNumberOfChildResults" : 568,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AArch32 UNPREDICTABLE Behaviors ",
      "document_number" : "100442",
      "document_version" : "0200",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4818485",
      "sysurihash" : "5WvAZpTbexJLSPip",
      "urihash" : "5WvAZpTbexJLSPip",
      "sysuri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors",
      "systransactionid" : 902345,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1543164718000,
      "topparentid" : 4818485,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585318384000,
      "sysconcepts" : "unpredictable behaviors ; instructions ; accesses crossing ; core implementation ; Use of R15 ; boundaries ; Load ; Armv8",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
      "attachmentparentid" : 4818485,
      "parentitem" : "5e7e09f0a3736a0d2e8627dc",
      "concepts" : "unpredictable behaviors ; instructions ; accesses crossing ; core implementation ; Use of R15 ; boundaries ; Load ; Armv8",
      "documenttype" : "html",
      "isattachment" : "4818485",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1655114785000,
      "permanentid" : "d74da27b4eff5f6975363943a9dcc06bb658dc2573ae2f2c93f8f4eea033",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e09f5a3736a0d2e862c12",
      "transactionid" : 902345,
      "title" : "AArch32 UNPREDICTABLE Behaviors ",
      "products" : [ "Cortex-A55" ],
      "date" : 1655114785000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Application Processors" ],
      "document_id" : "100442:0200:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655114785882447979,
      "sysisattachment" : "4818485",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4818485,
      "size" : 470,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100442/0200/appendices/aarch32-unpredictable-behaviors?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655114718020,
      "syssize" : 470,
      "sysdate" : 1655114785000,
      "haslayout" : "1",
      "topparent" : "4818485",
      "label_version" : "r2p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4818485,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This Technical Reference Manual is for the Cortex-A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 42,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655114785000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/appendices/aarch32-unpredictable-behaviors?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100442/0200/appendices/aarch32-unpredictable-behaviors?lang=en",
      "modified" : 1655114708000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655114785882447979,
      "uri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors",
      "syscollection" : "default"
    },
    "Title" : "AArch32 UNPREDICTABLE Behaviors",
    "Uri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors",
    "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors",
    "ClickUri" : "https://developer.arm.com/documentation/100442/0200/appendices/aarch32-unpredictable-behaviors?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors",
    "Excerpt" : "AArch32 UNPREDICTABLE Behaviors This appendix describes the cases in which the Cortex-A55 ... It contains the following sections: Use of R15 by Instruction. ... Other UNPREDICTABLE behaviors.",
    "FirstSentences" : "AArch32 UNPREDICTABLE Behaviors This appendix describes the cases in which the Cortex-A55 core implementation diverges from the preferred behavior described in Armv8-A AArch32 unpredictable ..."
  }, {
    "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6019382ceee5236980d08852",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
    "excerpt" : "Issue ... Non-Confidential ... Second release for r0p0 ... First release for r1p0 ... First release for r2p0 ... First release for r3p0 ... Document History First early access release for r3p1",
    "firstSentences" : "Arm® CoreSight™ System-on-Chip SoC-600 Revision: r4p1 Technical Reference Manual Copyright © 2017–2020 Arm Limited or its affiliates. All rights reserved. 100806_0401_00_en Arm® CoreSight™ System- ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100806/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100806/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
      "excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
      "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
        "document_number" : "100806",
        "document_version" : "0401",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4466606",
        "sysurihash" : "27ñ5t99x03h2yhLH",
        "urihash" : "27ñ5t99x03h2yhLH",
        "sysuri" : "https://developer.arm.com/documentation/100806/0401/en",
        "systransactionid" : 900407,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1606397820000,
        "topparentid" : 4466606,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612265510000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654781421000,
        "permanentid" : "00a2647622e2b9fa40ca0912c33916492c2ce2cd00d43fbfefab3d910584",
        "syslanguage" : [ "English" ],
        "itemid" : "60193826eee5236980d08720",
        "transactionid" : 900407,
        "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
        "products" : [ "CoreSight SoC-600" ],
        "date" : 1654781421000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "100806:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654781421780971528,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5310,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654781401799,
        "syssize" : 5310,
        "sysdate" : 1654781421000,
        "haslayout" : "1",
        "topparent" : "4466606",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466606,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
        "wordcount" : 337,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654781421000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100806/0401/?lang=en",
        "modified" : 1652198289000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1654781421780971528,
        "uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100806/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
      "Excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
      "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    },
    "childResults" : [ {
      "title" : "Narrow timestamp synchronous bridge",
      "uri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
      "printableUri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
      "clickUri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
      "excerpt" : "5 Narrow timestamp synchronous bridge The css600_ntssyncbridge narrow timestamp ... The narrow timestamp synchronous bridge has the following key features: Supports ... 2 Low-power features.",
      "firstSentences" : "5 Narrow timestamp synchronous bridge The css600_ntssyncbridge narrow timestamp synchronous bridge enables the transfer of timestamp information across synchronous clock and domain boundaries. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100806/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
        "excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
          "document_number" : "100806",
          "document_version" : "0401",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4466606",
          "sysurihash" : "27ñ5t99x03h2yhLH",
          "urihash" : "27ñ5t99x03h2yhLH",
          "sysuri" : "https://developer.arm.com/documentation/100806/0401/en",
          "systransactionid" : 900407,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1606397820000,
          "topparentid" : 4466606,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1612265510000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654781421000,
          "permanentid" : "00a2647622e2b9fa40ca0912c33916492c2ce2cd00d43fbfefab3d910584",
          "syslanguage" : [ "English" ],
          "itemid" : "60193826eee5236980d08720",
          "transactionid" : 900407,
          "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
          "products" : [ "CoreSight SoC-600" ],
          "date" : 1654781421000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Debugging" ],
          "document_id" : "100806:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654781421780971528,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5310,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654781401799,
          "syssize" : 5310,
          "sysdate" : 1654781421000,
          "haslayout" : "1",
          "topparent" : "4466606",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4466606,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
          "wordcount" : 337,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654781421000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100806/0401/?lang=en",
          "modified" : 1652198289000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1654781421780971528,
          "uri" : "https://developer.arm.com/documentation/100806/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
        "Excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Narrow timestamp synchronous bridge ",
        "document_number" : "100806",
        "document_version" : "0401",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4466606",
        "sysurihash" : "vDl14rñHwFðrpWUw",
        "urihash" : "vDl14rñHwFðrpWUw",
        "sysuri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
        "systransactionid" : 885126,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1606397820000,
        "topparentid" : 4466606,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612265510000,
        "sysconcepts" : "narrow timestamp ; SYNC ; connections ; css600 ; ntssyncbridge ; power management ; slave interfaces ; key features ; subsections",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
        "attachmentparentid" : 4466606,
        "parentitem" : "60193826eee5236980d08720",
        "concepts" : "narrow timestamp ; SYNC ; connections ; css600 ; ntssyncbridge ; power management ; slave interfaces ; key features ; subsections",
        "documenttype" : "html",
        "isattachment" : "4466606",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652198338000,
        "permanentid" : "96189fa42a3ff467bff89e9f89a255793a9a661675ff6c0dcf0ffe150f6e",
        "syslanguage" : [ "English" ],
        "itemid" : "60193828eee5236980d08771",
        "transactionid" : 885126,
        "title" : "Narrow timestamp synchronous bridge ",
        "products" : [ "CoreSight SoC-600" ],
        "date" : 1652198338000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "100806:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652198338482410923,
        "sysisattachment" : "4466606",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4466606,
        "size" : 706,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652198296559,
        "syssize" : 706,
        "sysdate" : 1652198338000,
        "haslayout" : "1",
        "topparent" : "4466606",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466606,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
        "wordcount" : 50,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652198338000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge?lang=en",
        "modified" : 1652198289000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652198338482410923,
        "uri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
        "syscollection" : "default"
      },
      "Title" : "Narrow timestamp synchronous bridge",
      "Uri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
      "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
      "ClickUri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
      "Excerpt" : "5 Narrow timestamp synchronous bridge The css600_ntssyncbridge narrow timestamp ... The narrow timestamp synchronous bridge has the following key features: Supports ... 2 Low-power features.",
      "FirstSentences" : "5 Narrow timestamp synchronous bridge The css600_ntssyncbridge narrow timestamp synchronous bridge enables the transfer of timestamp information across synchronous clock and domain boundaries. The ..."
    }, {
      "title" : "APB3 to APB4 adapter",
      "uri" : "https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
      "printableUri" : "https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
      "clickUri" : "https://developer.arm.com/documentation/100806/0401/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
      "excerpt" : "6 APB3 to APB4 adapter The css600_apb3toapb4adapter is an IP-XACT phantom component that is provided to support stitching in an IP- ... There is no Verilog module for css600_apb3toapb4adapter.",
      "firstSentences" : "6 APB3 to APB4 adapter The css600_apb3toapb4adapter is an IP-XACT phantom component that is provided to support stitching in an IP-XACT tooling product. There is no Verilog module for css600_ ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100806/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
        "excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
          "document_number" : "100806",
          "document_version" : "0401",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4466606",
          "sysurihash" : "27ñ5t99x03h2yhLH",
          "urihash" : "27ñ5t99x03h2yhLH",
          "sysuri" : "https://developer.arm.com/documentation/100806/0401/en",
          "systransactionid" : 900407,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1606397820000,
          "topparentid" : 4466606,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1612265510000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654781421000,
          "permanentid" : "00a2647622e2b9fa40ca0912c33916492c2ce2cd00d43fbfefab3d910584",
          "syslanguage" : [ "English" ],
          "itemid" : "60193826eee5236980d08720",
          "transactionid" : 900407,
          "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
          "products" : [ "CoreSight SoC-600" ],
          "date" : 1654781421000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Debugging" ],
          "document_id" : "100806:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654781421780971528,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5310,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654781401799,
          "syssize" : 5310,
          "sysdate" : 1654781421000,
          "haslayout" : "1",
          "topparent" : "4466606",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4466606,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
          "wordcount" : 337,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654781421000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100806/0401/?lang=en",
          "modified" : 1652198289000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1654781421780971528,
          "uri" : "https://developer.arm.com/documentation/100806/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
        "Excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "APB3 to APB4 adapter ",
        "document_number" : "100806",
        "document_version" : "0401",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4466606",
        "sysurihash" : "sj4HC07G58ZZoJBU",
        "urihash" : "sj4HC07G58ZZoJBU",
        "sysuri" : "https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
        "systransactionid" : 885126,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1606397820000,
        "topparentid" : 4466606,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612265510000,
        "sysconcepts" : "APB4 adapter ; apb3toapb4adapter ; css600 ; APB3 ; connections ; IP-XACT ; CoreSight SoC ; slave interface ; Verilog module ; tooling product ; phantom component",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
        "attachmentparentid" : 4466606,
        "parentitem" : "60193826eee5236980d08720",
        "concepts" : "APB4 adapter ; apb3toapb4adapter ; css600 ; APB3 ; connections ; IP-XACT ; CoreSight SoC ; slave interface ; Verilog module ; tooling product ; phantom component",
        "documenttype" : "html",
        "isattachment" : "4466606",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652198338000,
        "permanentid" : "42359dda108962cab8563cd1ac30848a3e390fea443f664efc7c0cc32ae3",
        "syslanguage" : [ "English" ],
        "itemid" : "60193827eee5236980d08744",
        "transactionid" : 885126,
        "title" : "APB3 to APB4 adapter ",
        "products" : [ "CoreSight SoC-600" ],
        "date" : 1652198338000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "100806:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652198338504933987,
        "sysisattachment" : "4466606",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4466606,
        "size" : 472,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100806/0401/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652198297466,
        "syssize" : 472,
        "sysdate" : 1652198338000,
        "haslayout" : "1",
        "topparent" : "4466606",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466606,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
        "wordcount" : 43,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652198338000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100806/0401/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter?lang=en",
        "modified" : 1652198289000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652198338504933987,
        "uri" : "https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
        "syscollection" : "default"
      },
      "Title" : "APB3 to APB4 adapter",
      "Uri" : "https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
      "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
      "ClickUri" : "https://developer.arm.com/documentation/100806/0401/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
      "Excerpt" : "6 APB3 to APB4 adapter The css600_apb3toapb4adapter is an IP-XACT phantom component that is provided to support stitching in an IP- ... There is no Verilog module for css600_apb3toapb4adapter.",
      "FirstSentences" : "6 APB3 to APB4 adapter The css600_apb3toapb4adapter is an IP-XACT phantom component that is provided to support stitching in an IP-XACT tooling product. There is no Verilog module for css600_ ..."
    }, {
      "title" : "Narrow timestamp replicator",
      "uri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
      "printableUri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
      "clickUri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-replicator?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
      "excerpt" : "8 Narrow timestamp replicator The css600_ntsreplicator distributes the encoded timestamp and ... The narrow timestamp replicator has the following key features: 1:n distribution of narrow ...",
      "firstSentences" : "8 Narrow timestamp replicator The css600_ntsreplicator distributes the encoded timestamp and synchronization data to multiple master interfaces. The narrow timestamp replicator has the following ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100806/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
        "excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
          "document_number" : "100806",
          "document_version" : "0401",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4466606",
          "sysurihash" : "27ñ5t99x03h2yhLH",
          "urihash" : "27ñ5t99x03h2yhLH",
          "sysuri" : "https://developer.arm.com/documentation/100806/0401/en",
          "systransactionid" : 900407,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1606397820000,
          "topparentid" : 4466606,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1612265510000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654781421000,
          "permanentid" : "00a2647622e2b9fa40ca0912c33916492c2ce2cd00d43fbfefab3d910584",
          "syslanguage" : [ "English" ],
          "itemid" : "60193826eee5236980d08720",
          "transactionid" : 900407,
          "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
          "products" : [ "CoreSight SoC-600" ],
          "date" : 1654781421000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Debugging" ],
          "document_id" : "100806:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654781421780971528,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5310,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654781401799,
          "syssize" : 5310,
          "sysdate" : 1654781421000,
          "haslayout" : "1",
          "topparent" : "4466606",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4466606,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
          "wordcount" : 337,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654781421000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100806/0401/?lang=en",
          "modified" : 1652198289000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1654781421780971528,
          "uri" : "https://developer.arm.com/documentation/100806/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
        "Excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Narrow timestamp replicator ",
        "document_number" : "100806",
        "document_version" : "0401",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4466606",
        "sysurihash" : "NvwGt6rrVñHD54f7",
        "urihash" : "NvwGt6rrVñHD54f7",
        "sysuri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
        "systransactionid" : 885126,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1606397820000,
        "topparentid" : 4466606,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612265510000,
        "sysconcepts" : "narrow timestamp ; master interfaces ; external connections ; key features ; synchronization data ; Configurable ; ntsreplicator",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
        "attachmentparentid" : 4466606,
        "parentitem" : "60193826eee5236980d08720",
        "concepts" : "narrow timestamp ; master interfaces ; external connections ; key features ; synchronization data ; Configurable ; ntsreplicator",
        "documenttype" : "html",
        "isattachment" : "4466606",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652198338000,
        "permanentid" : "4c90b4b19cf094a6aa9b4ff961c80a45a0a7bfd5f96606f59ccc3909c9ea",
        "syslanguage" : [ "English" ],
        "itemid" : "60193828eee5236980d08776",
        "transactionid" : 885126,
        "title" : "Narrow timestamp replicator ",
        "products" : [ "CoreSight SoC-600" ],
        "date" : 1652198338000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "100806:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652198338516811422,
        "sysisattachment" : "4466606",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4466606,
        "size" : 512,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-replicator?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652198296559,
        "syssize" : 512,
        "sysdate" : 1652198338000,
        "haslayout" : "1",
        "topparent" : "4466606",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466606,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
        "wordcount" : 40,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652198338000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-replicator?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-replicator?lang=en",
        "modified" : 1652198289000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652198338516811422,
        "uri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
        "syscollection" : "default"
      },
      "Title" : "Narrow timestamp replicator",
      "Uri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
      "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
      "ClickUri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-replicator?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
      "Excerpt" : "8 Narrow timestamp replicator The css600_ntsreplicator distributes the encoded timestamp and ... The narrow timestamp replicator has the following key features: 1:n distribution of narrow ...",
      "FirstSentences" : "8 Narrow timestamp replicator The css600_ntsreplicator distributes the encoded timestamp and synchronization data to multiple master interfaces. The narrow timestamp replicator has the following ..."
    } ],
    "totalNumberOfChildResults" : 15,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
      "document_number" : "100806",
      "document_version" : "0401",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4466606",
      "sysauthor" : "ARM",
      "sysurihash" : "KyFQkLUIE139iZq3",
      "urihash" : "KyFQkLUIE139iZq3",
      "sysuri" : "https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
      "keywords" : "CoreSight, CoreSight SoC Components",
      "systransactionid" : 885127,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1606397820000,
      "topparentid" : 4466606,
      "numberofpages" : 907,
      "sysconcepts" : "assignments ; registers ; indication ; claim tag ; identification registers ; reads ; continuation code ; implementer ; architecture ; reusable IP ; functionality ; slave interfaces ; Disabled state ; transactions ; subsections ; Arm Limited",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
      "attachmentparentid" : 4466606,
      "parentitem" : "60193826eee5236980d08720",
      "concepts" : "assignments ; registers ; indication ; claim tag ; identification registers ; reads ; continuation code ; implementer ; architecture ; reusable IP ; functionality ; slave interfaces ; Disabled state ; transactions ; subsections ; Arm Limited",
      "documenttype" : "pdf",
      "isattachment" : "4466606",
      "sysindexeddate" : 1652198344000,
      "permanentid" : "254d6a7eeaa3cec0887a3c77cda39fca9f4f1462bfe3995b790c0771b75f",
      "syslanguage" : [ "English" ],
      "itemid" : "6019382ceee5236980d08852",
      "transactionid" : 885127,
      "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
      "subject" : "This book describes the CoreSight SoC-600 System Components.",
      "date" : 1652198341000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100806:0401:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1652198341904939907,
      "sysisattachment" : "4466606",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4466606,
      "size" : 4700160,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6019382ceee5236980d08852",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1652198302184,
      "syssubject" : "This book describes the CoreSight SoC-600 System Components.",
      "syssize" : 4700160,
      "sysdate" : 1652198341000,
      "topparent" : "4466606",
      "author" : "ARM",
      "label_version" : "r4p1",
      "systopparentid" : 4466606,
      "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
      "wordcount" : 4613,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1652198344000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6019382ceee5236980d08852",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1652198341904939907,
      "uri" : "https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6019382ceee5236980d08852",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
    "Excerpt" : "Issue ... Non-Confidential ... Second release for r0p0 ... First release for r1p0 ... First release for r2p0 ... First release for r3p0 ... Document History First early access release for r3p1",
    "FirstSentences" : "Arm® CoreSight™ System-on-Chip SoC-600 Revision: r4p1 Technical Reference Manual Copyright © 2017–2020 Arm Limited or its affiliates. All rights reserved. 100806_0401_00_en Arm® CoreSight™ System- ..."
  }, {
    "title" : "TRCIDR13, ID Register 13",
    "uri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
    "printableUri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
    "clickUri" : "https://developer.arm.com/documentation/101604/0003/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
    "excerpt" : "TRCIDR13, ID Register 13 Returns the tracing capabilities of the trace unit. Configurations This register is available in all configurations.",
    "firstSentences" : "TRCIDR13, ID Register 13 Returns the tracing capabilities of the trace unit. Configurations This register is available in all configurations. Attributes Width 32 Functional group ETE Register ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexA510 Core",
      "uri" : "https://developer.arm.com/documentation/101604/0003/en",
      "printableUri" : "https://developer.arm.com/documentation/101604/0003/en",
      "clickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
      "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm  CortexA510 Core ",
        "document_number" : "101604",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5043797",
        "sysurihash" : "2PaduqñXDsUmz9e3",
        "urihash" : "2PaduqñXDsUmz9e3",
        "sysuri" : "https://developer.arm.com/documentation/101604/0003/en",
        "systransactionid" : 910248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1621900800000,
        "topparentid" : 5043797,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627461014000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656438437000,
        "permanentid" : "8578cedcee036de71e87118ba07859fe75ab0fcddf1d0a3ce8d11fd39eae",
        "syslanguage" : [ "English" ],
        "itemid" : "610115969ebe3a7dbd3a7a53",
        "transactionid" : 910248,
        "title" : "Arm  CortexA510 Core ",
        "products" : [ "Cortex-A510" ],
        "date" : 1656438437000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101604:0003:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1656438437791968045,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4881,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656438418318,
        "syssize" : 4881,
        "sysdate" : 1656438437000,
        "haslayout" : "1",
        "topparent" : "5043797",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043797,
        "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
        "wordcount" : 328,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
        "document_revision" : "0003-16",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656438437000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101604/0003/?lang=en",
        "modified" : 1645007859000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1656438437791968045,
        "uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexA510 Core",
      "Uri" : "https://developer.arm.com/documentation/101604/0003/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en",
      "ClickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
      "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ..."
    },
    "childResults" : [ {
      "title" : "PMEVCNTSR3, PMU Event Counter Snapshot Register",
      "uri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "printableUri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "clickUri" : "https://developer.arm.com/documentation/101604/0003/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "excerpt" : "PMEVCNTSR3, PMU Event Counter Snapshot Register Captured copy of PMEVCNTR<n>_EL0. Once captured, the value in PMSSEVCNTR<n> is unaffected by writes to PMSSEVCNTR<n>_EL0 and PMCR_EL0.P. ...",
      "firstSentences" : "PMEVCNTSR3, PMU Event Counter Snapshot Register Captured copy of PMEVCNTR<n>_EL0. Once captured, the value in PMSSEVCNTR<n> is unaffected by writes to PMSSEVCNTR<n>_EL0 and PMCR_EL0.P. ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA510 Core",
        "uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/101604/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  CortexA510 Core ",
          "document_number" : "101604",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5043797",
          "sysurihash" : "2PaduqñXDsUmz9e3",
          "urihash" : "2PaduqñXDsUmz9e3",
          "sysuri" : "https://developer.arm.com/documentation/101604/0003/en",
          "systransactionid" : 910248,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1621900800000,
          "topparentid" : 5043797,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627461014000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1656438437000,
          "permanentid" : "8578cedcee036de71e87118ba07859fe75ab0fcddf1d0a3ce8d11fd39eae",
          "syslanguage" : [ "English" ],
          "itemid" : "610115969ebe3a7dbd3a7a53",
          "transactionid" : 910248,
          "title" : "Arm  CortexA510 Core ",
          "products" : [ "Cortex-A510" ],
          "date" : 1656438437000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101604:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1656438437791968045,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4881,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656438418318,
          "syssize" : 4881,
          "sysdate" : 1656438437000,
          "haslayout" : "1",
          "topparent" : "5043797",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5043797,
          "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
          "wordcount" : 328,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
          "document_revision" : "0003-16",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656438437000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101604/0003/?lang=en",
          "modified" : 1645007859000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1656438437791968045,
          "uri" : "https://developer.arm.com/documentation/101604/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA510 Core",
        "Uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PMEVCNTSR3, PMU Event Counter Snapshot Register ",
        "document_number" : "101604",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5043797",
        "sysurihash" : "kqy6cZCeuXfRCFUc",
        "urihash" : "kqy6cZCeuXfRCFUc",
        "sysuri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1621900800000,
        "topparentid" : 5043797,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627461014000,
        "sysconcepts" : "pmevcntsr3 ; Reset ; EL0 sample ; See individual ; PMU Register ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
        "attachmentparentid" : 5043797,
        "parentitem" : "610115969ebe3a7dbd3a7a53",
        "concepts" : "pmevcntsr3 ; Reset ; EL0 sample ; See individual ; PMU Register ; assignments",
        "documenttype" : "html",
        "isattachment" : "5043797",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080648000,
        "permanentid" : "94403c5f2ab6f86abcf772afd06c02cc0d6e3809570b019aacba56fcedc5",
        "syslanguage" : [ "English" ],
        "itemid" : "6101159c9ebe3a7dbd3a7b66",
        "transactionid" : 863678,
        "title" : "PMEVCNTSR3, PMU Event Counter Snapshot Register ",
        "products" : [ "Cortex-A510" ],
        "date" : 1649080648000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101604:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1649080648071094614,
        "sysisattachment" : "5043797",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5043797,
        "size" : 599,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101604/0003/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080526042,
        "syssize" : 599,
        "sysdate" : 1649080648000,
        "haslayout" : "1",
        "topparent" : "5043797",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043797,
        "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
        "wordcount" : 58,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
        "document_revision" : "0003-16",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080648000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101604/0003/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register?lang=en",
        "modified" : 1645007859000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080648071094614,
        "uri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
        "syscollection" : "default"
      },
      "Title" : "PMEVCNTSR3, PMU Event Counter Snapshot Register",
      "Uri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101604/0003/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "Excerpt" : "PMEVCNTSR3, PMU Event Counter Snapshot Register Captured copy of PMEVCNTR<n>_EL0. Once captured, the value in PMSSEVCNTR<n> is unaffected by writes to PMSSEVCNTR<n>_EL0 and PMCR_EL0.P. ...",
      "FirstSentences" : "PMEVCNTSR3, PMU Event Counter Snapshot Register Captured copy of PMEVCNTR<n>_EL0. Once captured, the value in PMSSEVCNTR<n> is unaffected by writes to PMSSEVCNTR<n>_EL0 and PMCR_EL0.P. ..."
    }, {
      "title" : "ICH_VTR_EL2, Interrupt Controller VGIC Type Register",
      "uri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
      "printableUri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
      "clickUri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
      "excerpt" : "This field determines the minimum value of AArch64-ICH_VMCR_EL2.VBPR0. 100 5 virtual pre- ... [18:5] ... Access MRS <Xt>, ICH_VTR_EL2 <systemreg> op0 op1 CRn CRm op2 ICH_VTR_EL2 0b11 0b100 ...",
      "firstSentences" : "ICH_VTR_EL2, Interrupt Controller VGIC Type Register Reports supported GIC virtualization features. Configurations This register is available in all configurations. Attributes Width 64 Functional ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA510 Core",
        "uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/101604/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  CortexA510 Core ",
          "document_number" : "101604",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5043797",
          "sysurihash" : "2PaduqñXDsUmz9e3",
          "urihash" : "2PaduqñXDsUmz9e3",
          "sysuri" : "https://developer.arm.com/documentation/101604/0003/en",
          "systransactionid" : 910248,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1621900800000,
          "topparentid" : 5043797,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627461014000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1656438437000,
          "permanentid" : "8578cedcee036de71e87118ba07859fe75ab0fcddf1d0a3ce8d11fd39eae",
          "syslanguage" : [ "English" ],
          "itemid" : "610115969ebe3a7dbd3a7a53",
          "transactionid" : 910248,
          "title" : "Arm  CortexA510 Core ",
          "products" : [ "Cortex-A510" ],
          "date" : 1656438437000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101604:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1656438437791968045,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4881,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656438418318,
          "syssize" : 4881,
          "sysdate" : 1656438437000,
          "haslayout" : "1",
          "topparent" : "5043797",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5043797,
          "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
          "wordcount" : 328,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
          "document_revision" : "0003-16",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656438437000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101604/0003/?lang=en",
          "modified" : 1645007859000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1656438437791968045,
          "uri" : "https://developer.arm.com/documentation/101604/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA510 Core",
        "Uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ICH_VTR_EL2, Interrupt Controller VGIC Type Register ",
        "document_number" : "101604",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5043797",
        "sysurihash" : "JñZ1xkfzhvh16qOl",
        "urihash" : "JñZ1xkfzhvh16qOl",
        "sysuri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1621900800000,
        "topparentid" : 5043797,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627461014000,
        "sysconcepts" : "virtual priority ; registers ; configurations ; CPU interface ; direct injection ; SEIs ; EL2 ; PRIbits ; identifier",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
        "attachmentparentid" : 5043797,
        "parentitem" : "610115969ebe3a7dbd3a7a53",
        "concepts" : "virtual priority ; registers ; configurations ; CPU interface ; direct injection ; SEIs ; EL2 ; PRIbits ; identifier",
        "documenttype" : "html",
        "isattachment" : "5043797",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080648000,
        "permanentid" : "b4443ea24c4162e28bfae97e81919da0d78f492670224e0e99322a168412",
        "syslanguage" : [ "English" ],
        "itemid" : "6101159b9ebe3a7dbd3a7b32",
        "transactionid" : 863678,
        "title" : "ICH_VTR_EL2, Interrupt Controller VGIC Type Register ",
        "products" : [ "Cortex-A510" ],
        "date" : 1649080648000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101604:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1649080648049603319,
        "sysisattachment" : "5043797",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5043797,
        "size" : 2469,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080526464,
        "syssize" : 2469,
        "sysdate" : 1649080648000,
        "haslayout" : "1",
        "topparent" : "5043797",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043797,
        "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
        "wordcount" : 173,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
        "document_revision" : "0003-16",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080648000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101604/0003/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register?lang=en",
        "modified" : 1645007859000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080648049603319,
        "uri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
        "syscollection" : "default"
      },
      "Title" : "ICH_VTR_EL2, Interrupt Controller VGIC Type Register",
      "Uri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
      "Excerpt" : "This field determines the minimum value of AArch64-ICH_VMCR_EL2.VBPR0. 100 5 virtual pre- ... [18:5] ... Access MRS <Xt>, ICH_VTR_EL2 <systemreg> op0 op1 CRn CRm op2 ICH_VTR_EL2 0b11 0b100 ...",
      "FirstSentences" : "ICH_VTR_EL2, Interrupt Controller VGIC Type Register Reports supported GIC virtualization features. Configurations This register is available in all configurations. Attributes Width 64 Functional ..."
    }, {
      "title" : "IMP_ATCR_EL2, CPU Auxiliary Translation Control Register",
      "uri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
      "printableUri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
      "clickUri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
      "excerpt" : "[6] HWEN161 Enable use of PBHA[2] on memory accesses due to page table walks using TTBR1_EL2. ... PSTATE.EL == EL3 then\\n return IMP_ATCR_EL2; MSR S3_4_C15_C7_0, <Xt> if PSTATE.EL == EL0 then\\ ...",
      "firstSentences" : "IMP_ATCR_EL2, CPU Auxiliary Translation Control Register This register controls the values of the PBHA signals for memory accesses generated by translation table walks in the EL2 translation regime.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA510 Core",
        "uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/101604/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  CortexA510 Core ",
          "document_number" : "101604",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5043797",
          "sysurihash" : "2PaduqñXDsUmz9e3",
          "urihash" : "2PaduqñXDsUmz9e3",
          "sysuri" : "https://developer.arm.com/documentation/101604/0003/en",
          "systransactionid" : 910248,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1621900800000,
          "topparentid" : 5043797,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627461014000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1656438437000,
          "permanentid" : "8578cedcee036de71e87118ba07859fe75ab0fcddf1d0a3ce8d11fd39eae",
          "syslanguage" : [ "English" ],
          "itemid" : "610115969ebe3a7dbd3a7a53",
          "transactionid" : 910248,
          "title" : "Arm  CortexA510 Core ",
          "products" : [ "Cortex-A510" ],
          "date" : 1656438437000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101604:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1656438437791968045,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4881,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656438418318,
          "syssize" : 4881,
          "sysdate" : 1656438437000,
          "haslayout" : "1",
          "topparent" : "5043797",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5043797,
          "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
          "wordcount" : 328,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
          "document_revision" : "0003-16",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656438437000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101604/0003/?lang=en",
          "modified" : 1645007859000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1656438437791968045,
          "uri" : "https://developer.arm.com/documentation/101604/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA510 Core",
        "Uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "IMP_ATCR_EL2, CPU Auxiliary Translation Control Register ",
        "document_number" : "101604",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5043797",
        "sysurihash" : "qh11A5vh4eicNDKY",
        "urihash" : "qh11A5vh4eicNDKY",
        "sysuri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1621900800000,
        "topparentid" : 5043797,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627461014000,
        "sysconcepts" : "PBHA ; translation ; configurations ; register ; control ; EL2 ; See individual ; group Generic ; memory accesses",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
        "attachmentparentid" : 5043797,
        "parentitem" : "610115969ebe3a7dbd3a7a53",
        "concepts" : "PBHA ; translation ; configurations ; register ; control ; EL2 ; See individual ; group Generic ; memory accesses",
        "documenttype" : "html",
        "isattachment" : "5043797",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080648000,
        "permanentid" : "ce963f117deb1c402f02566fcbc49f8d065dfd6f658a7dc0d49d11d7aad4",
        "syslanguage" : [ "English" ],
        "itemid" : "6101159a9ebe3a7dbd3a7ade",
        "transactionid" : 863678,
        "title" : "IMP_ATCR_EL2, CPU Auxiliary Translation Control Register ",
        "products" : [ "Cortex-A510" ],
        "date" : 1649080648000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101604:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1649080648007473720,
        "sysisattachment" : "5043797",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5043797,
        "size" : 3577,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080526433,
        "syssize" : 3577,
        "sysdate" : 1649080648000,
        "haslayout" : "1",
        "topparent" : "5043797",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043797,
        "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
        "wordcount" : 138,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
        "document_revision" : "0003-16",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080648000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101604/0003/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register?lang=en",
        "modified" : 1645007859000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080648007473720,
        "uri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
        "syscollection" : "default"
      },
      "Title" : "IMP_ATCR_EL2, CPU Auxiliary Translation Control Register",
      "Uri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
      "Excerpt" : "[6] HWEN161 Enable use of PBHA[2] on memory accesses due to page table walks using TTBR1_EL2. ... PSTATE.EL == EL3 then\\n return IMP_ATCR_EL2; MSR S3_4_C15_C7_0, <Xt> if PSTATE.EL == EL0 then\\ ...",
      "FirstSentences" : "IMP_ATCR_EL2, CPU Auxiliary Translation Control Register This register controls the values of the PBHA signals for memory accesses generated by translation table walks in the EL2 translation regime."
    } ],
    "totalNumberOfChildResults" : 129,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "TRCIDR13, ID Register 13 ",
      "document_number" : "101604",
      "document_version" : "0003",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5043797",
      "sysurihash" : "FUTim95dftV0opaI",
      "urihash" : "FUTim95dftV0opaI",
      "sysuri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
      "systransactionid" : 863678,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1621900800000,
      "topparentid" : 5043797,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1627461014000,
      "sysconcepts" : "register ; configurations ; trcidr13 ; tracing ; Functional group ; assignments ; Reset ; ID",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
      "attachmentparentid" : 5043797,
      "parentitem" : "610115969ebe3a7dbd3a7a53",
      "concepts" : "register ; configurations ; trcidr13 ; tracing ; Functional group ; assignments ; Reset ; ID",
      "documenttype" : "html",
      "isattachment" : "5043797",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649080648000,
      "permanentid" : "254153edc5907f386edf625afce8bb02e0c8c53c77831a0a67eed129a0a1",
      "syslanguage" : [ "English" ],
      "itemid" : "6101159d9ebe3a7dbd3a7bc2",
      "transactionid" : 863678,
      "title" : "TRCIDR13, ID Register 13 ",
      "products" : [ "Cortex-A510" ],
      "date" : 1649080648000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101604:0003:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
      "audience" : [ "SoC Designers", "Software Developers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1649080648112414187,
      "sysisattachment" : "5043797",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5043797,
      "size" : 401,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101604/0003/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080526136,
      "syssize" : 401,
      "sysdate" : 1649080648000,
      "haslayout" : "1",
      "topparent" : "5043797",
      "label_version" : "r0p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5043797,
      "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
      "wordcount" : 45,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
      "document_revision" : "0003-16",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080648000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101604/0003/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13?lang=en",
      "modified" : 1645007859000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080648112414187,
      "uri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
      "syscollection" : "default"
    },
    "Title" : "TRCIDR13, ID Register 13",
    "Uri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
    "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
    "ClickUri" : "https://developer.arm.com/documentation/101604/0003/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
    "Excerpt" : "TRCIDR13, ID Register 13 Returns the tracing capabilities of the trace unit. Configurations This register is available in all configurations.",
    "FirstSentences" : "TRCIDR13, ID Register 13 Returns the tracing capabilities of the trace unit. Configurations This register is available in all configurations. Attributes Width 32 Functional group ETE Register ..."
  }, {
    "title" : "Precise TraceEnable events",
    "uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/operation/precise-traceenable-events",
    "printableUri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/operation/precise-traceenable-events",
    "clickUri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/operation/precise-traceenable-events?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/operation/precise-traceenable-events",
    "excerpt" : "Precise TraceEnable events The Arm ETMv4 architecture specification states that ViewInst and ViewData ... The only condition which ensures that ViewInst and ViewData are precise is that the ...",
    "firstSentences" : "Precise TraceEnable events The Arm ETMv4 architecture specification states that ViewInst and ViewData are imprecise under certain conditions, with some implementation-defined exceptions. The only ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100400/0003/en",
      "printableUri" : "https://developer.arm.com/documentation/100400/0003/en",
      "clickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
      "firstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
        "document_number" : "100400",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3447206",
        "sysurihash" : "orqTgðñVUNy8z7EJ",
        "urihash" : "orqTgðñVUNy8z7EJ",
        "sysuri" : "https://developer.arm.com/documentation/100400/0003/en",
        "systransactionid" : 902343,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1554467268000,
        "topparentid" : 3447206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307666000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114660000,
        "permanentid" : "c67b666673d0cf06d925cec7a3e9f306b70dc21c61d0222087c9ab03b785",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de012a3736a0d2e861bff",
        "transactionid" : 902343,
        "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
        "products" : [ "Cortex-R8" ],
        "date" : 1655114660000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "100400:0003:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114660922913481,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4409,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114610738,
        "syssize" : 4409,
        "sysdate" : 1655114660000,
        "haslayout" : "1",
        "topparent" : "3447206",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3447206,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
        "wordcount" : 295,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114660000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100400/0003/?lang=en",
        "modified" : 1655114596000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114660922913481,
        "uri" : "https://developer.arm.com/documentation/100400/0003/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100400/0003/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en",
      "ClickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
      "FirstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
    },
    "childResults" : [ {
      "title" : "Address Comparator Access Type Registers 0-7",
      "uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/address-comparator-access-type-registers-0-7",
      "printableUri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/address-comparator-access-type-registers-0-7",
      "clickUri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/register-descriptions/address-comparator-access-type-registers-0-7?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/address-comparator-access-type-registers-0-7",
      "excerpt" : "[19:18] ... [1:0] TYPE The type of comparison: 0b00 Instruction address. 0b01 Data load address. 0b10 Data store address. 0b11 Data load or store address. ... RAZ\\/WI.",
      "firstSentences" : "Address Comparator Access Type Registers 0-7 The TRCACATRn controls the access for the data address comparators. Usage constraints There are no usage constraints. Configurations Available in all ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100400/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100400/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
        "firstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
          "document_number" : "100400",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3447206",
          "sysurihash" : "orqTgðñVUNy8z7EJ",
          "urihash" : "orqTgðñVUNy8z7EJ",
          "sysuri" : "https://developer.arm.com/documentation/100400/0003/en",
          "systransactionid" : 902343,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1554467268000,
          "topparentid" : 3447206,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585307666000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114660000,
          "permanentid" : "c67b666673d0cf06d925cec7a3e9f306b70dc21c61d0222087c9ab03b785",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7de012a3736a0d2e861bff",
          "transactionid" : 902343,
          "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-R8" ],
          "date" : 1655114660000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "100400:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114660922913481,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4409,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114610738,
          "syssize" : 4409,
          "sysdate" : 1655114660000,
          "haslayout" : "1",
          "topparent" : "3447206",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3447206,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114660000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100400/0003/?lang=en",
          "modified" : 1655114596000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114660922913481,
          "uri" : "https://developer.arm.com/documentation/100400/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100400/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
        "FirstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Address Comparator Access Type Registers 0-7 ",
        "document_number" : "100400",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3447206",
        "sysurihash" : "Spjx4kL9V80u4bxb",
        "urihash" : "Spjx4kL9V80u4bxb",
        "sysuri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/address-comparator-access-type-registers-0-7",
        "systransactionid" : 902343,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1554467268000,
        "topparentid" : 3447206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307666000,
        "sysconcepts" : "address comparators ; usage constraints ; assignments ; TRCACATR1 ; exception level ; Secure state ; control",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
        "attachmentparentid" : 3447206,
        "parentitem" : "5e7de012a3736a0d2e861bff",
        "concepts" : "address comparators ; usage constraints ; assignments ; TRCACATR1 ; exception level ; Secure state ; control",
        "documenttype" : "html",
        "isattachment" : "3447206",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114655000,
        "permanentid" : "8235a37c0e89f628879a319d86b4101c1a5a1f18c0953734827c115704af",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de014a3736a0d2e861d2c",
        "transactionid" : 902343,
        "title" : "Address Comparator Access Type Registers 0-7 ",
        "products" : [ "Cortex-R8" ],
        "date" : 1655114655000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "100400:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114655170605786,
        "sysisattachment" : "3447206",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3447206,
        "size" : 2866,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/register-descriptions/address-comparator-access-type-registers-0-7?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114610677,
        "syssize" : 2866,
        "sysdate" : 1655114655000,
        "haslayout" : "1",
        "topparent" : "3447206",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3447206,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
        "wordcount" : 124,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114655000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/register-descriptions/address-comparator-access-type-registers-0-7?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100400/0003/embedded-trace-macrocell/register-descriptions/address-comparator-access-type-registers-0-7?lang=en",
        "modified" : 1655114596000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114655170605786,
        "uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/address-comparator-access-type-registers-0-7",
        "syscollection" : "default"
      },
      "Title" : "Address Comparator Access Type Registers 0-7",
      "Uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/address-comparator-access-type-registers-0-7",
      "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/address-comparator-access-type-registers-0-7",
      "ClickUri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/register-descriptions/address-comparator-access-type-registers-0-7?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/address-comparator-access-type-registers-0-7",
      "Excerpt" : "[19:18] ... [1:0] TYPE The type of comparison: 0b00 Instruction address. 0b01 Data load address. 0b10 Data store address. 0b11 Data load or store address. ... RAZ\\/WI.",
      "FirstSentences" : "Address Comparator Access Type Registers 0-7 The TRCACATRn controls the access for the data address comparators. Usage constraints There are no usage constraints. Configurations Available in all ..."
    }, {
      "title" : "Resources and filtering logic",
      "uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/functional-description/resources-and-filtering-logic",
      "printableUri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/functional-description/resources-and-filtering-logic",
      "clickUri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/functional-description/resources-and-filtering-logic?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/functional-description/resources-and-filtering-logic",
      "excerpt" : "Resources and filtering logic The resources and filtering logic blocks contain various comparators and ... They start and stop trace generation, depending on the conditions that have been set.",
      "firstSentences" : "Resources and filtering logic The resources and filtering logic blocks contain various comparators and state machines that are programmed by trace software to trigger and filter the trace ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100400/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100400/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
        "firstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
          "document_number" : "100400",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3447206",
          "sysurihash" : "orqTgðñVUNy8z7EJ",
          "urihash" : "orqTgðñVUNy8z7EJ",
          "sysuri" : "https://developer.arm.com/documentation/100400/0003/en",
          "systransactionid" : 902343,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1554467268000,
          "topparentid" : 3447206,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585307666000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114660000,
          "permanentid" : "c67b666673d0cf06d925cec7a3e9f306b70dc21c61d0222087c9ab03b785",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7de012a3736a0d2e861bff",
          "transactionid" : 902343,
          "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-R8" ],
          "date" : 1655114660000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "100400:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114660922913481,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4409,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114610738,
          "syssize" : 4409,
          "sysdate" : 1655114660000,
          "haslayout" : "1",
          "topparent" : "3447206",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3447206,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114660000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100400/0003/?lang=en",
          "modified" : 1655114596000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114660922913481,
          "uri" : "https://developer.arm.com/documentation/100400/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100400/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
        "FirstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Resources and filtering logic ",
        "document_number" : "100400",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3447206",
        "sysurihash" : "FGNSnHkð5LhNT2rS",
        "urihash" : "FGNSnHkð5LhNT2rS",
        "sysuri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/functional-description/resources-and-filtering-logic",
        "systransactionid" : 902343,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1554467268000,
        "topparentid" : 3447206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307666000,
        "sysconcepts" : "filtering logic ; resources ; trace ; state machines ; comparators",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
        "attachmentparentid" : 3447206,
        "parentitem" : "5e7de012a3736a0d2e861bff",
        "concepts" : "filtering logic ; resources ; trace ; state machines ; comparators",
        "documenttype" : "html",
        "isattachment" : "3447206",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114655000,
        "permanentid" : "af3f819b7ea0a94b7d2283dbf77a97d6dbeb74d508f6b30a8107f17f68ae",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de013a3736a0d2e861ce2",
        "transactionid" : 902343,
        "title" : "Resources and filtering logic ",
        "products" : [ "Cortex-R8" ],
        "date" : 1655114655000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "100400:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114655156940952,
        "sysisattachment" : "3447206",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3447206,
        "size" : 326,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/functional-description/resources-and-filtering-logic?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114610691,
        "syssize" : 326,
        "sysdate" : 1655114655000,
        "haslayout" : "1",
        "topparent" : "3447206",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3447206,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114655000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/functional-description/resources-and-filtering-logic?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100400/0003/embedded-trace-macrocell/functional-description/resources-and-filtering-logic?lang=en",
        "modified" : 1655114596000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114655156940952,
        "uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/functional-description/resources-and-filtering-logic",
        "syscollection" : "default"
      },
      "Title" : "Resources and filtering logic",
      "Uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/functional-description/resources-and-filtering-logic",
      "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/functional-description/resources-and-filtering-logic",
      "ClickUri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/functional-description/resources-and-filtering-logic?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/functional-description/resources-and-filtering-logic",
      "Excerpt" : "Resources and filtering logic The resources and filtering logic blocks contain various comparators and ... They start and stop trace generation, depending on the conditions that have been set.",
      "FirstSentences" : "Resources and filtering logic The resources and filtering logic blocks contain various comparators and state machines that are programmed by trace software to trigger and filter the trace ..."
    }, {
      "title" : "Data Value Comparator Mask Registers 0-1",
      "uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/data-value-comparator-mask-registers-0-1",
      "printableUri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/data-value-comparator-mask-registers-0-1",
      "clickUri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/register-descriptions/data-value-comparator-mask-registers-0-1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/data-value-comparator-mask-registers-0-1",
      "excerpt" : "Data Value Comparator Mask Registers 0-1 The TRCDVCMRn control the mask value for the ... Usage constraints There are no usage constraints. Configurations Available in all configurations.",
      "firstSentences" : "Data Value Comparator Mask Registers 0-1 The TRCDVCMRn control the mask value for the data value comparators. Usage constraints There are no usage constraints. Configurations Available in all ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100400/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100400/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
        "firstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
          "document_number" : "100400",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3447206",
          "sysurihash" : "orqTgðñVUNy8z7EJ",
          "urihash" : "orqTgðñVUNy8z7EJ",
          "sysuri" : "https://developer.arm.com/documentation/100400/0003/en",
          "systransactionid" : 902343,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1554467268000,
          "topparentid" : 3447206,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585307666000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114660000,
          "permanentid" : "c67b666673d0cf06d925cec7a3e9f306b70dc21c61d0222087c9ab03b785",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7de012a3736a0d2e861bff",
          "transactionid" : 902343,
          "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-R8" ],
          "date" : 1655114660000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "100400:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114660922913481,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4409,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114610738,
          "syssize" : 4409,
          "sysdate" : 1655114660000,
          "haslayout" : "1",
          "topparent" : "3447206",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3447206,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114660000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100400/0003/?lang=en",
          "modified" : 1655114596000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114660922913481,
          "uri" : "https://developer.arm.com/documentation/100400/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100400/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
        "FirstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Data Value Comparator Mask Registers 0-1 ",
        "document_number" : "100400",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3447206",
        "sysurihash" : "wglCj4OVz7sKuñpB",
        "urihash" : "wglCj4OVz7sKuñpB",
        "sysuri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/data-value-comparator-mask-registers-0-1",
        "systransactionid" : 902343,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1554467268000,
        "topparentid" : 3447206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307666000,
        "sysconcepts" : "usage constraints ; assignments ; configurations ; mask ; comparators ; Reset ; Register",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
        "attachmentparentid" : 3447206,
        "parentitem" : "5e7de012a3736a0d2e861bff",
        "concepts" : "usage constraints ; assignments ; configurations ; mask ; comparators ; Reset ; Register",
        "documenttype" : "html",
        "isattachment" : "3447206",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114655000,
        "permanentid" : "f33d2b7d4d4a908823af9b7afae36f3ce8e21cc1f3898158abeccfcade99",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de014a3736a0d2e861d2e",
        "transactionid" : 902343,
        "title" : "Data Value Comparator Mask Registers 0-1 ",
        "products" : [ "Cortex-R8" ],
        "date" : 1655114655000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "100400:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114655132932918,
        "sysisattachment" : "3447206",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3447206,
        "size" : 628,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/register-descriptions/data-value-comparator-mask-registers-0-1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114610660,
        "syssize" : 628,
        "sysdate" : 1655114655000,
        "haslayout" : "1",
        "topparent" : "3447206",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3447206,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
        "wordcount" : 51,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114655000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/register-descriptions/data-value-comparator-mask-registers-0-1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100400/0003/embedded-trace-macrocell/register-descriptions/data-value-comparator-mask-registers-0-1?lang=en",
        "modified" : 1655114596000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114655132932918,
        "uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/data-value-comparator-mask-registers-0-1",
        "syscollection" : "default"
      },
      "Title" : "Data Value Comparator Mask Registers 0-1",
      "Uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/data-value-comparator-mask-registers-0-1",
      "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/data-value-comparator-mask-registers-0-1",
      "ClickUri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/register-descriptions/data-value-comparator-mask-registers-0-1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/data-value-comparator-mask-registers-0-1",
      "Excerpt" : "Data Value Comparator Mask Registers 0-1 The TRCDVCMRn control the mask value for the ... Usage constraints There are no usage constraints. Configurations Available in all configurations.",
      "FirstSentences" : "Data Value Comparator Mask Registers 0-1 The TRCDVCMRn control the mask value for the data value comparators. Usage constraints There are no usage constraints. Configurations Available in all ..."
    } ],
    "totalNumberOfChildResults" : 391,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Precise TraceEnable events ",
      "document_number" : "100400",
      "document_version" : "0003",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "3447206",
      "sysurihash" : "Cy2y3oeS1zgnidxz",
      "urihash" : "Cy2y3oeS1zgnidxz",
      "sysuri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/operation/precise-traceenable-events",
      "systransactionid" : 902343,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1554467268000,
      "topparentid" : 3447206,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585307666000,
      "sysconcepts" : "ViewData ; ViewInst ; implementation-defined exceptions ; specification states ; imprecise",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
      "attachmentparentid" : 3447206,
      "parentitem" : "5e7de012a3736a0d2e861bff",
      "concepts" : "ViewData ; ViewInst ; implementation-defined exceptions ; specification states ; imprecise",
      "documenttype" : "html",
      "isattachment" : "3447206",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1655114655000,
      "permanentid" : "5e10b2d0298cfd29cac37bb0868e73a9993eb77973080b4e5da72212d49c",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7de013a3736a0d2e861cef",
      "transactionid" : 902343,
      "title" : "Precise TraceEnable events ",
      "products" : [ "Cortex-R8" ],
      "date" : 1655114655000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Real-time Processors" ],
      "document_id" : "100400:0003:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655114655188731183,
      "sysisattachment" : "3447206",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3447206,
      "size" : 341,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/operation/precise-traceenable-events?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655114610677,
      "syssize" : 341,
      "sysdate" : 1655114655000,
      "haslayout" : "1",
      "topparent" : "3447206",
      "label_version" : "r0p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3447206,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
      "wordcount" : 33,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655114655000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/operation/precise-traceenable-events?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100400/0003/embedded-trace-macrocell/operation/precise-traceenable-events?lang=en",
      "modified" : 1655114596000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655114655188731183,
      "uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/operation/precise-traceenable-events",
      "syscollection" : "default"
    },
    "Title" : "Precise TraceEnable events",
    "Uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/operation/precise-traceenable-events",
    "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/operation/precise-traceenable-events",
    "ClickUri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/operation/precise-traceenable-events?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/operation/precise-traceenable-events",
    "Excerpt" : "Precise TraceEnable events The Arm ETMv4 architecture specification states that ViewInst and ViewData ... The only condition which ensures that ViewInst and ViewData are precise is that the ...",
    "FirstSentences" : "Precise TraceEnable events The Arm ETMv4 architecture specification states that ViewInst and ViewData are imprecise under certain conditions, with some implementation-defined exceptions. The only ..."
  }, {
    "title" : "ARM Cortex-A34 Processor Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100246/0001/en/pdf/cortex_a34_trm_100246_0001_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100246/0001/en/pdf/cortex_a34_trm_100246_0001_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/60b871f615ea424a9cf05728",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en/pdf/cortex_a34_trm_100246_0001_00_en.pdf",
    "excerpt" : "Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM ... ARM Limited. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349 Confidentiality Status",
    "firstSentences" : "ARM® Cortex-A34 Processor Revision: r0p1 Technical Reference Manual Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved. ARM 100246_0001_00_en ARM® Cortex-A34 Processor",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Cortex-A34 Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100246/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100246/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A34 Processor Technical Reference Manual ...",
      "firstSentences" : "ARM\\u00AE Cortex-A34 Processor Technical Reference Manual Revision r0p1 Copyright \\u00A9 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Cortex-A34 Processor Technical Reference Manual ",
        "document_number" : "100246",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4611252",
        "sysurihash" : "ðlðwYwIF2Qw1qBrr",
        "urihash" : "ðlðwYwIF2Qw1qBrr",
        "sysuri" : "https://developer.arm.com/documentation/100246/0001/en",
        "systransactionid" : 902341,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1488644449000,
        "topparentid" : 4611252,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1622700530000,
        "sysconcepts" : "Non-Confidential ; Confidential First ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572" ],
        "concepts" : "Non-Confidential ; Confidential First ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114515000,
        "permanentid" : "788b1f1c9f547009251a86b3020234c888e5241d13c1ed71f1c2a4ab80b1",
        "syslanguage" : [ "English" ],
        "itemid" : "60b871f215ea424a9cf05577",
        "transactionid" : 902341,
        "title" : "ARM Cortex-A34 Processor Technical Reference Manual ",
        "products" : [ "Cortex-A34" ],
        "date" : 1655114515000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100246:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114515039084929,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4208,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114510308,
        "syssize" : 4208,
        "sysdate" : 1655114515000,
        "haslayout" : "1",
        "topparent" : "4611252",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4611252,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A34 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 279,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A34" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114515000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100246/0001/?lang=en",
        "modified" : 1655114486000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114515039084929,
        "uri" : "https://developer.arm.com/documentation/100246/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A34 Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100246/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100246/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A34 Processor Technical Reference Manual ...",
      "FirstSentences" : "ARM\\u00AE Cortex-A34 Processor Technical Reference Manual Revision r0p1 Copyright \\u00A9 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Revisions/Revisions",
      "printableUri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Revisions/Revisions",
      "clickUri" : "https://developer.arm.com/documentation/100246/0001/Appendices/Revisions/Revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en/Appendices/Revisions/Revisions",
      "excerpt" : "Trace ID Register. ... CTI Peripheral Identification Register 2. r0p1 Bits [9:0] updated in CPTR_EL3. ... Cross trigger register summary. ... GIC signals. All versions Revisions Cortex-A34",
      "firstSentences" : "Revisions This section describes the technical changes between released issues of this document. Table B-1 Issue 0000-00 Change Location Affects First release for r0p0. - - Table B-2 Issue 0001-00 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A34 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100246/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100246/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A34 Processor Technical Reference Manual ...",
        "firstSentences" : "ARM\\u00AE Cortex-A34 Processor Technical Reference Manual Revision r0p1 Copyright \\u00A9 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A34 Processor Technical Reference Manual ",
          "document_number" : "100246",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4611252",
          "sysurihash" : "ðlðwYwIF2Qw1qBrr",
          "urihash" : "ðlðwYwIF2Qw1qBrr",
          "sysuri" : "https://developer.arm.com/documentation/100246/0001/en",
          "systransactionid" : 902341,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1488644449000,
          "topparentid" : 4611252,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1622700530000,
          "sysconcepts" : "Non-Confidential ; Confidential First ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572" ],
          "concepts" : "Non-Confidential ; Confidential First ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114515000,
          "permanentid" : "788b1f1c9f547009251a86b3020234c888e5241d13c1ed71f1c2a4ab80b1",
          "syslanguage" : [ "English" ],
          "itemid" : "60b871f215ea424a9cf05577",
          "transactionid" : 902341,
          "title" : "ARM Cortex-A34 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A34" ],
          "date" : 1655114515000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100246:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114515039084929,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4208,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114510308,
          "syssize" : 4208,
          "sysdate" : 1655114515000,
          "haslayout" : "1",
          "topparent" : "4611252",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4611252,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A34 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 279,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A34" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114515000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100246/0001/?lang=en",
          "modified" : 1655114486000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114515039084929,
          "uri" : "https://developer.arm.com/documentation/100246/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A34 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100246/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100246/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A34 Processor Technical Reference Manual ...",
        "FirstSentences" : "ARM\\u00AE Cortex-A34 Processor Technical Reference Manual Revision r0p1 Copyright \\u00A9 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "100246",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4611252",
        "sysurihash" : "pTa3GxMxpkrIRgðc",
        "urihash" : "pTa3GxMxpkrIRgðc",
        "sysuri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Revisions/Revisions",
        "systransactionid" : 902341,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1488644449000,
        "topparentid" : 4611252,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1622700530000,
        "sysconcepts" : "register ; EL1 ; GIC signals ; Multiprocessor Affinity ; Interface Identification ; technical changes ; nVSEI ; nREI",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572" ],
        "attachmentparentid" : 4611252,
        "parentitem" : "60b871f215ea424a9cf05577",
        "concepts" : "register ; EL1 ; GIC signals ; Multiprocessor Affinity ; Interface Identification ; technical changes ; nVSEI ; nREI",
        "documenttype" : "html",
        "isattachment" : "4611252",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114515000,
        "permanentid" : "e6a0312741fdefa206e5e7141b78dc3f71662b7c0639a52f3d40fccdb766",
        "syslanguage" : [ "English" ],
        "itemid" : "60b871f615ea424a9cf0570a",
        "transactionid" : 902341,
        "title" : "Revisions ",
        "products" : [ "Cortex-A34" ],
        "date" : 1655114515000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100246:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114515176842031,
        "sysisattachment" : "4611252",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4611252,
        "size" : 1085,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100246/0001/Appendices/Revisions/Revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114510308,
        "syssize" : 1085,
        "sysdate" : 1655114515000,
        "haslayout" : "1",
        "topparent" : "4611252",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4611252,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A34 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 83,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A34" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114515000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100246/0001/Appendices/Revisions/Revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100246/0001/Appendices/Revisions/Revisions?lang=en",
        "modified" : 1655114486000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114515176842031,
        "uri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Revisions/Revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Revisions/Revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Revisions/Revisions",
      "ClickUri" : "https://developer.arm.com/documentation/100246/0001/Appendices/Revisions/Revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en/Appendices/Revisions/Revisions",
      "Excerpt" : "Trace ID Register. ... CTI Peripheral Identification Register 2. r0p1 Bits [9:0] updated in CPTR_EL3. ... Cross trigger register summary. ... GIC signals. All versions Revisions Cortex-A34",
      "FirstSentences" : "Revisions This section describes the technical changes between released issues of this document. Table B-1 Issue 0000-00 Change Location Affects First release for r0p0. - - Table B-2 Issue 0001-00 ..."
    }, {
      "title" : "Appendices",
      "uri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices",
      "printableUri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices",
      "clickUri" : "https://developer.arm.com/documentation/100246/0001/Appendices?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en/Appendices",
      "excerpt" : "Appendices Table of Contents A Signal Descriptions About the signal descriptions Processor configuration signals Clock signals Reset signals GIC ... B Revisions Revisions Appendices Cortex-A34",
      "firstSentences" : "Appendices Table of Contents A Signal Descriptions About the signal descriptions Processor configuration signals Clock signals Reset signals GIC signals Generic Timer signals Power management ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A34 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100246/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100246/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A34 Processor Technical Reference Manual ...",
        "firstSentences" : "ARM\\u00AE Cortex-A34 Processor Technical Reference Manual Revision r0p1 Copyright \\u00A9 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A34 Processor Technical Reference Manual ",
          "document_number" : "100246",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4611252",
          "sysurihash" : "ðlðwYwIF2Qw1qBrr",
          "urihash" : "ðlðwYwIF2Qw1qBrr",
          "sysuri" : "https://developer.arm.com/documentation/100246/0001/en",
          "systransactionid" : 902341,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1488644449000,
          "topparentid" : 4611252,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1622700530000,
          "sysconcepts" : "Non-Confidential ; Confidential First ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572" ],
          "concepts" : "Non-Confidential ; Confidential First ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114515000,
          "permanentid" : "788b1f1c9f547009251a86b3020234c888e5241d13c1ed71f1c2a4ab80b1",
          "syslanguage" : [ "English" ],
          "itemid" : "60b871f215ea424a9cf05577",
          "transactionid" : 902341,
          "title" : "ARM Cortex-A34 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A34" ],
          "date" : 1655114515000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100246:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114515039084929,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4208,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114510308,
          "syssize" : 4208,
          "sysdate" : 1655114515000,
          "haslayout" : "1",
          "topparent" : "4611252",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4611252,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A34 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 279,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A34" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114515000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100246/0001/?lang=en",
          "modified" : 1655114486000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114515039084929,
          "uri" : "https://developer.arm.com/documentation/100246/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A34 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100246/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100246/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A34 Processor Technical Reference Manual ...",
        "FirstSentences" : "ARM\\u00AE Cortex-A34 Processor Technical Reference Manual Revision r0p1 Copyright \\u00A9 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Appendices ",
        "document_number" : "100246",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4611252",
        "sysurihash" : "LXmeK4l3nEaGJGtE",
        "urihash" : "LXmeK4l3nEaGJGtE",
        "sysuri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices",
        "systransactionid" : 902341,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1488644449000,
        "topparentid" : 4611252,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1622700530000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572" ],
        "attachmentparentid" : 4611252,
        "parentitem" : "60b871f215ea424a9cf05577",
        "documenttype" : "html",
        "isattachment" : "4611252",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114515000,
        "permanentid" : "e85f02d58b6d86a2309b2e6dc1e43725252fa295b0177434f129a4ac9c03",
        "syslanguage" : [ "English", "Catalan" ],
        "itemid" : "60b871f615ea424a9cf056f0",
        "transactionid" : 902341,
        "title" : "Appendices ",
        "products" : [ "Cortex-A34" ],
        "date" : 1655114515000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100246:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114515091589484,
        "sysisattachment" : "4611252",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4611252,
        "size" : 551,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100246/0001/Appendices?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114510308,
        "syssize" : 551,
        "sysdate" : 1655114515000,
        "haslayout" : "1",
        "topparent" : "4611252",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4611252,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A34 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 41,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A34" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114515000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100246/0001/Appendices?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100246/0001/Appendices?lang=en",
        "modified" : 1655114486000,
        "latest_version" : "true",
        "language" : [ "English", "Catalan" ],
        "sysrowid" : 1655114515091589484,
        "uri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices",
        "syscollection" : "default"
      },
      "Title" : "Appendices",
      "Uri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices",
      "PrintableUri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices",
      "ClickUri" : "https://developer.arm.com/documentation/100246/0001/Appendices?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en/Appendices",
      "Excerpt" : "Appendices Table of Contents A Signal Descriptions About the signal descriptions Processor configuration signals Clock signals Reset signals GIC ... B Revisions Revisions Appendices Cortex-A34",
      "FirstSentences" : "Appendices Table of Contents A Signal Descriptions About the signal descriptions Processor configuration signals Clock signals Reset signals GIC signals Generic Timer signals Power management ..."
    }, {
      "title" : "Signal Descriptions",
      "uri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Signal-Descriptions",
      "printableUri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Signal-Descriptions",
      "clickUri" : "https://developer.arm.com/documentation/100246/0001/Appendices/Signal-Descriptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en/Appendices/Signal-Descriptions",
      "excerpt" : "AXI interface signals. ... ETM signals. PMU interface signals. CTI interface signals. DFT interface signals. MBIST interface signals. Signal Descriptions Cortex-A34",
      "firstSentences" : "Signal Descriptions This appendix describes the signals at the external interfaces of the processor. It contains the following sections: About the signal descriptions. Processor configuration ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A34 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100246/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100246/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A34 Processor Technical Reference Manual ...",
        "firstSentences" : "ARM\\u00AE Cortex-A34 Processor Technical Reference Manual Revision r0p1 Copyright \\u00A9 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A34 Processor Technical Reference Manual ",
          "document_number" : "100246",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4611252",
          "sysurihash" : "ðlðwYwIF2Qw1qBrr",
          "urihash" : "ðlðwYwIF2Qw1qBrr",
          "sysuri" : "https://developer.arm.com/documentation/100246/0001/en",
          "systransactionid" : 902341,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1488644449000,
          "topparentid" : 4611252,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1622700530000,
          "sysconcepts" : "Non-Confidential ; Confidential First ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572" ],
          "concepts" : "Non-Confidential ; Confidential First ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114515000,
          "permanentid" : "788b1f1c9f547009251a86b3020234c888e5241d13c1ed71f1c2a4ab80b1",
          "syslanguage" : [ "English" ],
          "itemid" : "60b871f215ea424a9cf05577",
          "transactionid" : 902341,
          "title" : "ARM Cortex-A34 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A34" ],
          "date" : 1655114515000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100246:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114515039084929,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4208,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114510308,
          "syssize" : 4208,
          "sysdate" : 1655114515000,
          "haslayout" : "1",
          "topparent" : "4611252",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4611252,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A34 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 279,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A34" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114515000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100246/0001/?lang=en",
          "modified" : 1655114486000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114515039084929,
          "uri" : "https://developer.arm.com/documentation/100246/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A34 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100246/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100246/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A34 Processor Technical Reference Manual ...",
        "FirstSentences" : "ARM\\u00AE Cortex-A34 Processor Technical Reference Manual Revision r0p1 Copyright \\u00A9 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Signal Descriptions ",
        "document_number" : "100246",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4611252",
        "sysurihash" : "As5znD6Oð8VTFBT6",
        "urihash" : "As5znD6Oð8VTFBT6",
        "sysuri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Signal-Descriptions",
        "systransactionid" : 902341,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1488644449000,
        "topparentid" : 4611252,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1622700530000,
        "sysconcepts" : "interface signals ; Broadcast",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572" ],
        "attachmentparentid" : 4611252,
        "parentitem" : "60b871f215ea424a9cf05577",
        "concepts" : "interface signals ; Broadcast",
        "documenttype" : "html",
        "isattachment" : "4611252",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114515000,
        "permanentid" : "17c73a3461db462f82c5aa83898ee2916de3a8aecf4bfa08b6120089734e",
        "syslanguage" : [ "English" ],
        "itemid" : "60b871f615ea424a9cf056f1",
        "transactionid" : 902341,
        "title" : "Signal Descriptions ",
        "products" : [ "Cortex-A34" ],
        "date" : 1655114515000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100246:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114515045536164,
        "sysisattachment" : "4611252",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4611252,
        "size" : 645,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100246/0001/Appendices/Signal-Descriptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114510308,
        "syssize" : 645,
        "sysdate" : 1655114515000,
        "haslayout" : "1",
        "topparent" : "4611252",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4611252,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A34 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 45,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A34" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114515000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100246/0001/Appendices/Signal-Descriptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100246/0001/Appendices/Signal-Descriptions?lang=en",
        "modified" : 1655114486000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114515045536164,
        "uri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Signal-Descriptions",
        "syscollection" : "default"
      },
      "Title" : "Signal Descriptions",
      "Uri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Signal-Descriptions",
      "PrintableUri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Signal-Descriptions",
      "ClickUri" : "https://developer.arm.com/documentation/100246/0001/Appendices/Signal-Descriptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en/Appendices/Signal-Descriptions",
      "Excerpt" : "AXI interface signals. ... ETM signals. PMU interface signals. CTI interface signals. DFT interface signals. MBIST interface signals. Signal Descriptions Cortex-A34",
      "FirstSentences" : "Signal Descriptions This appendix describes the signals at the external interfaces of the processor. It contains the following sections: About the signal descriptions. Processor configuration ..."
    } ],
    "totalNumberOfChildResults" : 355,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM Cortex-A34 Processor Technical Reference Manual ",
      "document_number" : "100246",
      "document_version" : "0001",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4611252",
      "sysauthor" : "ARM",
      "sysurihash" : "j7XBBxðe1DL2O7cE",
      "urihash" : "j7XBBxðe1DL2O7cE",
      "sysuri" : "https://developer.arm.com/documentation/100246/0001/en/pdf/cortex_a34_trm_100246_0001_00_en.pdf",
      "systransactionid" : 902341,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1488644449000,
      "topparentid" : 4611252,
      "numberofpages" : 568,
      "sysconcepts" : "usage constraints ; instructions ; registers ; configurations ; reset ; Advances SIMD ; interfacing ; translations ; A34 processor ; L2 caches ; power domains ; configuration notes ; condition codes ; signals ; trace unit ; maintenance operations",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572" ],
      "attachmentparentid" : 4611252,
      "parentitem" : "60b871f215ea424a9cf05577",
      "concepts" : "usage constraints ; instructions ; registers ; configurations ; reset ; Advances SIMD ; interfacing ; translations ; A34 processor ; L2 caches ; power domains ; configuration notes ; condition codes ; signals ; trace unit ; maintenance operations",
      "documenttype" : "pdf",
      "isattachment" : "4611252",
      "sysindexeddate" : 1655114517000,
      "permanentid" : "48dc5e852ec17b3047f3eaac2805316993ddc89010cbd40e9e71ddaa117a",
      "syslanguage" : [ "English" ],
      "itemid" : "60b871f615ea424a9cf05728",
      "transactionid" : 902341,
      "title" : "ARM Cortex-A34 Processor Technical Reference Manual ",
      "subject" : "Cortex-A34 Technical Reference Manual. TRM. This book gives reference documentation for the Cortex-A34 processor. It contains programming details for registers and describes the memory system, caches, debug trace, and interrupts.",
      "date" : 1655114517000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100246:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655114517454978166,
      "sysisattachment" : "4611252",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4611252,
      "size" : 2476957,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/60b871f615ea424a9cf05728",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655114514899,
      "syssubject" : "Cortex-A34 Technical Reference Manual. TRM. This book gives reference documentation for the Cortex-A34 processor. It contains programming details for registers and describes the memory system, caches, debug trace, and interrupts.",
      "syssize" : 2476957,
      "sysdate" : 1655114517000,
      "topparent" : "4611252",
      "author" : "ARM",
      "label_version" : "r0p1",
      "systopparentid" : 4611252,
      "content_description" : "This Technical Reference Manual is for the Cortex-A34 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 4963,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A34" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655114517000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/60b871f615ea424a9cf05728",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655114517454978166,
      "uri" : "https://developer.arm.com/documentation/100246/0001/en/pdf/cortex_a34_trm_100246_0001_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM Cortex-A34 Processor Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100246/0001/en/pdf/cortex_a34_trm_100246_0001_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100246/0001/en/pdf/cortex_a34_trm_100246_0001_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/60b871f615ea424a9cf05728",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en/pdf/cortex_a34_trm_100246_0001_00_en.pdf",
    "Excerpt" : "Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM ... ARM Limited. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349 Confidentiality Status",
    "FirstSentences" : "ARM® Cortex-A34 Processor Revision: r0p1 Technical Reference Manual Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved. ARM 100246_0001_00_en ARM® Cortex-A34 Processor"
  }, {
    "title" : "Context ID Comparator Control Register 0",
    "uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/context-id-comparator-control-register-0",
    "printableUri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/context-id-comparator-control-register-0",
    "clickUri" : "https://developer.arm.com/documentation/100241/0100/debug/etm-registers/context-id-comparator-control-register-0?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/context-id-comparator-control-register-0",
    "excerpt" : "Context ID Comparator Control Register 0 The TRCCIDCCTLR0 characteristics are: Purpose Controls the mask value for ... Usage constraints Accepts writes only when the trace unit is disabled.",
    "firstSentences" : "Context ID Comparator Control Register 0 The TRCCIDCCTLR0 characteristics are: Purpose Controls the mask value for the context ID comparators. Usage constraints Accepts writes only when the trace ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A32 Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100241/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100241/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
      "firstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A32 Processor Technical Reference Manual ",
        "document_number" : "100241",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4194177",
        "sysurihash" : "MjgOb8RMzkrIzVAñ",
        "urihash" : "MjgOb8RMzkrIzVAñ",
        "sysuri" : "https://developer.arm.com/documentation/100241/0100/en",
        "systransactionid" : 902340,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549271399000,
        "topparentid" : 4194177,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302080000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114442000,
        "permanentid" : "d569e4b5d8d0b42f5bd958b1875c3259eeb7ae3680f387820e293df8b3a6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dca40cbfe76649ba525d9",
        "transactionid" : 902340,
        "title" : "Arm Cortex-A32 Processor Technical Reference Manual ",
        "products" : [ "Cortex-A32" ],
        "date" : 1655114441000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100241:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114441893387701,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4287,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114429983,
        "syssize" : 4287,
        "sysdate" : 1655114441000,
        "haslayout" : "1",
        "topparent" : "4194177",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4194177,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 283,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114442000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100241/0100/?lang=en",
        "modified" : 1655114399000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114441893387701,
        "uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A32 Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100241/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
      "FirstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
    },
    "childResults" : [ {
      "title" : "ROM Table Component Identification Registers",
      "uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/rom-table/rom-table-component-identification-registers",
      "printableUri" : "https://developer.arm.com/documentation/100241/0100/en/debug/rom-table/rom-table-component-identification-registers",
      "clickUri" : "https://developer.arm.com/documentation/100241/0100/debug/rom-table/rom-table-component-identification-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/debug/rom-table/rom-table-component-identification-registers",
      "excerpt" : "ROM Table Component Identification Registers There are four read-only ROM Table Component ... Table C8-5 Summary of the ROM table component Identification registers Register Value Offset ...",
      "firstSentences" : "ROM Table Component Identification Registers There are four read-only ROM Table Component Identification Registers, Component ID0 through Component ID3. Table C8-5 Summary of the ROM table ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A32 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100241/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A32 Processor Technical Reference Manual ",
          "document_number" : "100241",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4194177",
          "sysurihash" : "MjgOb8RMzkrIzVAñ",
          "urihash" : "MjgOb8RMzkrIzVAñ",
          "sysuri" : "https://developer.arm.com/documentation/100241/0100/en",
          "systransactionid" : 902340,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549271399000,
          "topparentid" : 4194177,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585302080000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114442000,
          "permanentid" : "d569e4b5d8d0b42f5bd958b1875c3259eeb7ae3680f387820e293df8b3a6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dca40cbfe76649ba525d9",
          "transactionid" : 902340,
          "title" : "Arm Cortex-A32 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A32" ],
          "date" : 1655114441000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100241:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114441893387701,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4287,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114429983,
          "syssize" : 4287,
          "sysdate" : 1655114441000,
          "haslayout" : "1",
          "topparent" : "4194177",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4194177,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 283,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114442000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100241/0100/?lang=en",
          "modified" : 1655114399000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114441893387701,
          "uri" : "https://developer.arm.com/documentation/100241/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A32 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ROM Table Component Identification Registers ",
        "document_number" : "100241",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4194177",
        "sysurihash" : "S7LIñd7S0PNtbL8U",
        "urihash" : "S7LIñd7S0PNtbL8U",
        "sysuri" : "https://developer.arm.com/documentation/100241/0100/en/debug/rom-table/rom-table-component-identification-registers",
        "systransactionid" : 902340,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549271399000,
        "topparentid" : 4194177,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302080000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "attachmentparentid" : 4194177,
        "parentitem" : "5e7dca40cbfe76649ba525d9",
        "documenttype" : "html",
        "isattachment" : "4194177",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114441000,
        "permanentid" : "3aa2a6f77ea31d6dddb2c72f8bce872e13281eca7cb05e6f3e3e61aa57fa",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dca42cbfe76649ba52704",
        "transactionid" : 902340,
        "title" : "ROM Table Component Identification Registers ",
        "products" : [ "Cortex-A32" ],
        "date" : 1655114441000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100241:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114441066556441,
        "sysisattachment" : "4194177",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4194177,
        "size" : 485,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100241/0100/debug/rom-table/rom-table-component-identification-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114429733,
        "syssize" : 485,
        "sysdate" : 1655114441000,
        "haslayout" : "1",
        "topparent" : "4194177",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4194177,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 42,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114441000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/debug/rom-table/rom-table-component-identification-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100241/0100/debug/rom-table/rom-table-component-identification-registers?lang=en",
        "modified" : 1655114399000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114441066556441,
        "uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/rom-table/rom-table-component-identification-registers",
        "syscollection" : "default"
      },
      "Title" : "ROM Table Component Identification Registers",
      "Uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/rom-table/rom-table-component-identification-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en/debug/rom-table/rom-table-component-identification-registers",
      "ClickUri" : "https://developer.arm.com/documentation/100241/0100/debug/rom-table/rom-table-component-identification-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/debug/rom-table/rom-table-component-identification-registers",
      "Excerpt" : "ROM Table Component Identification Registers There are four read-only ROM Table Component ... Table C8-5 Summary of the ROM table component Identification registers Register Value Offset ...",
      "FirstSentences" : "ROM Table Component Identification Registers There are four read-only ROM Table Component Identification Registers, Component ID0 through Component ID3. Table C8-5 Summary of the ROM table ..."
    }, {
      "title" : "Attributes of the ACE master interface",
      "uri" : "https://developer.arm.com/documentation/100241/0100/en/functional-description/ace-master-interface/attributes-of-the-ace-master-interface",
      "printableUri" : "https://developer.arm.com/documentation/100241/0100/en/functional-description/ace-master-interface/attributes-of-the-ace-master-interface",
      "clickUri" : "https://developer.arm.com/documentation/100241/0100/functional-description/ace-master-interface/attributes-of-the-ace-master-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/functional-description/ace-master-interface/attributes-of-the-ace-master-interface",
      "excerpt" : "5 coherency operations. ... This is the same as the maximum number of outstanding writes. ... Two part DVMs use the same ID for both parts, and therefore can have two outstanding transactions ...",
      "firstSentences" : "Attributes of the ACE master interface The table lists the maximum possible values for the read and write issuing capabilities if the processor includes four cores. n Number of cores. m 1 if the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A32 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100241/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A32 Processor Technical Reference Manual ",
          "document_number" : "100241",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4194177",
          "sysurihash" : "MjgOb8RMzkrIzVAñ",
          "urihash" : "MjgOb8RMzkrIzVAñ",
          "sysuri" : "https://developer.arm.com/documentation/100241/0100/en",
          "systransactionid" : 902340,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549271399000,
          "topparentid" : 4194177,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585302080000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114442000,
          "permanentid" : "d569e4b5d8d0b42f5bd958b1875c3259eeb7ae3680f387820e293df8b3a6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dca40cbfe76649ba525d9",
          "transactionid" : 902340,
          "title" : "Arm Cortex-A32 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A32" ],
          "date" : 1655114441000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100241:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114441893387701,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4287,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114429983,
          "syssize" : 4287,
          "sysdate" : 1655114441000,
          "haslayout" : "1",
          "topparent" : "4194177",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4194177,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 283,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114442000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100241/0100/?lang=en",
          "modified" : 1655114399000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114441893387701,
          "uri" : "https://developer.arm.com/documentation/100241/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A32 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Attributes of the ACE master interface ",
        "document_number" : "100241",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4194177",
        "sysurihash" : "zðxKFmfYu2GThBai",
        "urihash" : "zðxKFmfYu2GThBai",
        "sysuri" : "https://developer.arm.com/documentation/100241/0100/en/functional-description/ace-master-interface/attributes-of-the-ace-master-interface",
        "systransactionid" : 902340,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549271399000,
        "topparentid" : 4194177,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302080000,
        "sysconcepts" : "issuing capabilities ; cores ; memory ; reads ; master interface ; ACP ; A9 ; cluster ; outstanding transactions ; future products ; access sequence ; linefill requests ; write-back cacheable ; compatibility ; peripherals ; Write-through",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "attachmentparentid" : 4194177,
        "parentitem" : "5e7dca40cbfe76649ba525d9",
        "concepts" : "issuing capabilities ; cores ; memory ; reads ; master interface ; ACP ; A9 ; cluster ; outstanding transactions ; future products ; access sequence ; linefill requests ; write-back cacheable ; compatibility ; peripherals ; Write-through",
        "documenttype" : "html",
        "isattachment" : "4194177",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114441000,
        "permanentid" : "9110dd32f802c147eee1de3703ec7ef388c1b91f5fdf62313d8c9d45ffd6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dca41cbfe76649ba52624",
        "transactionid" : 902340,
        "title" : "Attributes of the ACE master interface ",
        "products" : [ "Cortex-A32" ],
        "date" : 1655114441000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100241:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114441061773704,
        "sysisattachment" : "4194177",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4194177,
        "size" : 3194,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100241/0100/functional-description/ace-master-interface/attributes-of-the-ace-master-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114429717,
        "syssize" : 3194,
        "sysdate" : 1655114441000,
        "haslayout" : "1",
        "topparent" : "4194177",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4194177,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 182,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114441000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/functional-description/ace-master-interface/attributes-of-the-ace-master-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100241/0100/functional-description/ace-master-interface/attributes-of-the-ace-master-interface?lang=en",
        "modified" : 1655114399000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114441061773704,
        "uri" : "https://developer.arm.com/documentation/100241/0100/en/functional-description/ace-master-interface/attributes-of-the-ace-master-interface",
        "syscollection" : "default"
      },
      "Title" : "Attributes of the ACE master interface",
      "Uri" : "https://developer.arm.com/documentation/100241/0100/en/functional-description/ace-master-interface/attributes-of-the-ace-master-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en/functional-description/ace-master-interface/attributes-of-the-ace-master-interface",
      "ClickUri" : "https://developer.arm.com/documentation/100241/0100/functional-description/ace-master-interface/attributes-of-the-ace-master-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/functional-description/ace-master-interface/attributes-of-the-ace-master-interface",
      "Excerpt" : "5 coherency operations. ... This is the same as the maximum number of outstanding writes. ... Two part DVMs use the same ID for both parts, and therefore can have two outstanding transactions ...",
      "FirstSentences" : "Attributes of the ACE master interface The table lists the maximum possible values for the read and write issuing capabilities if the processor includes four cores. n Number of cores. m 1 if the ..."
    }, {
      "title" : "VM Active Priority Register",
      "uri" : "https://developer.arm.com/documentation/100241/0100/en/register-descriptions/gic-registers/vm-active-priority-register",
      "printableUri" : "https://developer.arm.com/documentation/100241/0100/en/register-descriptions/gic-registers/vm-active-priority-register",
      "clickUri" : "https://developer.arm.com/documentation/100241/0100/register-descriptions/gic-registers/vm-active-priority-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/register-descriptions/gic-registers/vm-active-priority-register",
      "excerpt" : "VM Active Priority Register GICV_APR0 For software compatibility, this register is present in the ... However, in a virtualized system, it is not used when preserving and restoring state.",
      "firstSentences" : "VM Active Priority Register GICV_APR0 For software compatibility, this register is present in the virtual CPU interface. However, in a virtualized system, it is not used when preserving and ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A32 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100241/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A32 Processor Technical Reference Manual ",
          "document_number" : "100241",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4194177",
          "sysurihash" : "MjgOb8RMzkrIzVAñ",
          "urihash" : "MjgOb8RMzkrIzVAñ",
          "sysuri" : "https://developer.arm.com/documentation/100241/0100/en",
          "systransactionid" : 902340,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549271399000,
          "topparentid" : 4194177,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585302080000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114442000,
          "permanentid" : "d569e4b5d8d0b42f5bd958b1875c3259eeb7ae3680f387820e293df8b3a6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dca40cbfe76649ba525d9",
          "transactionid" : 902340,
          "title" : "Arm Cortex-A32 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A32" ],
          "date" : 1655114441000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100241:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114441893387701,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4287,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114429983,
          "syssize" : 4287,
          "sysdate" : 1655114441000,
          "haslayout" : "1",
          "topparent" : "4194177",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4194177,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 283,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114442000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100241/0100/?lang=en",
          "modified" : 1655114399000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114441893387701,
          "uri" : "https://developer.arm.com/documentation/100241/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A32 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "VM Active Priority Register ",
        "document_number" : "100241",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4194177",
        "sysurihash" : "rAWBo8lB409mujdy",
        "urihash" : "rAWBo8lB409mujdy",
        "sysuri" : "https://developer.arm.com/documentation/100241/0100/en/register-descriptions/gic-registers/vm-active-priority-register",
        "systransactionid" : 902340,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549271399000,
        "topparentid" : 4194177,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302080000,
        "sysconcepts" : "CPU interface ; register ; restoring state ; software compatibility ; preserving ; APR0 ; GICV ; configurations ; Usage constraints",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "attachmentparentid" : 4194177,
        "parentitem" : "5e7dca40cbfe76649ba525d9",
        "concepts" : "CPU interface ; register ; restoring state ; software compatibility ; preserving ; APR0 ; GICV ; configurations ; Usage constraints",
        "documenttype" : "html",
        "isattachment" : "4194177",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114441000,
        "permanentid" : "71df3ed7fccc1cd9a143bfffa402cfd160a9faa49dd5280dca99bc86e7ba",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dca42cbfe76649ba526b8",
        "transactionid" : 902340,
        "title" : "VM Active Priority Register ",
        "products" : [ "Cortex-A32" ],
        "date" : 1655114441000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100241:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114441053897731,
        "sysisattachment" : "4194177",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4194177,
        "size" : 856,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100241/0100/register-descriptions/gic-registers/vm-active-priority-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114429436,
        "syssize" : 856,
        "sysdate" : 1655114441000,
        "haslayout" : "1",
        "topparent" : "4194177",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4194177,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 67,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114441000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/register-descriptions/gic-registers/vm-active-priority-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100241/0100/register-descriptions/gic-registers/vm-active-priority-register?lang=en",
        "modified" : 1655114399000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114441053897731,
        "uri" : "https://developer.arm.com/documentation/100241/0100/en/register-descriptions/gic-registers/vm-active-priority-register",
        "syscollection" : "default"
      },
      "Title" : "VM Active Priority Register",
      "Uri" : "https://developer.arm.com/documentation/100241/0100/en/register-descriptions/gic-registers/vm-active-priority-register",
      "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en/register-descriptions/gic-registers/vm-active-priority-register",
      "ClickUri" : "https://developer.arm.com/documentation/100241/0100/register-descriptions/gic-registers/vm-active-priority-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/register-descriptions/gic-registers/vm-active-priority-register",
      "Excerpt" : "VM Active Priority Register GICV_APR0 For software compatibility, this register is present in the ... However, in a virtualized system, it is not used when preserving and restoring state.",
      "FirstSentences" : "VM Active Priority Register GICV_APR0 For software compatibility, this register is present in the virtual CPU interface. However, in a virtualized system, it is not used when preserving and ..."
    } ],
    "totalNumberOfChildResults" : 338,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Context ID Comparator Control Register 0 ",
      "document_number" : "100241",
      "document_version" : "0100",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4194177",
      "sysurihash" : "W5g2f4iBaWgt6oRA",
      "urihash" : "W5g2f4iBaWgt6oRA",
      "sysuri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/context-id-comparator-control-register-0",
      "systransactionid" : 902340,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1549271399000,
      "topparentid" : 4194177,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585302080000,
      "sysconcepts" : "trace unit ; registers ; TRCCIDCVR0 ; configurations ; mask ; Context ID ; Figure C10 ; Usage constraints ; assignments",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
      "attachmentparentid" : 4194177,
      "parentitem" : "5e7dca40cbfe76649ba525d9",
      "concepts" : "trace unit ; registers ; TRCCIDCVR0 ; configurations ; mask ; Context ID ; Figure C10 ; Usage constraints ; assignments",
      "documenttype" : "html",
      "isattachment" : "4194177",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1655114441000,
      "permanentid" : "90529e85976f8ce5b04d55aabbda1c2e20a91c8a91a5e17a0a22dcd8ebc1",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7dca42cbfe76649ba5274d",
      "transactionid" : 902340,
      "title" : "Context ID Comparator Control Register 0 ",
      "products" : [ "Cortex-A32" ],
      "date" : 1655114441000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Application Processors" ],
      "document_id" : "100241:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655114441064136418,
      "sysisattachment" : "4194177",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4194177,
      "size" : 1049,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100241/0100/debug/etm-registers/context-id-comparator-control-register-0?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655114429858,
      "syssize" : 1049,
      "sysdate" : 1655114441000,
      "haslayout" : "1",
      "topparent" : "4194177",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4194177,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 86,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655114441000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/debug/etm-registers/context-id-comparator-control-register-0?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100241/0100/debug/etm-registers/context-id-comparator-control-register-0?lang=en",
      "modified" : 1655114399000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655114441064136418,
      "uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/context-id-comparator-control-register-0",
      "syscollection" : "default"
    },
    "Title" : "Context ID Comparator Control Register 0",
    "Uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/context-id-comparator-control-register-0",
    "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/context-id-comparator-control-register-0",
    "ClickUri" : "https://developer.arm.com/documentation/100241/0100/debug/etm-registers/context-id-comparator-control-register-0?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/context-id-comparator-control-register-0",
    "Excerpt" : "Context ID Comparator Control Register 0 The TRCCIDCCTLR0 characteristics are: Purpose Controls the mask value for ... Usage constraints Accepts writes only when the trace unit is disabled.",
    "FirstSentences" : "Context ID Comparator Control Register 0 The TRCCIDCCTLR0 characteristics are: Purpose Controls the mask value for the context ID comparators. Usage constraints Accepts writes only when the trace ..."
  }, {
    "title" : "AXI slave port error detection signals",
    "uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/L2-interface-signals/AXI-slave-port-error-detection-signals",
    "printableUri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/L2-interface-signals/AXI-slave-port-error-detection-signals",
    "clickUri" : "https://developer.arm.com/documentation/ddi0460/d/Signal-Descriptions/L2-interface-signals/AXI-slave-port-error-detection-signals?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/L2-interface-signals/AXI-slave-port-error-detection-signals",
    "excerpt" : "AXI slave port error detection signals Table A.8 shows the AXI slave port error detection signals. These signals are only generated if the processor is configured to include AXI bus parity ...",
    "firstSentences" : "AXI slave port error detection signals Table A.8 shows the AXI slave port error detection signals. These signals are only generated if the processor is configured to include AXI bus parity. See ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cortex-R5 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0460/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en",
      "excerpt" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "firstSentences" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cortex-R5 Technical Reference Manual ",
        "document_number" : "ddi0460",
        "document_version" : "d",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4885934",
        "sysurihash" : "R9KDorBM6aqIHkD2",
        "urihash" : "R9KDorBM6aqIHkD2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "systransactionid" : 885012,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1316899650000,
        "topparentid" : 4885934,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594108040000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652177757000,
        "permanentid" : "6c7477e3994d26e16bee7cc5b9b0613370b0a5b909b240a1b1b545b3a1e7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f042888dbdee951c1cd879b",
        "transactionid" : 885012,
        "title" : "Cortex-R5 Technical Reference Manual ",
        "products" : [ "Cortex-R5" ],
        "date" : 1652177757000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Functional Safety" ],
        "document_id" : "ddi0460:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652177757653944642,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1928,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652177737775,
        "syssize" : 1928,
        "sysdate" : 1652177757000,
        "haslayout" : "1",
        "topparent" : "4885934",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4885934,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book is for Cortex-R5 processors.",
        "wordcount" : 149,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652177757000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0460/d/?lang=en",
        "modified" : 1652177731000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652177757653944642,
        "uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-R5 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0460/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en",
      "Excerpt" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "FirstSentences" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ..."
    },
    "childResults" : [ {
      "title" : "L2 interface signals",
      "uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/L2-interface-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/L2-interface-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0460/d/Signal-Descriptions/L2-interface-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/L2-interface-signals",
      "excerpt" : "L2 interface signals This section describes the processor L2 interface AXI signals. For more information on Advanced Microcontroller Bus Architecture (AMBA) AXI signals see the AMBA AXI ...",
      "firstSentences" : "L2 interface signals This section describes the processor L2 interface AXI signals. For more information on Advanced Microcontroller Bus Architecture (AMBA) AXI signals see the AMBA AXI Protocol ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-R5 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en",
        "excerpt" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-R5 Technical Reference Manual ",
          "document_number" : "ddi0460",
          "document_version" : "d",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4885934",
          "sysurihash" : "R9KDorBM6aqIHkD2",
          "urihash" : "R9KDorBM6aqIHkD2",
          "sysuri" : "https://developer.arm.com/documentation/ddi0460/d/en",
          "systransactionid" : 885012,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1316899650000,
          "topparentid" : 4885934,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594108040000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1652177757000,
          "permanentid" : "6c7477e3994d26e16bee7cc5b9b0613370b0a5b909b240a1b1b545b3a1e7",
          "syslanguage" : [ "English" ],
          "itemid" : "5f042888dbdee951c1cd879b",
          "transactionid" : 885012,
          "title" : "Cortex-R5 Technical Reference Manual ",
          "products" : [ "Cortex-R5" ],
          "date" : 1652177757000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Functional Safety" ],
          "document_id" : "ddi0460:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1652177757653944642,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1928,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1652177737775,
          "syssize" : 1928,
          "sysdate" : 1652177757000,
          "haslayout" : "1",
          "topparent" : "4885934",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4885934,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book is for Cortex-R5 processors.",
          "wordcount" : 149,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1652177757000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0460/d/?lang=en",
          "modified" : 1652177731000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1652177757653944642,
          "uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-R5 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en",
        "Excerpt" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "L2 interface signals ",
        "document_number" : "ddi0460",
        "document_version" : "d",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4885934",
        "sysurihash" : "ñae1ob6bXVðH4v4T",
        "urihash" : "ñae1ob6bXVðH4v4T",
        "sysuri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/L2-interface-signals",
        "systransactionid" : 885011,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1316899650000,
        "topparentid" : 4885934,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594108040000,
        "sysconcepts" : "L2 interface ; AXI signals",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
        "attachmentparentid" : 4885934,
        "parentitem" : "5f042888dbdee951c1cd879b",
        "concepts" : "L2 interface ; AXI signals",
        "documenttype" : "html",
        "isattachment" : "4885934",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652177742000,
        "permanentid" : "bd980532fbbfe60f75d9de8ca285bfa4251c9cfc9b711030829dc1ea36a8",
        "syslanguage" : [ "English" ],
        "itemid" : "5f04288cdbdee951c1cd891d",
        "transactionid" : 885011,
        "title" : "L2 interface signals ",
        "products" : [ "Cortex-R5" ],
        "date" : 1652177742000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Functional Safety" ],
        "document_id" : "ddi0460:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652177742476058686,
        "sysisattachment" : "4885934",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4885934,
        "size" : 329,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0460/d/Signal-Descriptions/L2-interface-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652177737212,
        "syssize" : 329,
        "sysdate" : 1652177742000,
        "haslayout" : "1",
        "topparent" : "4885934",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4885934,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book is for Cortex-R5 processors.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652177742000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0460/d/Signal-Descriptions/L2-interface-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0460/d/Signal-Descriptions/L2-interface-signals?lang=en",
        "modified" : 1652177731000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652177742476058686,
        "uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/L2-interface-signals",
        "syscollection" : "default"
      },
      "Title" : "L2 interface signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/L2-interface-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/L2-interface-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0460/d/Signal-Descriptions/L2-interface-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/L2-interface-signals",
      "Excerpt" : "L2 interface signals This section describes the processor L2 interface AXI signals. For more information on Advanced Microcontroller Bus Architecture (AMBA) AXI signals see the AMBA AXI ...",
      "FirstSentences" : "L2 interface signals This section describes the processor L2 interface AXI signals. For more information on Advanced Microcontroller Bus Architecture (AMBA) AXI signals see the AMBA AXI Protocol ..."
    }, {
      "title" : "Split/Lock",
      "uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/Split-Lock",
      "printableUri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/Split-Lock",
      "clickUri" : "https://developer.arm.com/documentation/ddi0460/d/Signal-Descriptions/Split-Lock?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/Split-Lock",
      "excerpt" : "Split\\/Lock Table A.28 shows the Split\\/Lock signals. If you are implementing a Split\\/Lock configuration, contact ARM for more information about the functionality of these signals.",
      "firstSentences" : "Split\\/Lock Table A.28 shows the Split\\/Lock signals. If you are implementing a Split\\/Lock configuration, contact ARM for more information about the functionality of these signals. Table A.28.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-R5 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en",
        "excerpt" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-R5 Technical Reference Manual ",
          "document_number" : "ddi0460",
          "document_version" : "d",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4885934",
          "sysurihash" : "R9KDorBM6aqIHkD2",
          "urihash" : "R9KDorBM6aqIHkD2",
          "sysuri" : "https://developer.arm.com/documentation/ddi0460/d/en",
          "systransactionid" : 885012,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1316899650000,
          "topparentid" : 4885934,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594108040000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1652177757000,
          "permanentid" : "6c7477e3994d26e16bee7cc5b9b0613370b0a5b909b240a1b1b545b3a1e7",
          "syslanguage" : [ "English" ],
          "itemid" : "5f042888dbdee951c1cd879b",
          "transactionid" : 885012,
          "title" : "Cortex-R5 Technical Reference Manual ",
          "products" : [ "Cortex-R5" ],
          "date" : 1652177757000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Functional Safety" ],
          "document_id" : "ddi0460:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1652177757653944642,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1928,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1652177737775,
          "syssize" : 1928,
          "sysdate" : 1652177757000,
          "haslayout" : "1",
          "topparent" : "4885934",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4885934,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book is for Cortex-R5 processors.",
          "wordcount" : 149,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1652177757000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0460/d/?lang=en",
          "modified" : 1652177731000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1652177757653944642,
          "uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-R5 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en",
        "Excerpt" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Split/Lock ",
        "document_number" : "ddi0460",
        "document_version" : "d",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4885934",
        "sysurihash" : "Cl7UXJgahVRQDdgv",
        "urihash" : "Cl7UXJgahVRQDdgv",
        "sysuri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/Split-Lock",
        "systransactionid" : 885011,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1316899650000,
        "topparentid" : 4885934,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594108040000,
        "sysconcepts" : "Lock configuration ; signals ; functionality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
        "attachmentparentid" : 4885934,
        "parentitem" : "5f042888dbdee951c1cd879b",
        "concepts" : "Lock configuration ; signals ; functionality",
        "documenttype" : "html",
        "isattachment" : "4885934",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652177742000,
        "permanentid" : "3042153d082b669285588393fe37d194b1c84ec00cb22ef416c901d1ab78",
        "syslanguage" : [ "English" ],
        "itemid" : "5f04288cdbdee951c1cd8932",
        "transactionid" : 885011,
        "title" : "Split/Lock ",
        "products" : [ "Cortex-R5" ],
        "date" : 1652177742000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Functional Safety" ],
        "document_id" : "ddi0460:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652177742450149454,
        "sysisattachment" : "4885934",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4885934,
        "size" : 326,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0460/d/Signal-Descriptions/Split-Lock?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652177737181,
        "syssize" : 326,
        "sysdate" : 1652177742000,
        "haslayout" : "1",
        "topparent" : "4885934",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4885934,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book is for Cortex-R5 processors.",
        "wordcount" : 32,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652177742000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0460/d/Signal-Descriptions/Split-Lock?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0460/d/Signal-Descriptions/Split-Lock?lang=en",
        "modified" : 1652177731000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652177742450149454,
        "uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/Split-Lock",
        "syscollection" : "default"
      },
      "Title" : "Split/Lock",
      "Uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/Split-Lock",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/Split-Lock",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0460/d/Signal-Descriptions/Split-Lock?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/Split-Lock",
      "Excerpt" : "Split\\/Lock Table A.28 shows the Split\\/Lock signals. If you are implementing a Split\\/Lock configuration, contact ARM for more information about the functionality of these signals.",
      "FirstSentences" : "Split\\/Lock Table A.28 shows the Split\\/Lock signals. If you are implementing a Split\\/Lock configuration, contact ARM for more information about the functionality of these signals. Table A.28."
    }, {
      "title" : "TCM interface signals",
      "uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/TCM-interface-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/TCM-interface-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0460/d/Signal-Descriptions/TCM-interface-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/TCM-interface-signals",
      "excerpt" : "[b] Only generated if the processor is configured to include TCM address bus parity. ... [c] The MBIST interface has no way of signaling a wait. ... TCM interface signals Cortex-R5",
      "firstSentences" : "TCM interface signals Table A.17 shows the ATCM port signals. Table A.17. ATCM port signals Signal Direction Description ATCDATAINm[63:0] Input Data from ATCM ATCPARITYINm[13:0] Input ECC code ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-R5 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en",
        "excerpt" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-R5 Technical Reference Manual ",
          "document_number" : "ddi0460",
          "document_version" : "d",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4885934",
          "sysurihash" : "R9KDorBM6aqIHkD2",
          "urihash" : "R9KDorBM6aqIHkD2",
          "sysuri" : "https://developer.arm.com/documentation/ddi0460/d/en",
          "systransactionid" : 885012,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1316899650000,
          "topparentid" : 4885934,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594108040000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1652177757000,
          "permanentid" : "6c7477e3994d26e16bee7cc5b9b0613370b0a5b909b240a1b1b545b3a1e7",
          "syslanguage" : [ "English" ],
          "itemid" : "5f042888dbdee951c1cd879b",
          "transactionid" : 885012,
          "title" : "Cortex-R5 Technical Reference Manual ",
          "products" : [ "Cortex-R5" ],
          "date" : 1652177757000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Functional Safety" ],
          "document_id" : "ddi0460:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1652177757653944642,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1928,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1652177737775,
          "syssize" : 1928,
          "sysdate" : 1652177757000,
          "haslayout" : "1",
          "topparent" : "4885934",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4885934,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book is for Cortex-R5 processors.",
          "wordcount" : 149,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1652177757000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0460/d/?lang=en",
          "modified" : 1652177731000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1652177757653944642,
          "uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-R5 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en",
        "Excerpt" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "TCM interface signals ",
        "document_number" : "ddi0460",
        "document_version" : "d",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4885934",
        "sysurihash" : "MECL7vUlgQwJñypf",
        "urihash" : "MECL7vUlgQwJñypf",
        "sysuri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/TCM-interface-signals",
        "systransactionid" : 885011,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1316899650000,
        "topparentid" : 4885934,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594108040000,
        "sysconcepts" : "MBIST controller ; pipeline stalls ; AXI slave ; bus parity ; wait ; signaling",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
        "attachmentparentid" : 4885934,
        "parentitem" : "5f042888dbdee951c1cd879b",
        "concepts" : "MBIST controller ; pipeline stalls ; AXI slave ; bus parity ; wait ; signaling",
        "documenttype" : "html",
        "isattachment" : "4885934",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652177742000,
        "permanentid" : "9d205cfc6bd83ab9bc0b4355672da559a1d91b88221a66263531fa8cc694",
        "syslanguage" : [ "English" ],
        "itemid" : "5f04288cdbdee951c1cd892a",
        "transactionid" : 885011,
        "title" : "TCM interface signals ",
        "products" : [ "Cortex-R5" ],
        "date" : 1652177742000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Functional Safety" ],
        "document_id" : "ddi0460:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652177742418223965,
        "sysisattachment" : "4885934",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4885934,
        "size" : 4230,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0460/d/Signal-Descriptions/TCM-interface-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652177737181,
        "syssize" : 4230,
        "sysdate" : 1652177742000,
        "haslayout" : "1",
        "topparent" : "4885934",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4885934,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book is for Cortex-R5 processors.",
        "wordcount" : 157,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652177742000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0460/d/Signal-Descriptions/TCM-interface-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0460/d/Signal-Descriptions/TCM-interface-signals?lang=en",
        "modified" : 1652177731000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652177742418223965,
        "uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/TCM-interface-signals",
        "syscollection" : "default"
      },
      "Title" : "TCM interface signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/TCM-interface-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/TCM-interface-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0460/d/Signal-Descriptions/TCM-interface-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/TCM-interface-signals",
      "Excerpt" : "[b] Only generated if the processor is configured to include TCM address bus parity. ... [c] The MBIST interface has no way of signaling a wait. ... TCM interface signals Cortex-R5",
      "FirstSentences" : "TCM interface signals Table A.17 shows the ATCM port signals. Table A.17. ATCM port signals Signal Direction Description ATCDATAINm[63:0] Input Data from ATCM ATCPARITYINm[13:0] Input ECC code ..."
    } ],
    "totalNumberOfChildResults" : 304,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AXI slave port error detection signals ",
      "document_number" : "ddi0460",
      "document_version" : "d",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4885934",
      "sysurihash" : "iUð2oXcm6K3XMðp2",
      "urihash" : "iUð2oXcm6K3XMðp2",
      "sysuri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/L2-interface-signals/AXI-slave-port-error-detection-signals",
      "systransactionid" : 885011,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1316899650000,
      "topparentid" : 4885934,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594108040000,
      "sysconcepts" : "detection signals ; slave port ; Configurable options ; bus parity ; shows",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
      "attachmentparentid" : 4885934,
      "parentitem" : "5f042888dbdee951c1cd879b",
      "concepts" : "detection signals ; slave port ; Configurable options ; bus parity ; shows",
      "documenttype" : "html",
      "isattachment" : "4885934",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1652177742000,
      "permanentid" : "02270f42900460d414171063dc4cb83a9ac794cbb4bad512b18520479c09",
      "syslanguage" : [ "English" ],
      "itemid" : "5f04288cdbdee951c1cd8921",
      "transactionid" : 885011,
      "title" : "AXI slave port error detection signals ",
      "products" : [ "Cortex-R5" ],
      "date" : 1652177742000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Functional Safety" ],
      "document_id" : "ddi0460:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1652177742507572516,
      "sysisattachment" : "4885934",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4885934,
      "size" : 1673,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0460/d/Signal-Descriptions/L2-interface-signals/AXI-slave-port-error-detection-signals?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1652177737201,
      "syssize" : 1673,
      "sysdate" : 1652177742000,
      "haslayout" : "1",
      "topparent" : "4885934",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4885934,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This book is for Cortex-R5 processors.",
      "wordcount" : 107,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1652177742000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0460/d/Signal-Descriptions/L2-interface-signals/AXI-slave-port-error-detection-signals?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0460/d/Signal-Descriptions/L2-interface-signals/AXI-slave-port-error-detection-signals?lang=en",
      "modified" : 1652177731000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1652177742507572516,
      "uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/L2-interface-signals/AXI-slave-port-error-detection-signals",
      "syscollection" : "default"
    },
    "Title" : "AXI slave port error detection signals",
    "Uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/L2-interface-signals/AXI-slave-port-error-detection-signals",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/L2-interface-signals/AXI-slave-port-error-detection-signals",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0460/d/Signal-Descriptions/L2-interface-signals/AXI-slave-port-error-detection-signals?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/L2-interface-signals/AXI-slave-port-error-detection-signals",
    "Excerpt" : "AXI slave port error detection signals Table A.8 shows the AXI slave port error detection signals. These signals are only generated if the processor is configured to include AXI bus parity ...",
    "FirstSentences" : "AXI slave port error detection signals Table A.8 shows the AXI slave port error detection signals. These signals are only generated if the processor is configured to include AXI bus parity. See ..."
  }, {
    "title" : "c8 system operations",
    "uri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/c8-system-operations",
    "printableUri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/c8-system-operations",
    "clickUri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/c8-system-operations?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/c8-system-operations",
    "excerpt" : "c8 system operations System operations are divided into two categories. When the CRn value is c8, these operations are called c8 system operations.",
    "firstSentences" : "c8 system operations System operations are divided into two categories. When the CRn value is c8, these operations are called c8 system operations. The following table shows the System operations ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A35 Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100236/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100236/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
      "firstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A35 Processor Technical Reference Manual ",
        "document_number" : "100236",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3439500",
        "sysurihash" : "tkpriPUATLv0Dtmh",
        "urihash" : "tkpriPUATLv0Dtmh",
        "sysuri" : "https://developer.arm.com/documentation/100236/0100/en",
        "systransactionid" : 902337,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549268538000,
        "topparentid" : 3439500,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585238079000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114349000,
        "permanentid" : "f2401412ba429106c6dd12f6cd87d2095983a2b4c445f509669198035741",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7cd03f7158f500bd5c4a5f",
        "transactionid" : 902337,
        "title" : "Arm Cortex-A35 Processor Technical Reference Manual ",
        "products" : [ "Cortex-A35" ],
        "date" : 1655114349000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100236:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114349910778213,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4343,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114327143,
        "syssize" : 4343,
        "sysdate" : 1655114349000,
        "haslayout" : "1",
        "topparent" : "3439500",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439500,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 287,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114349000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100236/0100/?lang=en",
        "modified" : 1655114265000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114349910778213,
        "uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A35 Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100236/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
      "FirstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
    },
    "childResults" : [ {
      "title" : "Resets",
      "uri" : "https://developer.arm.com/documentation/100236/0100/en/functional-description/clocks--resets--and-input-synchronization/resets",
      "printableUri" : "https://developer.arm.com/documentation/100236/0100/en/functional-description/clocks--resets--and-input-synchronization/resets",
      "clickUri" : "https://developer.arm.com/documentation/100236/0100/functional-description/clocks--resets--and-input-synchronization/resets?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/functional-description/clocks--resets--and-input-synchronization/resets",
      "excerpt" : "Individual core cold reset with debug active nCPUPORESET[CN:0] nCORERESET[CN:0] nPRESETDBG nL2RESET ... nCORERESET for that core must assert for at least 3 CLK cycles. ... Resets Cortex-A35",
      "firstSentences" : "Resets The Cortex-A35 processor has active-LOW reset input signals that can be asynchronously asserted HIGH to LOW, or deasserted LOW to HIGH. nCPUPORESET[CN:0] Where CN is the number of cores ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A35 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100236/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A35 Processor Technical Reference Manual ",
          "document_number" : "100236",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3439500",
          "sysurihash" : "tkpriPUATLv0Dtmh",
          "urihash" : "tkpriPUATLv0Dtmh",
          "sysuri" : "https://developer.arm.com/documentation/100236/0100/en",
          "systransactionid" : 902337,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549268538000,
          "topparentid" : 3439500,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585238079000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114349000,
          "permanentid" : "f2401412ba429106c6dd12f6cd87d2095983a2b4c445f509669198035741",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7cd03f7158f500bd5c4a5f",
          "transactionid" : 902337,
          "title" : "Arm Cortex-A35 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A35" ],
          "date" : 1655114349000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100236:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114349910778213,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4343,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114327143,
          "syssize" : 4343,
          "sysdate" : 1655114349000,
          "haslayout" : "1",
          "topparent" : "3439500",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439500,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 287,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114349000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100236/0100/?lang=en",
          "modified" : 1655114265000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114349910778213,
          "uri" : "https://developer.arm.com/documentation/100236/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A35 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Resets ",
        "document_number" : "100236",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3439500",
        "sysurihash" : "HFHUQ1GQ4qVJJLAi",
        "urihash" : "HFHUQ1GQ4qVJJLAi",
        "sysuri" : "https://developer.arm.com/documentation/100236/0100/en/functional-description/clocks--resets--and-input-synchronization/resets",
        "systransactionid" : 902337,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549268538000,
        "topparentid" : 3439500,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585238079000,
        "sysconcepts" : "reset ; cores ; nCORERESET ; registers ; nPRESETDBG ; assertion ; deassertion ; active-LOW ; nL2RESET nMBISTRESET ; retention state ; powerdown sequence ; architecture ; controller ; breakpoint",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "attachmentparentid" : 3439500,
        "parentitem" : "5e7cd03f7158f500bd5c4a5f",
        "concepts" : "reset ; cores ; nCORERESET ; registers ; nPRESETDBG ; assertion ; deassertion ; active-LOW ; nL2RESET nMBISTRESET ; retention state ; powerdown sequence ; architecture ; controller ; breakpoint",
        "documenttype" : "html",
        "isattachment" : "3439500",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114348000,
        "permanentid" : "fa1473e0a81ab0b42616aaf81dd5d8362b4d7451dcfd3e18d9eb8d5f36d3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7cd03f7158f500bd5c4a77",
        "transactionid" : 902337,
        "title" : "Resets ",
        "products" : [ "Cortex-A35" ],
        "date" : 1655114348000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100236:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114348674144112,
        "sysisattachment" : "3439500",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439500,
        "size" : 5718,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100236/0100/functional-description/clocks--resets--and-input-synchronization/resets?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114326819,
        "syssize" : 5718,
        "sysdate" : 1655114348000,
        "haslayout" : "1",
        "topparent" : "3439500",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439500,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 254,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114348000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/functional-description/clocks--resets--and-input-synchronization/resets?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100236/0100/functional-description/clocks--resets--and-input-synchronization/resets?lang=en",
        "modified" : 1655114265000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114348674144112,
        "uri" : "https://developer.arm.com/documentation/100236/0100/en/functional-description/clocks--resets--and-input-synchronization/resets",
        "syscollection" : "default"
      },
      "Title" : "Resets",
      "Uri" : "https://developer.arm.com/documentation/100236/0100/en/functional-description/clocks--resets--and-input-synchronization/resets",
      "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en/functional-description/clocks--resets--and-input-synchronization/resets",
      "ClickUri" : "https://developer.arm.com/documentation/100236/0100/functional-description/clocks--resets--and-input-synchronization/resets?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/functional-description/clocks--resets--and-input-synchronization/resets",
      "Excerpt" : "Individual core cold reset with debug active nCPUPORESET[CN:0] nCORERESET[CN:0] nPRESETDBG nL2RESET ... nCORERESET for that core must assert for at least 3 CLK cycles. ... Resets Cortex-A35",
      "FirstSentences" : "Resets The Cortex-A35 processor has active-LOW reset input signals that can be asynchronously asserted HIGH to LOW, or deasserted LOW to HIGH. nCPUPORESET[CN:0] Where CN is the number of cores ..."
    }, {
      "title" : "L2 Control Register",
      "uri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/l2-control-register",
      "printableUri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/l2-control-register",
      "clickUri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/l2-control-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/l2-control-register",
      "excerpt" : "This field is RO. ... [20:6] ... [4:1] Reserved, RAZ. ... 1 3-cycle output delay from L2 data RAMs. ... To access the L2CTLR: MRC p15, 1, <Rt>, c9, c0, 2; Read L2CTLR into Rt Register ...",
      "firstSentences" : "L2 Control Register The L2CTLR characteristics are: Purpose Provides implementation defined control options for the L2 memory system. Usage constraints This register is accessible as follows: EL0 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A35 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100236/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A35 Processor Technical Reference Manual ",
          "document_number" : "100236",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3439500",
          "sysurihash" : "tkpriPUATLv0Dtmh",
          "urihash" : "tkpriPUATLv0Dtmh",
          "sysuri" : "https://developer.arm.com/documentation/100236/0100/en",
          "systransactionid" : 902337,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549268538000,
          "topparentid" : 3439500,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585238079000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114349000,
          "permanentid" : "f2401412ba429106c6dd12f6cd87d2095983a2b4c445f509669198035741",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7cd03f7158f500bd5c4a5f",
          "transactionid" : 902337,
          "title" : "Arm Cortex-A35 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A35" ],
          "date" : 1655114349000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100236:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114349910778213,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4343,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114327143,
          "syssize" : 4343,
          "sysdate" : 1655114349000,
          "haslayout" : "1",
          "topparent" : "3439500",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439500,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 287,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114349000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100236/0100/?lang=en",
          "modified" : 1655114265000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114349910778213,
          "uri" : "https://developer.arm.com/documentation/100236/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A35 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "L2 Control Register ",
        "document_number" : "100236",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3439500",
        "sysurihash" : "1egJFPuLCqTC7qSO",
        "urihash" : "1egJFPuLCqTC7qSO",
        "sysuri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/l2-control-register",
        "systransactionid" : 902337,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549268538000,
        "topparentid" : 3439500,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585238079000,
        "sysconcepts" : "L2CTLR ; register ; control ; EL1 ; configuration ; cores ; Figure B1 ; Non-secure states ; A35 processor ; memory system ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "attachmentparentid" : 3439500,
        "parentitem" : "5e7cd03f7158f500bd5c4a5f",
        "concepts" : "L2CTLR ; register ; control ; EL1 ; configuration ; cores ; Figure B1 ; Non-secure states ; A35 processor ; memory system ; assignments",
        "documenttype" : "html",
        "isattachment" : "3439500",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114348000,
        "permanentid" : "258b1cb53abce5c1a11abc692a7129056b0b57bcac994f5438fd2a0f4b9a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7cd0407158f500bd5c4b18",
        "transactionid" : 902337,
        "title" : "L2 Control Register ",
        "products" : [ "Cortex-A35" ],
        "date" : 1655114348000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100236:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114348672436750,
        "sysisattachment" : "3439500",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439500,
        "size" : 1819,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/l2-control-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114326627,
        "syssize" : 1819,
        "sysdate" : 1655114348000,
        "haslayout" : "1",
        "topparent" : "3439500",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439500,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 139,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114348000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/l2-control-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100236/0100/register-descriptions/aarch32-system-registers/l2-control-register?lang=en",
        "modified" : 1655114265000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114348672436750,
        "uri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/l2-control-register",
        "syscollection" : "default"
      },
      "Title" : "L2 Control Register",
      "Uri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/l2-control-register",
      "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/l2-control-register",
      "ClickUri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/l2-control-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/l2-control-register",
      "Excerpt" : "This field is RO. ... [20:6] ... [4:1] Reserved, RAZ. ... 1 3-cycle output delay from L2 data RAMs. ... To access the L2CTLR: MRC p15, 1, <Rt>, c9, c0, 2; Read L2CTLR into Rt Register ...",
      "FirstSentences" : "L2 Control Register The L2CTLR characteristics are: Purpose Provides implementation defined control options for the L2 memory system. Usage constraints This register is accessible as follows: EL0 ..."
    }, {
      "title" : "AArch64 PMU register summary",
      "uri" : "https://developer.arm.com/documentation/100236/0100/en/debug/pmu-registers/aarch64-pmu-register-summary",
      "printableUri" : "https://developer.arm.com/documentation/100236/0100/en/debug/pmu-registers/aarch64-pmu-register-summary",
      "clickUri" : "https://developer.arm.com/documentation/100236/0100/debug/pmu-registers/aarch64-pmu-register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/debug/pmu-registers/aarch64-pmu-register-summary",
      "excerpt" : "AArch64 PMU register summary The PMU counters and their associated control registers are accessible in ... The following table gives a summary of the Cortex-A35 PMU registers in the AArch64 ...",
      "firstSentences" : "AArch64 PMU register summary The PMU counters and their associated control registers are accessible in the AArch64 Execution state with MRS and MSR instructions. The following table gives a ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A35 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100236/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A35 Processor Technical Reference Manual ",
          "document_number" : "100236",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3439500",
          "sysurihash" : "tkpriPUATLv0Dtmh",
          "urihash" : "tkpriPUATLv0Dtmh",
          "sysuri" : "https://developer.arm.com/documentation/100236/0100/en",
          "systransactionid" : 902337,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549268538000,
          "topparentid" : 3439500,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585238079000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114349000,
          "permanentid" : "f2401412ba429106c6dd12f6cd87d2095983a2b4c445f509669198035741",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7cd03f7158f500bd5c4a5f",
          "transactionid" : 902337,
          "title" : "Arm Cortex-A35 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A35" ],
          "date" : 1655114349000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100236:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114349910778213,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4343,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114327143,
          "syssize" : 4343,
          "sysdate" : 1655114349000,
          "haslayout" : "1",
          "topparent" : "3439500",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439500,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 287,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114349000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100236/0100/?lang=en",
          "modified" : 1655114265000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114349910778213,
          "uri" : "https://developer.arm.com/documentation/100236/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A35 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AArch64 PMU register summary ",
        "document_number" : "100236",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3439500",
        "sysurihash" : "xhiJ8MGYiqb189rP",
        "urihash" : "xhiJ8MGYiqb189rP",
        "sysuri" : "https://developer.arm.com/documentation/100236/0100/en/debug/pmu-registers/aarch64-pmu-register-summary",
        "systransactionid" : 902337,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549268538000,
        "topparentid" : 3439500,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585238079000,
        "sysconcepts" : "Performance Monitors User ; EL0 ; registers ; AArch64 Execution ; Architecture Reference Manual Armv8 ; counters ; RO ; Flag",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "attachmentparentid" : 3439500,
        "parentitem" : "5e7cd03f7158f500bd5c4a5f",
        "concepts" : "Performance Monitors User ; EL0 ; registers ; AArch64 Execution ; Architecture Reference Manual Armv8 ; counters ; RO ; Flag",
        "documenttype" : "html",
        "isattachment" : "3439500",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114348000,
        "permanentid" : "c5182af18f88859156ad4bc5473b1e8b2eda917ca61824b81d1f193ad75e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7cd0417158f500bd5c4c03",
        "transactionid" : 902337,
        "title" : "AArch64 PMU register summary ",
        "products" : [ "Cortex-A35" ],
        "date" : 1655114348000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100236:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114348675771999,
        "sysisattachment" : "3439500",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439500,
        "size" : 2062,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100236/0100/debug/pmu-registers/aarch64-pmu-register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114326924,
        "syssize" : 2062,
        "sysdate" : 1655114348000,
        "haslayout" : "1",
        "topparent" : "3439500",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439500,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 104,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114348000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/debug/pmu-registers/aarch64-pmu-register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100236/0100/debug/pmu-registers/aarch64-pmu-register-summary?lang=en",
        "modified" : 1655114265000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114348675771999,
        "uri" : "https://developer.arm.com/documentation/100236/0100/en/debug/pmu-registers/aarch64-pmu-register-summary",
        "syscollection" : "default"
      },
      "Title" : "AArch64 PMU register summary",
      "Uri" : "https://developer.arm.com/documentation/100236/0100/en/debug/pmu-registers/aarch64-pmu-register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en/debug/pmu-registers/aarch64-pmu-register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/100236/0100/debug/pmu-registers/aarch64-pmu-register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/debug/pmu-registers/aarch64-pmu-register-summary",
      "Excerpt" : "AArch64 PMU register summary The PMU counters and their associated control registers are accessible in ... The following table gives a summary of the Cortex-A35 PMU registers in the AArch64 ...",
      "FirstSentences" : "AArch64 PMU register summary The PMU counters and their associated control registers are accessible in the AArch64 Execution state with MRS and MSR instructions. The following table gives a ..."
    } ],
    "totalNumberOfChildResults" : 557,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "c8 system operations ",
      "document_number" : "100236",
      "document_version" : "0100",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "3439500",
      "sysurihash" : "F0ZBzM7XvdDJVLvw",
      "urihash" : "F0ZBzM7XvdDJVLvw",
      "sysuri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/c8-system-operations",
      "systransactionid" : 902337,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1549268538000,
      "topparentid" : 3439500,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585238079000,
      "sysconcepts" : "Inner Shareable ; system operations ; VA ; entries ; Architecture Reference Manual Armv8 ; instruction ; level c5 ; summary op1 ; AArch32 state",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
      "attachmentparentid" : 3439500,
      "parentitem" : "5e7cd03f7158f500bd5c4a5f",
      "concepts" : "Inner Shareable ; system operations ; VA ; entries ; Architecture Reference Manual Armv8 ; instruction ; level c5 ; summary op1 ; AArch32 state",
      "documenttype" : "html",
      "isattachment" : "3439500",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1655114348000,
      "permanentid" : "2f4ab5926f9c0c2fe745ff3dfb2f4f67d9c30894564319924051e9ba4181",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7cd03f7158f500bd5c4ac7",
      "transactionid" : 902337,
      "title" : "c8 system operations ",
      "products" : [ "Cortex-A35" ],
      "date" : 1655114348000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Application Processors" ],
      "document_id" : "100236:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655114348676658455,
      "sysisattachment" : "3439500",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3439500,
      "size" : 2396,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/c8-system-operations?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655114326706,
      "syssize" : 2396,
      "sysdate" : 1655114348000,
      "haslayout" : "1",
      "topparent" : "3439500",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3439500,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 113,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655114348000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/c8-system-operations?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100236/0100/register-descriptions/aarch32-system-registers/c8-system-operations?lang=en",
      "modified" : 1655114265000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655114348676658455,
      "uri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/c8-system-operations",
      "syscollection" : "default"
    },
    "Title" : "c8 system operations",
    "Uri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/c8-system-operations",
    "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/c8-system-operations",
    "ClickUri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/c8-system-operations?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/c8-system-operations",
    "Excerpt" : "c8 system operations System operations are divided into two categories. When the CRn value is c8, these operations are called c8 system operations.",
    "FirstSentences" : "c8 system operations System operations are divided into two categories. When the CRn value is c8, these operations are called c8 system operations. The following table shows the System operations ..."
  } ]
}