#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x1317114a0 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -12;
v0x131723150_0 .var "clk", 0 0;
v0x131723220_0 .var "reset", 0 0;
S_0x13170acf0 .scope module, "u_cpu" "cpu" 2 8, 3 1 0, S_0x1317114a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0x131722da0_0 .net "clk", 0 0, v0x131723150_0;  1 drivers
v0x131722e50_0 .net "fetched_instruction", 31 0, L_0x1317235f0;  1 drivers
v0x131722f00_0 .net "pc_current_addr", 31 0, v0x131722780_0;  1 drivers
v0x131722fb0_0 .net "pc_plus_4_val", 31 0, L_0x131723330;  1 drivers
v0x131723080_0 .net "reset", 0 0, v0x131723220_0;  1 drivers
E_0x131708790 .event posedge, v0x131722620_0;
S_0x13170ae60 .scope module, "u_imem" "imem" 3 22, 4 1 0, S_0x13170acf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instruction_out";
P_0x13170b2e0 .param/l "MEM_SIZE_WORDS" 0 4 6, +C4<00000000000000000000000100000000>;
L_0x1317235f0 .functor BUFZ 32, L_0x1317234b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x131709380_0 .net *"_ivl_0", 31 0, L_0x1317234b0;  1 drivers
v0x131722100_0 .net *"_ivl_3", 29 0, L_0x131723550;  1 drivers
v0x1317221a0_0 .net "addr", 31 0, v0x131722780_0;  alias, 1 drivers
v0x131722230_0 .net "instruction_out", 31 0, L_0x1317235f0;  alias, 1 drivers
v0x1317222c0 .array "mem", 255 0, 31 0;
L_0x1317234b0 .array/port v0x1317222c0, L_0x131723550;
L_0x131723550 .part v0x131722780_0, 2, 30;
S_0x1317223b0 .scope module, "u_pc" "pc" 3 10, 5 1 0, S_0x13170acf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "next_pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v0x131722620_0 .net "clk", 0 0, v0x131723150_0;  alias, 1 drivers
v0x1317226d0_0 .net "next_pc_in", 31 0, L_0x131723330;  alias, 1 drivers
v0x131722780_0 .var "pc_out", 31 0;
v0x131722850_0 .net "reset", 0 0, v0x131723220_0;  alias, 1 drivers
E_0x1317225d0 .event posedge, v0x131722850_0, v0x131722620_0;
S_0x131722940 .scope module, "u_pc_plus_4" "pc_plus_4" 3 17, 6 1 0, S_0x13170acf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "current_pc";
    .port_info 1 /OUTPUT 32 "pc_plus_4_value";
L_0x128068010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x131722b30_0 .net/2u *"_ivl_0", 31 0, L_0x128068010;  1 drivers
v0x131722bf0_0 .net "current_pc", 31 0, v0x131722780_0;  alias, 1 drivers
v0x131722cd0_0 .net "pc_plus_4_value", 31 0, L_0x131723330;  alias, 1 drivers
L_0x131723330 .arith/sum 32, v0x131722780_0, L_0x128068010;
    .scope S_0x1317223b0;
T_0 ;
    %wait E_0x1317225d0;
    %load/vec4 v0x131722850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x131722780_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1317226d0_0;
    %assign/vec4 v0x131722780_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13170ae60;
T_1 ;
    %vpi_call 4 10 "$readmemh", "assembly/instruction.mem", v0x1317222c0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x13170acf0;
T_2 ;
    %wait E_0x131708790;
    %load/vec4 v0x131723080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %vpi_call 3 29 "$display", "PC: 0x%h, Instruction: 0x%h", v0x131722f00_0, v0x131722e50_0 {0 0 0};
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1317114a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x131723150_0, 0, 1;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v0x131723150_0;
    %inv;
    %store/vec4 v0x131723150_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x1317114a0;
T_4 ;
    %vpi_call 2 19 "$dumpfile", "cpu_test.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1317114a0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x131723220_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x131723220_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 28 "$display", "CPU Fetch Simulation Finished." {0 0 0};
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "testbench/cpu_tb.sv";
    "modules/cpu.sv";
    "modules/imem.sv";
    "modules/pc.sv";
    "modules/pc_plus_4.sv";
