[root]
type=Root
children=system
eventq_index=0
full_system=false
sim_quantum=0
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

[system]
type=System
children=clk_domain cpu00 cpu01 cpu02 cpu03 cpu04 cpu05 cpu06 cpu07 cpu08 cpu09 cpu10 cpu11 cpu12 cpu13 cpu14 cpu15 cpu_clk_domain cpu_voltage_domain dvfs_handler l3 mem_ctrls membus tol3bus voltage_domain
ConversionDelay=1
ConversionLocation=L2
boot_osflags=a
cache_line_size=64
clk_domain=system.clk_domain
default_p_state=UNDEFINED
eventq_index=0
exit_on_work_items=false
init_param=0
kernel=
kernel_addr_check=true
load_addr_mask=1099511627775
load_offset=0
mem_mode=timing
mem_ranges=0:8589934591:0:0:0:0
memories=system.mem_ctrls
mmap_using_noreserve=false
multi_thread=false
num_work_ids=16
origVarSize1=32.0
origVarSize2=32.0
origVarSize3=32.0
origVarSize4=32.0
origVarSize5=32.0
origVarSize6=32.0
origVarSize7=32.0
origVarSize8=32.0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
readfile=
reducedVarSize1=32.0
reducedVarSize2=32.0
reducedVarSize3=32.0
reducedVarSize4=32.0
reducedVarSize5=32.0
reducedVarSize6=32.0
reducedVarSize7=32.0
reducedVarSize8=32.0
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
system_port=system.membus.slave[0]

[system.clk_domain]
type=SrcClockDomain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.voltage_domain

[system.cpu00]
type=DerivO3CPU
children=apic_clk_domain branchPred dcache dtb dtb_walker_cache fuPool icache interrupts isa itb itb_walker_cache l2 tol2bus tracer workload
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.cpu00.branchPred
cacheStorePorts=200
checker=Null
clk_domain=system.cpu_clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=0
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
default_p_state=UNDEFINED
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu00.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.cpu00.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=system.cpu00.interrupts
isa=system.cpu00.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.cpu00.itb
max_insts_all_threads=0
max_insts_any_thread=0
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
system=system
tracer=system.cpu00.tracer
trapLatency=13
wbWidth=8
workload=system.cpu00.workload
dcache_port=system.cpu00.dcache.cpu_side
icache_port=system.cpu00.icache.cpu_side

[system.cpu00.apic_clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu00.branchPred]
type=TournamentBP
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1
useIndirect=true

[system.cpu00.dcache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L1_D
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
response_latency=4
sequential_access=false
size=32768
system=system
tag_latency=4
tags=system.cpu00.dcache.tags
tgts_per_mshr=20
write_buffers=8
writeback_clean=false
cpu_side=system.cpu00.dcache_port
mem_side=system.cpu00.tol2bus.slave[1]

[system.cpu00.dcache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=4
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=32768
tag_latency=4

[system.cpu00.dtb]
type=X86TLB
children=walker
CpuIDinTLB=0
blockSizeinTLB=64
eventq_index=0
origVarSize1=32.0
origVarSize2=32.0
origVarSize3=32.0
origVarSize4=32.0
origVarSize5=32.0
origVarSize6=32.0
origVarSize7=32.0
origVarSize8=32.0
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
reducedVarSize1=32.0
reducedVarSize2=32.0
reducedVarSize3=32.0
reducedVarSize4=32.0
reducedVarSize5=32.0
reducedVarSize6=32.0
reducedVarSize7=32.0
reducedVarSize8=32.0
size=64
walker=system.cpu00.dtb.walker

[system.cpu00.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
system=system
port=system.cpu00.dtb_walker_cache.cpu_side

[system.cpu00.dtb_walker_cache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L0
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=10
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=2
sequential_access=false
size=1024
system=system
tag_latency=2
tags=system.cpu00.dtb_walker_cache.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu00.dtb.walker.port
mem_side=system.cpu00.tol2bus.slave[3]

[system.cpu00.dtb_walker_cache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=2
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=1024
tag_latency=2

[system.cpu00.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.cpu00.fuPool.FUList0 system.cpu00.fuPool.FUList1 system.cpu00.fuPool.FUList2 system.cpu00.fuPool.FUList3 system.cpu00.fuPool.FUList4 system.cpu00.fuPool.FUList5 system.cpu00.fuPool.FUList6 system.cpu00.fuPool.FUList7 system.cpu00.fuPool.FUList8
eventq_index=0

[system.cpu00.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.cpu00.fuPool.FUList0.opList

[system.cpu00.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.cpu00.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.cpu00.fuPool.FUList1.opList0 system.cpu00.fuPool.FUList1.opList1

[system.cpu00.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.cpu00.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[system.cpu00.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.cpu00.fuPool.FUList2.opList0 system.cpu00.fuPool.FUList2.opList1 system.cpu00.fuPool.FUList2.opList2

[system.cpu00.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.cpu00.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.cpu00.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.cpu00.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.cpu00.fuPool.FUList3.opList0 system.cpu00.fuPool.FUList3.opList1 system.cpu00.fuPool.FUList3.opList2 system.cpu00.fuPool.FUList3.opList3 system.cpu00.fuPool.FUList3.opList4

[system.cpu00.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.cpu00.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.cpu00.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.cpu00.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.cpu00.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.cpu00.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.cpu00.fuPool.FUList4.opList0 system.cpu00.fuPool.FUList4.opList1

[system.cpu00.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu00.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.cpu00.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
eventq_index=0
opList=system.cpu00.fuPool.FUList5.opList00 system.cpu00.fuPool.FUList5.opList01 system.cpu00.fuPool.FUList5.opList02 system.cpu00.fuPool.FUList5.opList03 system.cpu00.fuPool.FUList5.opList04 system.cpu00.fuPool.FUList5.opList05 system.cpu00.fuPool.FUList5.opList06 system.cpu00.fuPool.FUList5.opList07 system.cpu00.fuPool.FUList5.opList08 system.cpu00.fuPool.FUList5.opList09 system.cpu00.fuPool.FUList5.opList10 system.cpu00.fuPool.FUList5.opList11 system.cpu00.fuPool.FUList5.opList12 system.cpu00.fuPool.FUList5.opList13 system.cpu00.fuPool.FUList5.opList14 system.cpu00.fuPool.FUList5.opList15 system.cpu00.fuPool.FUList5.opList16 system.cpu00.fuPool.FUList5.opList17 system.cpu00.fuPool.FUList5.opList18 system.cpu00.fuPool.FUList5.opList19

[system.cpu00.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.cpu00.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.cpu00.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.cpu00.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.cpu00.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.cpu00.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.cpu00.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.cpu00.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.cpu00.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.cpu00.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.cpu00.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.cpu00.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.cpu00.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.cpu00.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.cpu00.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.cpu00.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.cpu00.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.cpu00.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.cpu00.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.cpu00.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.cpu00.fuPool.FUList6]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.cpu00.fuPool.FUList6.opList0 system.cpu00.fuPool.FUList6.opList1

[system.cpu00.fuPool.FUList6.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu00.fuPool.FUList6.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.cpu00.fuPool.FUList7]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.cpu00.fuPool.FUList7.opList0 system.cpu00.fuPool.FUList7.opList1 system.cpu00.fuPool.FUList7.opList2 system.cpu00.fuPool.FUList7.opList3

[system.cpu00.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu00.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu00.fuPool.FUList7.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.cpu00.fuPool.FUList7.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.cpu00.fuPool.FUList8]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.cpu00.fuPool.FUList8.opList

[system.cpu00.fuPool.FUList8.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.cpu00.icache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L1_I
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=4
sequential_access=false
size=32768
system=system
tag_latency=4
tags=system.cpu00.icache.tags
tgts_per_mshr=20
write_buffers=8
writeback_clean=true
cpu_side=system.cpu00.icache_port
mem_side=system.cpu00.tol2bus.slave[0]

[system.cpu00.icache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=4
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=32768
tag_latency=4

[system.cpu00.interrupts]
type=X86LocalApic
clk_domain=system.cpu00.apic_clk_domain
default_p_state=UNDEFINED
eventq_index=0
int_latency=1000
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=2305843009213693952
pio_latency=100000
power_model=Null
system=system
int_master=system.membus.slave[2]
int_slave=system.membus.master[1]
pio=system.membus.master[0]

[system.cpu00.isa]
type=X86ISA
eventq_index=0

[system.cpu00.itb]
type=X86TLB
children=walker
CpuIDinTLB=0
blockSizeinTLB=64
eventq_index=0
origVarSize1=32.0
origVarSize2=32.0
origVarSize3=32.0
origVarSize4=32.0
origVarSize5=32.0
origVarSize6=32.0
origVarSize7=32.0
origVarSize8=32.0
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
reducedVarSize1=32.0
reducedVarSize2=32.0
reducedVarSize3=32.0
reducedVarSize4=32.0
reducedVarSize5=32.0
reducedVarSize6=32.0
reducedVarSize7=32.0
reducedVarSize8=32.0
size=64
walker=system.cpu00.itb.walker

[system.cpu00.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
system=system
port=system.cpu00.itb_walker_cache.cpu_side

[system.cpu00.itb_walker_cache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L0
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=10
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=2
sequential_access=false
size=1024
system=system
tag_latency=2
tags=system.cpu00.itb_walker_cache.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu00.itb.walker.port
mem_side=system.cpu00.tol2bus.slave[2]

[system.cpu00.itb_walker_cache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=2
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=1024
tag_latency=2

[system.cpu00.l2]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=8
cacheLevel=L2
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=12
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=20
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
response_latency=12
sequential_access=false
size=262144
system=system
tag_latency=12
tags=system.cpu00.l2.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu00.tol2bus.master[0]
mem_side=system.tol3bus.slave[0]

[system.cpu00.l2.tags]
type=LRU
assoc=8
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=12
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=262144
tag_latency=12

[system.cpu00.tol2bus]
type=CoherentXBar
children=snoop_filter
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=0
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
point_of_coherency=false
power_model=Null
response_latency=1
snoop_filter=system.cpu00.tol2bus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=32
master=system.cpu00.l2.cpu_side
slave=system.cpu00.icache.mem_side system.cpu00.dcache.mem_side system.cpu00.itb_walker_cache.mem_side system.cpu00.dtb_walker_cache.mem_side

[system.cpu00.tol2bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.cpu00.tracer]
type=ExeTracer
eventq_index=0

[system.cpu00.workload]
type=LiveProcess
cmd=MarziehTests/fftRange 262144 /if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt_0
cwd=/net/if22/ml2au/gem5/UndertestBetaGemv1
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=MarziehTests/fftRange
gid=100
input=cin
kvmInSE=false
max_stack_size=67108864
output=cout
pid=100
ppid=99
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu01]
type=DerivO3CPU
children=apic_clk_domain branchPred dcache dtb dtb_walker_cache fuPool icache interrupts isa itb itb_walker_cache l2 tol2bus tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.cpu01.branchPred
cacheStorePorts=200
checker=Null
clk_domain=system.cpu_clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=1
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
default_p_state=UNDEFINED
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu01.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.cpu01.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=system.cpu01.interrupts
isa=system.cpu01.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.cpu01.itb
max_insts_all_threads=0
max_insts_any_thread=0
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
system=system
tracer=system.cpu01.tracer
trapLatency=13
wbWidth=8
workload=system.cpu00.workload
dcache_port=system.cpu01.dcache.cpu_side
icache_port=system.cpu01.icache.cpu_side

[system.cpu01.apic_clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu01.branchPred]
type=TournamentBP
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1
useIndirect=true

[system.cpu01.dcache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L1_D
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
response_latency=4
sequential_access=false
size=32768
system=system
tag_latency=4
tags=system.cpu01.dcache.tags
tgts_per_mshr=20
write_buffers=8
writeback_clean=false
cpu_side=system.cpu01.dcache_port
mem_side=system.cpu01.tol2bus.slave[1]

[system.cpu01.dcache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=4
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=32768
tag_latency=4

[system.cpu01.dtb]
type=X86TLB
children=walker
CpuIDinTLB=1
blockSizeinTLB=64
eventq_index=0
origVarSize1=32.0
origVarSize2=32.0
origVarSize3=32.0
origVarSize4=32.0
origVarSize5=32.0
origVarSize6=32.0
origVarSize7=32.0
origVarSize8=32.0
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
reducedVarSize1=32.0
reducedVarSize2=32.0
reducedVarSize3=32.0
reducedVarSize4=32.0
reducedVarSize5=32.0
reducedVarSize6=32.0
reducedVarSize7=32.0
reducedVarSize8=32.0
size=64
walker=system.cpu01.dtb.walker

[system.cpu01.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
system=system
port=system.cpu01.dtb_walker_cache.cpu_side

[system.cpu01.dtb_walker_cache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L0
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=10
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=2
sequential_access=false
size=1024
system=system
tag_latency=2
tags=system.cpu01.dtb_walker_cache.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu01.dtb.walker.port
mem_side=system.cpu01.tol2bus.slave[3]

[system.cpu01.dtb_walker_cache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=2
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=1024
tag_latency=2

[system.cpu01.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.cpu01.fuPool.FUList0 system.cpu01.fuPool.FUList1 system.cpu01.fuPool.FUList2 system.cpu01.fuPool.FUList3 system.cpu01.fuPool.FUList4 system.cpu01.fuPool.FUList5 system.cpu01.fuPool.FUList6 system.cpu01.fuPool.FUList7 system.cpu01.fuPool.FUList8
eventq_index=0

[system.cpu01.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.cpu01.fuPool.FUList0.opList

[system.cpu01.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.cpu01.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.cpu01.fuPool.FUList1.opList0 system.cpu01.fuPool.FUList1.opList1

[system.cpu01.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.cpu01.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[system.cpu01.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.cpu01.fuPool.FUList2.opList0 system.cpu01.fuPool.FUList2.opList1 system.cpu01.fuPool.FUList2.opList2

[system.cpu01.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.cpu01.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.cpu01.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.cpu01.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.cpu01.fuPool.FUList3.opList0 system.cpu01.fuPool.FUList3.opList1 system.cpu01.fuPool.FUList3.opList2 system.cpu01.fuPool.FUList3.opList3 system.cpu01.fuPool.FUList3.opList4

[system.cpu01.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.cpu01.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.cpu01.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.cpu01.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.cpu01.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.cpu01.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.cpu01.fuPool.FUList4.opList0 system.cpu01.fuPool.FUList4.opList1

[system.cpu01.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu01.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.cpu01.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
eventq_index=0
opList=system.cpu01.fuPool.FUList5.opList00 system.cpu01.fuPool.FUList5.opList01 system.cpu01.fuPool.FUList5.opList02 system.cpu01.fuPool.FUList5.opList03 system.cpu01.fuPool.FUList5.opList04 system.cpu01.fuPool.FUList5.opList05 system.cpu01.fuPool.FUList5.opList06 system.cpu01.fuPool.FUList5.opList07 system.cpu01.fuPool.FUList5.opList08 system.cpu01.fuPool.FUList5.opList09 system.cpu01.fuPool.FUList5.opList10 system.cpu01.fuPool.FUList5.opList11 system.cpu01.fuPool.FUList5.opList12 system.cpu01.fuPool.FUList5.opList13 system.cpu01.fuPool.FUList5.opList14 system.cpu01.fuPool.FUList5.opList15 system.cpu01.fuPool.FUList5.opList16 system.cpu01.fuPool.FUList5.opList17 system.cpu01.fuPool.FUList5.opList18 system.cpu01.fuPool.FUList5.opList19

[system.cpu01.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.cpu01.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.cpu01.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.cpu01.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.cpu01.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.cpu01.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.cpu01.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.cpu01.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.cpu01.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.cpu01.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.cpu01.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.cpu01.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.cpu01.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.cpu01.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.cpu01.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.cpu01.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.cpu01.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.cpu01.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.cpu01.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.cpu01.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.cpu01.fuPool.FUList6]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.cpu01.fuPool.FUList6.opList0 system.cpu01.fuPool.FUList6.opList1

[system.cpu01.fuPool.FUList6.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu01.fuPool.FUList6.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.cpu01.fuPool.FUList7]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.cpu01.fuPool.FUList7.opList0 system.cpu01.fuPool.FUList7.opList1 system.cpu01.fuPool.FUList7.opList2 system.cpu01.fuPool.FUList7.opList3

[system.cpu01.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu01.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu01.fuPool.FUList7.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.cpu01.fuPool.FUList7.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.cpu01.fuPool.FUList8]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.cpu01.fuPool.FUList8.opList

[system.cpu01.fuPool.FUList8.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.cpu01.icache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L1_I
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=4
sequential_access=false
size=32768
system=system
tag_latency=4
tags=system.cpu01.icache.tags
tgts_per_mshr=20
write_buffers=8
writeback_clean=true
cpu_side=system.cpu01.icache_port
mem_side=system.cpu01.tol2bus.slave[0]

[system.cpu01.icache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=4
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=32768
tag_latency=4

[system.cpu01.interrupts]
type=X86LocalApic
clk_domain=system.cpu01.apic_clk_domain
default_p_state=UNDEFINED
eventq_index=0
int_latency=1000
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=2305843009213693952
pio_latency=100000
power_model=Null
system=system
int_master=system.membus.slave[3]
int_slave=system.membus.master[3]
pio=system.membus.master[2]

[system.cpu01.isa]
type=X86ISA
eventq_index=0

[system.cpu01.itb]
type=X86TLB
children=walker
CpuIDinTLB=1
blockSizeinTLB=64
eventq_index=0
origVarSize1=32.0
origVarSize2=32.0
origVarSize3=32.0
origVarSize4=32.0
origVarSize5=32.0
origVarSize6=32.0
origVarSize7=32.0
origVarSize8=32.0
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
reducedVarSize1=32.0
reducedVarSize2=32.0
reducedVarSize3=32.0
reducedVarSize4=32.0
reducedVarSize5=32.0
reducedVarSize6=32.0
reducedVarSize7=32.0
reducedVarSize8=32.0
size=64
walker=system.cpu01.itb.walker

[system.cpu01.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
system=system
port=system.cpu01.itb_walker_cache.cpu_side

[system.cpu01.itb_walker_cache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L0
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=10
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=2
sequential_access=false
size=1024
system=system
tag_latency=2
tags=system.cpu01.itb_walker_cache.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu01.itb.walker.port
mem_side=system.cpu01.tol2bus.slave[2]

[system.cpu01.itb_walker_cache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=2
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=1024
tag_latency=2

[system.cpu01.l2]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=8
cacheLevel=L2
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=12
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=20
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
response_latency=12
sequential_access=false
size=262144
system=system
tag_latency=12
tags=system.cpu01.l2.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu01.tol2bus.master[0]
mem_side=system.tol3bus.slave[1]

[system.cpu01.l2.tags]
type=LRU
assoc=8
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=12
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=262144
tag_latency=12

[system.cpu01.tol2bus]
type=CoherentXBar
children=snoop_filter
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=0
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
point_of_coherency=false
power_model=Null
response_latency=1
snoop_filter=system.cpu01.tol2bus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=32
master=system.cpu01.l2.cpu_side
slave=system.cpu01.icache.mem_side system.cpu01.dcache.mem_side system.cpu01.itb_walker_cache.mem_side system.cpu01.dtb_walker_cache.mem_side

[system.cpu01.tol2bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.cpu01.tracer]
type=ExeTracer
eventq_index=0

[system.cpu02]
type=DerivO3CPU
children=apic_clk_domain branchPred dcache dtb dtb_walker_cache fuPool icache interrupts isa itb itb_walker_cache l2 tol2bus tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.cpu02.branchPred
cacheStorePorts=200
checker=Null
clk_domain=system.cpu_clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=2
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
default_p_state=UNDEFINED
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu02.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.cpu02.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=system.cpu02.interrupts
isa=system.cpu02.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.cpu02.itb
max_insts_all_threads=0
max_insts_any_thread=0
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
system=system
tracer=system.cpu02.tracer
trapLatency=13
wbWidth=8
workload=system.cpu00.workload
dcache_port=system.cpu02.dcache.cpu_side
icache_port=system.cpu02.icache.cpu_side

[system.cpu02.apic_clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu02.branchPred]
type=TournamentBP
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1
useIndirect=true

[system.cpu02.dcache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L1_D
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
response_latency=4
sequential_access=false
size=32768
system=system
tag_latency=4
tags=system.cpu02.dcache.tags
tgts_per_mshr=20
write_buffers=8
writeback_clean=false
cpu_side=system.cpu02.dcache_port
mem_side=system.cpu02.tol2bus.slave[1]

[system.cpu02.dcache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=4
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=32768
tag_latency=4

[system.cpu02.dtb]
type=X86TLB
children=walker
CpuIDinTLB=2
blockSizeinTLB=64
eventq_index=0
origVarSize1=32.0
origVarSize2=32.0
origVarSize3=32.0
origVarSize4=32.0
origVarSize5=32.0
origVarSize6=32.0
origVarSize7=32.0
origVarSize8=32.0
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
reducedVarSize1=32.0
reducedVarSize2=32.0
reducedVarSize3=32.0
reducedVarSize4=32.0
reducedVarSize5=32.0
reducedVarSize6=32.0
reducedVarSize7=32.0
reducedVarSize8=32.0
size=64
walker=system.cpu02.dtb.walker

[system.cpu02.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
system=system
port=system.cpu02.dtb_walker_cache.cpu_side

[system.cpu02.dtb_walker_cache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L0
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=10
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=2
sequential_access=false
size=1024
system=system
tag_latency=2
tags=system.cpu02.dtb_walker_cache.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu02.dtb.walker.port
mem_side=system.cpu02.tol2bus.slave[3]

[system.cpu02.dtb_walker_cache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=2
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=1024
tag_latency=2

[system.cpu02.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.cpu02.fuPool.FUList0 system.cpu02.fuPool.FUList1 system.cpu02.fuPool.FUList2 system.cpu02.fuPool.FUList3 system.cpu02.fuPool.FUList4 system.cpu02.fuPool.FUList5 system.cpu02.fuPool.FUList6 system.cpu02.fuPool.FUList7 system.cpu02.fuPool.FUList8
eventq_index=0

[system.cpu02.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.cpu02.fuPool.FUList0.opList

[system.cpu02.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.cpu02.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.cpu02.fuPool.FUList1.opList0 system.cpu02.fuPool.FUList1.opList1

[system.cpu02.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.cpu02.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[system.cpu02.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.cpu02.fuPool.FUList2.opList0 system.cpu02.fuPool.FUList2.opList1 system.cpu02.fuPool.FUList2.opList2

[system.cpu02.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.cpu02.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.cpu02.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.cpu02.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.cpu02.fuPool.FUList3.opList0 system.cpu02.fuPool.FUList3.opList1 system.cpu02.fuPool.FUList3.opList2 system.cpu02.fuPool.FUList3.opList3 system.cpu02.fuPool.FUList3.opList4

[system.cpu02.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.cpu02.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.cpu02.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.cpu02.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.cpu02.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.cpu02.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.cpu02.fuPool.FUList4.opList0 system.cpu02.fuPool.FUList4.opList1

[system.cpu02.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu02.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.cpu02.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
eventq_index=0
opList=system.cpu02.fuPool.FUList5.opList00 system.cpu02.fuPool.FUList5.opList01 system.cpu02.fuPool.FUList5.opList02 system.cpu02.fuPool.FUList5.opList03 system.cpu02.fuPool.FUList5.opList04 system.cpu02.fuPool.FUList5.opList05 system.cpu02.fuPool.FUList5.opList06 system.cpu02.fuPool.FUList5.opList07 system.cpu02.fuPool.FUList5.opList08 system.cpu02.fuPool.FUList5.opList09 system.cpu02.fuPool.FUList5.opList10 system.cpu02.fuPool.FUList5.opList11 system.cpu02.fuPool.FUList5.opList12 system.cpu02.fuPool.FUList5.opList13 system.cpu02.fuPool.FUList5.opList14 system.cpu02.fuPool.FUList5.opList15 system.cpu02.fuPool.FUList5.opList16 system.cpu02.fuPool.FUList5.opList17 system.cpu02.fuPool.FUList5.opList18 system.cpu02.fuPool.FUList5.opList19

[system.cpu02.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.cpu02.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.cpu02.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.cpu02.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.cpu02.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.cpu02.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.cpu02.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.cpu02.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.cpu02.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.cpu02.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.cpu02.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.cpu02.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.cpu02.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.cpu02.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.cpu02.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.cpu02.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.cpu02.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.cpu02.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.cpu02.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.cpu02.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.cpu02.fuPool.FUList6]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.cpu02.fuPool.FUList6.opList0 system.cpu02.fuPool.FUList6.opList1

[system.cpu02.fuPool.FUList6.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu02.fuPool.FUList6.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.cpu02.fuPool.FUList7]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.cpu02.fuPool.FUList7.opList0 system.cpu02.fuPool.FUList7.opList1 system.cpu02.fuPool.FUList7.opList2 system.cpu02.fuPool.FUList7.opList3

[system.cpu02.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu02.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu02.fuPool.FUList7.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.cpu02.fuPool.FUList7.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.cpu02.fuPool.FUList8]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.cpu02.fuPool.FUList8.opList

[system.cpu02.fuPool.FUList8.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.cpu02.icache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L1_I
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=4
sequential_access=false
size=32768
system=system
tag_latency=4
tags=system.cpu02.icache.tags
tgts_per_mshr=20
write_buffers=8
writeback_clean=true
cpu_side=system.cpu02.icache_port
mem_side=system.cpu02.tol2bus.slave[0]

[system.cpu02.icache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=4
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=32768
tag_latency=4

[system.cpu02.interrupts]
type=X86LocalApic
clk_domain=system.cpu02.apic_clk_domain
default_p_state=UNDEFINED
eventq_index=0
int_latency=1000
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=2305843009213693952
pio_latency=100000
power_model=Null
system=system
int_master=system.membus.slave[4]
int_slave=system.membus.master[5]
pio=system.membus.master[4]

[system.cpu02.isa]
type=X86ISA
eventq_index=0

[system.cpu02.itb]
type=X86TLB
children=walker
CpuIDinTLB=2
blockSizeinTLB=64
eventq_index=0
origVarSize1=32.0
origVarSize2=32.0
origVarSize3=32.0
origVarSize4=32.0
origVarSize5=32.0
origVarSize6=32.0
origVarSize7=32.0
origVarSize8=32.0
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
reducedVarSize1=32.0
reducedVarSize2=32.0
reducedVarSize3=32.0
reducedVarSize4=32.0
reducedVarSize5=32.0
reducedVarSize6=32.0
reducedVarSize7=32.0
reducedVarSize8=32.0
size=64
walker=system.cpu02.itb.walker

[system.cpu02.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
system=system
port=system.cpu02.itb_walker_cache.cpu_side

[system.cpu02.itb_walker_cache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L0
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=10
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=2
sequential_access=false
size=1024
system=system
tag_latency=2
tags=system.cpu02.itb_walker_cache.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu02.itb.walker.port
mem_side=system.cpu02.tol2bus.slave[2]

[system.cpu02.itb_walker_cache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=2
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=1024
tag_latency=2

[system.cpu02.l2]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=8
cacheLevel=L2
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=12
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=20
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
response_latency=12
sequential_access=false
size=262144
system=system
tag_latency=12
tags=system.cpu02.l2.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu02.tol2bus.master[0]
mem_side=system.tol3bus.slave[2]

[system.cpu02.l2.tags]
type=LRU
assoc=8
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=12
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=262144
tag_latency=12

[system.cpu02.tol2bus]
type=CoherentXBar
children=snoop_filter
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=0
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
point_of_coherency=false
power_model=Null
response_latency=1
snoop_filter=system.cpu02.tol2bus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=32
master=system.cpu02.l2.cpu_side
slave=system.cpu02.icache.mem_side system.cpu02.dcache.mem_side system.cpu02.itb_walker_cache.mem_side system.cpu02.dtb_walker_cache.mem_side

[system.cpu02.tol2bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.cpu02.tracer]
type=ExeTracer
eventq_index=0

[system.cpu03]
type=DerivO3CPU
children=apic_clk_domain branchPred dcache dtb dtb_walker_cache fuPool icache interrupts isa itb itb_walker_cache l2 tol2bus tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.cpu03.branchPred
cacheStorePorts=200
checker=Null
clk_domain=system.cpu_clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=3
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
default_p_state=UNDEFINED
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu03.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.cpu03.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=system.cpu03.interrupts
isa=system.cpu03.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.cpu03.itb
max_insts_all_threads=0
max_insts_any_thread=0
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
system=system
tracer=system.cpu03.tracer
trapLatency=13
wbWidth=8
workload=system.cpu00.workload
dcache_port=system.cpu03.dcache.cpu_side
icache_port=system.cpu03.icache.cpu_side

[system.cpu03.apic_clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu03.branchPred]
type=TournamentBP
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1
useIndirect=true

[system.cpu03.dcache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L1_D
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
response_latency=4
sequential_access=false
size=32768
system=system
tag_latency=4
tags=system.cpu03.dcache.tags
tgts_per_mshr=20
write_buffers=8
writeback_clean=false
cpu_side=system.cpu03.dcache_port
mem_side=system.cpu03.tol2bus.slave[1]

[system.cpu03.dcache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=4
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=32768
tag_latency=4

[system.cpu03.dtb]
type=X86TLB
children=walker
CpuIDinTLB=3
blockSizeinTLB=64
eventq_index=0
origVarSize1=32.0
origVarSize2=32.0
origVarSize3=32.0
origVarSize4=32.0
origVarSize5=32.0
origVarSize6=32.0
origVarSize7=32.0
origVarSize8=32.0
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
reducedVarSize1=32.0
reducedVarSize2=32.0
reducedVarSize3=32.0
reducedVarSize4=32.0
reducedVarSize5=32.0
reducedVarSize6=32.0
reducedVarSize7=32.0
reducedVarSize8=32.0
size=64
walker=system.cpu03.dtb.walker

[system.cpu03.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
system=system
port=system.cpu03.dtb_walker_cache.cpu_side

[system.cpu03.dtb_walker_cache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L0
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=10
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=2
sequential_access=false
size=1024
system=system
tag_latency=2
tags=system.cpu03.dtb_walker_cache.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu03.dtb.walker.port
mem_side=system.cpu03.tol2bus.slave[3]

[system.cpu03.dtb_walker_cache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=2
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=1024
tag_latency=2

[system.cpu03.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.cpu03.fuPool.FUList0 system.cpu03.fuPool.FUList1 system.cpu03.fuPool.FUList2 system.cpu03.fuPool.FUList3 system.cpu03.fuPool.FUList4 system.cpu03.fuPool.FUList5 system.cpu03.fuPool.FUList6 system.cpu03.fuPool.FUList7 system.cpu03.fuPool.FUList8
eventq_index=0

[system.cpu03.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.cpu03.fuPool.FUList0.opList

[system.cpu03.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.cpu03.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.cpu03.fuPool.FUList1.opList0 system.cpu03.fuPool.FUList1.opList1

[system.cpu03.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.cpu03.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[system.cpu03.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.cpu03.fuPool.FUList2.opList0 system.cpu03.fuPool.FUList2.opList1 system.cpu03.fuPool.FUList2.opList2

[system.cpu03.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.cpu03.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.cpu03.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.cpu03.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.cpu03.fuPool.FUList3.opList0 system.cpu03.fuPool.FUList3.opList1 system.cpu03.fuPool.FUList3.opList2 system.cpu03.fuPool.FUList3.opList3 system.cpu03.fuPool.FUList3.opList4

[system.cpu03.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.cpu03.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.cpu03.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.cpu03.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.cpu03.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.cpu03.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.cpu03.fuPool.FUList4.opList0 system.cpu03.fuPool.FUList4.opList1

[system.cpu03.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu03.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.cpu03.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
eventq_index=0
opList=system.cpu03.fuPool.FUList5.opList00 system.cpu03.fuPool.FUList5.opList01 system.cpu03.fuPool.FUList5.opList02 system.cpu03.fuPool.FUList5.opList03 system.cpu03.fuPool.FUList5.opList04 system.cpu03.fuPool.FUList5.opList05 system.cpu03.fuPool.FUList5.opList06 system.cpu03.fuPool.FUList5.opList07 system.cpu03.fuPool.FUList5.opList08 system.cpu03.fuPool.FUList5.opList09 system.cpu03.fuPool.FUList5.opList10 system.cpu03.fuPool.FUList5.opList11 system.cpu03.fuPool.FUList5.opList12 system.cpu03.fuPool.FUList5.opList13 system.cpu03.fuPool.FUList5.opList14 system.cpu03.fuPool.FUList5.opList15 system.cpu03.fuPool.FUList5.opList16 system.cpu03.fuPool.FUList5.opList17 system.cpu03.fuPool.FUList5.opList18 system.cpu03.fuPool.FUList5.opList19

[system.cpu03.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.cpu03.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.cpu03.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.cpu03.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.cpu03.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.cpu03.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.cpu03.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.cpu03.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.cpu03.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.cpu03.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.cpu03.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.cpu03.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.cpu03.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.cpu03.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.cpu03.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.cpu03.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.cpu03.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.cpu03.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.cpu03.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.cpu03.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.cpu03.fuPool.FUList6]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.cpu03.fuPool.FUList6.opList0 system.cpu03.fuPool.FUList6.opList1

[system.cpu03.fuPool.FUList6.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu03.fuPool.FUList6.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.cpu03.fuPool.FUList7]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.cpu03.fuPool.FUList7.opList0 system.cpu03.fuPool.FUList7.opList1 system.cpu03.fuPool.FUList7.opList2 system.cpu03.fuPool.FUList7.opList3

[system.cpu03.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu03.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu03.fuPool.FUList7.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.cpu03.fuPool.FUList7.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.cpu03.fuPool.FUList8]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.cpu03.fuPool.FUList8.opList

[system.cpu03.fuPool.FUList8.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.cpu03.icache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L1_I
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=4
sequential_access=false
size=32768
system=system
tag_latency=4
tags=system.cpu03.icache.tags
tgts_per_mshr=20
write_buffers=8
writeback_clean=true
cpu_side=system.cpu03.icache_port
mem_side=system.cpu03.tol2bus.slave[0]

[system.cpu03.icache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=4
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=32768
tag_latency=4

[system.cpu03.interrupts]
type=X86LocalApic
clk_domain=system.cpu03.apic_clk_domain
default_p_state=UNDEFINED
eventq_index=0
int_latency=1000
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=2305843009213693952
pio_latency=100000
power_model=Null
system=system
int_master=system.membus.slave[5]
int_slave=system.membus.master[7]
pio=system.membus.master[6]

[system.cpu03.isa]
type=X86ISA
eventq_index=0

[system.cpu03.itb]
type=X86TLB
children=walker
CpuIDinTLB=3
blockSizeinTLB=64
eventq_index=0
origVarSize1=32.0
origVarSize2=32.0
origVarSize3=32.0
origVarSize4=32.0
origVarSize5=32.0
origVarSize6=32.0
origVarSize7=32.0
origVarSize8=32.0
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
reducedVarSize1=32.0
reducedVarSize2=32.0
reducedVarSize3=32.0
reducedVarSize4=32.0
reducedVarSize5=32.0
reducedVarSize6=32.0
reducedVarSize7=32.0
reducedVarSize8=32.0
size=64
walker=system.cpu03.itb.walker

[system.cpu03.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
system=system
port=system.cpu03.itb_walker_cache.cpu_side

[system.cpu03.itb_walker_cache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L0
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=10
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=2
sequential_access=false
size=1024
system=system
tag_latency=2
tags=system.cpu03.itb_walker_cache.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu03.itb.walker.port
mem_side=system.cpu03.tol2bus.slave[2]

[system.cpu03.itb_walker_cache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=2
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=1024
tag_latency=2

[system.cpu03.l2]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=8
cacheLevel=L2
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=12
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=20
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
response_latency=12
sequential_access=false
size=262144
system=system
tag_latency=12
tags=system.cpu03.l2.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu03.tol2bus.master[0]
mem_side=system.tol3bus.slave[3]

[system.cpu03.l2.tags]
type=LRU
assoc=8
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=12
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=262144
tag_latency=12

[system.cpu03.tol2bus]
type=CoherentXBar
children=snoop_filter
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=0
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
point_of_coherency=false
power_model=Null
response_latency=1
snoop_filter=system.cpu03.tol2bus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=32
master=system.cpu03.l2.cpu_side
slave=system.cpu03.icache.mem_side system.cpu03.dcache.mem_side system.cpu03.itb_walker_cache.mem_side system.cpu03.dtb_walker_cache.mem_side

[system.cpu03.tol2bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.cpu03.tracer]
type=ExeTracer
eventq_index=0

[system.cpu04]
type=DerivO3CPU
children=apic_clk_domain branchPred dcache dtb dtb_walker_cache fuPool icache interrupts isa itb itb_walker_cache l2 tol2bus tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.cpu04.branchPred
cacheStorePorts=200
checker=Null
clk_domain=system.cpu_clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=4
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
default_p_state=UNDEFINED
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu04.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.cpu04.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=system.cpu04.interrupts
isa=system.cpu04.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.cpu04.itb
max_insts_all_threads=0
max_insts_any_thread=0
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
system=system
tracer=system.cpu04.tracer
trapLatency=13
wbWidth=8
workload=system.cpu00.workload
dcache_port=system.cpu04.dcache.cpu_side
icache_port=system.cpu04.icache.cpu_side

[system.cpu04.apic_clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu04.branchPred]
type=TournamentBP
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1
useIndirect=true

[system.cpu04.dcache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L1_D
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
response_latency=4
sequential_access=false
size=32768
system=system
tag_latency=4
tags=system.cpu04.dcache.tags
tgts_per_mshr=20
write_buffers=8
writeback_clean=false
cpu_side=system.cpu04.dcache_port
mem_side=system.cpu04.tol2bus.slave[1]

[system.cpu04.dcache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=4
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=32768
tag_latency=4

[system.cpu04.dtb]
type=X86TLB
children=walker
CpuIDinTLB=4
blockSizeinTLB=64
eventq_index=0
origVarSize1=32.0
origVarSize2=32.0
origVarSize3=32.0
origVarSize4=32.0
origVarSize5=32.0
origVarSize6=32.0
origVarSize7=32.0
origVarSize8=32.0
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
reducedVarSize1=32.0
reducedVarSize2=32.0
reducedVarSize3=32.0
reducedVarSize4=32.0
reducedVarSize5=32.0
reducedVarSize6=32.0
reducedVarSize7=32.0
reducedVarSize8=32.0
size=64
walker=system.cpu04.dtb.walker

[system.cpu04.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
system=system
port=system.cpu04.dtb_walker_cache.cpu_side

[system.cpu04.dtb_walker_cache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L0
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=10
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=2
sequential_access=false
size=1024
system=system
tag_latency=2
tags=system.cpu04.dtb_walker_cache.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu04.dtb.walker.port
mem_side=system.cpu04.tol2bus.slave[3]

[system.cpu04.dtb_walker_cache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=2
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=1024
tag_latency=2

[system.cpu04.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.cpu04.fuPool.FUList0 system.cpu04.fuPool.FUList1 system.cpu04.fuPool.FUList2 system.cpu04.fuPool.FUList3 system.cpu04.fuPool.FUList4 system.cpu04.fuPool.FUList5 system.cpu04.fuPool.FUList6 system.cpu04.fuPool.FUList7 system.cpu04.fuPool.FUList8
eventq_index=0

[system.cpu04.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.cpu04.fuPool.FUList0.opList

[system.cpu04.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.cpu04.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.cpu04.fuPool.FUList1.opList0 system.cpu04.fuPool.FUList1.opList1

[system.cpu04.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.cpu04.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[system.cpu04.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.cpu04.fuPool.FUList2.opList0 system.cpu04.fuPool.FUList2.opList1 system.cpu04.fuPool.FUList2.opList2

[system.cpu04.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.cpu04.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.cpu04.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.cpu04.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.cpu04.fuPool.FUList3.opList0 system.cpu04.fuPool.FUList3.opList1 system.cpu04.fuPool.FUList3.opList2 system.cpu04.fuPool.FUList3.opList3 system.cpu04.fuPool.FUList3.opList4

[system.cpu04.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.cpu04.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.cpu04.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.cpu04.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.cpu04.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.cpu04.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.cpu04.fuPool.FUList4.opList0 system.cpu04.fuPool.FUList4.opList1

[system.cpu04.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu04.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.cpu04.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
eventq_index=0
opList=system.cpu04.fuPool.FUList5.opList00 system.cpu04.fuPool.FUList5.opList01 system.cpu04.fuPool.FUList5.opList02 system.cpu04.fuPool.FUList5.opList03 system.cpu04.fuPool.FUList5.opList04 system.cpu04.fuPool.FUList5.opList05 system.cpu04.fuPool.FUList5.opList06 system.cpu04.fuPool.FUList5.opList07 system.cpu04.fuPool.FUList5.opList08 system.cpu04.fuPool.FUList5.opList09 system.cpu04.fuPool.FUList5.opList10 system.cpu04.fuPool.FUList5.opList11 system.cpu04.fuPool.FUList5.opList12 system.cpu04.fuPool.FUList5.opList13 system.cpu04.fuPool.FUList5.opList14 system.cpu04.fuPool.FUList5.opList15 system.cpu04.fuPool.FUList5.opList16 system.cpu04.fuPool.FUList5.opList17 system.cpu04.fuPool.FUList5.opList18 system.cpu04.fuPool.FUList5.opList19

[system.cpu04.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.cpu04.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.cpu04.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.cpu04.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.cpu04.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.cpu04.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.cpu04.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.cpu04.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.cpu04.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.cpu04.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.cpu04.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.cpu04.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.cpu04.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.cpu04.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.cpu04.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.cpu04.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.cpu04.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.cpu04.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.cpu04.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.cpu04.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.cpu04.fuPool.FUList6]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.cpu04.fuPool.FUList6.opList0 system.cpu04.fuPool.FUList6.opList1

[system.cpu04.fuPool.FUList6.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu04.fuPool.FUList6.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.cpu04.fuPool.FUList7]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.cpu04.fuPool.FUList7.opList0 system.cpu04.fuPool.FUList7.opList1 system.cpu04.fuPool.FUList7.opList2 system.cpu04.fuPool.FUList7.opList3

[system.cpu04.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu04.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu04.fuPool.FUList7.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.cpu04.fuPool.FUList7.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.cpu04.fuPool.FUList8]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.cpu04.fuPool.FUList8.opList

[system.cpu04.fuPool.FUList8.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.cpu04.icache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L1_I
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=4
sequential_access=false
size=32768
system=system
tag_latency=4
tags=system.cpu04.icache.tags
tgts_per_mshr=20
write_buffers=8
writeback_clean=true
cpu_side=system.cpu04.icache_port
mem_side=system.cpu04.tol2bus.slave[0]

[system.cpu04.icache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=4
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=32768
tag_latency=4

[system.cpu04.interrupts]
type=X86LocalApic
clk_domain=system.cpu04.apic_clk_domain
default_p_state=UNDEFINED
eventq_index=0
int_latency=1000
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=2305843009213693952
pio_latency=100000
power_model=Null
system=system
int_master=system.membus.slave[6]
int_slave=system.membus.master[9]
pio=system.membus.master[8]

[system.cpu04.isa]
type=X86ISA
eventq_index=0

[system.cpu04.itb]
type=X86TLB
children=walker
CpuIDinTLB=4
blockSizeinTLB=64
eventq_index=0
origVarSize1=32.0
origVarSize2=32.0
origVarSize3=32.0
origVarSize4=32.0
origVarSize5=32.0
origVarSize6=32.0
origVarSize7=32.0
origVarSize8=32.0
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
reducedVarSize1=32.0
reducedVarSize2=32.0
reducedVarSize3=32.0
reducedVarSize4=32.0
reducedVarSize5=32.0
reducedVarSize6=32.0
reducedVarSize7=32.0
reducedVarSize8=32.0
size=64
walker=system.cpu04.itb.walker

[system.cpu04.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
system=system
port=system.cpu04.itb_walker_cache.cpu_side

[system.cpu04.itb_walker_cache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L0
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=10
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=2
sequential_access=false
size=1024
system=system
tag_latency=2
tags=system.cpu04.itb_walker_cache.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu04.itb.walker.port
mem_side=system.cpu04.tol2bus.slave[2]

[system.cpu04.itb_walker_cache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=2
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=1024
tag_latency=2

[system.cpu04.l2]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=8
cacheLevel=L2
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=12
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=20
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
response_latency=12
sequential_access=false
size=262144
system=system
tag_latency=12
tags=system.cpu04.l2.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu04.tol2bus.master[0]
mem_side=system.tol3bus.slave[4]

[system.cpu04.l2.tags]
type=LRU
assoc=8
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=12
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=262144
tag_latency=12

[system.cpu04.tol2bus]
type=CoherentXBar
children=snoop_filter
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=0
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
point_of_coherency=false
power_model=Null
response_latency=1
snoop_filter=system.cpu04.tol2bus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=32
master=system.cpu04.l2.cpu_side
slave=system.cpu04.icache.mem_side system.cpu04.dcache.mem_side system.cpu04.itb_walker_cache.mem_side system.cpu04.dtb_walker_cache.mem_side

[system.cpu04.tol2bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.cpu04.tracer]
type=ExeTracer
eventq_index=0

[system.cpu05]
type=DerivO3CPU
children=apic_clk_domain branchPred dcache dtb dtb_walker_cache fuPool icache interrupts isa itb itb_walker_cache l2 tol2bus tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.cpu05.branchPred
cacheStorePorts=200
checker=Null
clk_domain=system.cpu_clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=5
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
default_p_state=UNDEFINED
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu05.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.cpu05.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=system.cpu05.interrupts
isa=system.cpu05.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.cpu05.itb
max_insts_all_threads=0
max_insts_any_thread=0
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
system=system
tracer=system.cpu05.tracer
trapLatency=13
wbWidth=8
workload=system.cpu00.workload
dcache_port=system.cpu05.dcache.cpu_side
icache_port=system.cpu05.icache.cpu_side

[system.cpu05.apic_clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu05.branchPred]
type=TournamentBP
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1
useIndirect=true

[system.cpu05.dcache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L1_D
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
response_latency=4
sequential_access=false
size=32768
system=system
tag_latency=4
tags=system.cpu05.dcache.tags
tgts_per_mshr=20
write_buffers=8
writeback_clean=false
cpu_side=system.cpu05.dcache_port
mem_side=system.cpu05.tol2bus.slave[1]

[system.cpu05.dcache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=4
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=32768
tag_latency=4

[system.cpu05.dtb]
type=X86TLB
children=walker
CpuIDinTLB=5
blockSizeinTLB=64
eventq_index=0
origVarSize1=32.0
origVarSize2=32.0
origVarSize3=32.0
origVarSize4=32.0
origVarSize5=32.0
origVarSize6=32.0
origVarSize7=32.0
origVarSize8=32.0
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
reducedVarSize1=32.0
reducedVarSize2=32.0
reducedVarSize3=32.0
reducedVarSize4=32.0
reducedVarSize5=32.0
reducedVarSize6=32.0
reducedVarSize7=32.0
reducedVarSize8=32.0
size=64
walker=system.cpu05.dtb.walker

[system.cpu05.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
system=system
port=system.cpu05.dtb_walker_cache.cpu_side

[system.cpu05.dtb_walker_cache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L0
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=10
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=2
sequential_access=false
size=1024
system=system
tag_latency=2
tags=system.cpu05.dtb_walker_cache.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu05.dtb.walker.port
mem_side=system.cpu05.tol2bus.slave[3]

[system.cpu05.dtb_walker_cache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=2
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=1024
tag_latency=2

[system.cpu05.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.cpu05.fuPool.FUList0 system.cpu05.fuPool.FUList1 system.cpu05.fuPool.FUList2 system.cpu05.fuPool.FUList3 system.cpu05.fuPool.FUList4 system.cpu05.fuPool.FUList5 system.cpu05.fuPool.FUList6 system.cpu05.fuPool.FUList7 system.cpu05.fuPool.FUList8
eventq_index=0

[system.cpu05.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.cpu05.fuPool.FUList0.opList

[system.cpu05.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.cpu05.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.cpu05.fuPool.FUList1.opList0 system.cpu05.fuPool.FUList1.opList1

[system.cpu05.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.cpu05.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[system.cpu05.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.cpu05.fuPool.FUList2.opList0 system.cpu05.fuPool.FUList2.opList1 system.cpu05.fuPool.FUList2.opList2

[system.cpu05.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.cpu05.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.cpu05.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.cpu05.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.cpu05.fuPool.FUList3.opList0 system.cpu05.fuPool.FUList3.opList1 system.cpu05.fuPool.FUList3.opList2 system.cpu05.fuPool.FUList3.opList3 system.cpu05.fuPool.FUList3.opList4

[system.cpu05.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.cpu05.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.cpu05.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.cpu05.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.cpu05.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.cpu05.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.cpu05.fuPool.FUList4.opList0 system.cpu05.fuPool.FUList4.opList1

[system.cpu05.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu05.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.cpu05.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
eventq_index=0
opList=system.cpu05.fuPool.FUList5.opList00 system.cpu05.fuPool.FUList5.opList01 system.cpu05.fuPool.FUList5.opList02 system.cpu05.fuPool.FUList5.opList03 system.cpu05.fuPool.FUList5.opList04 system.cpu05.fuPool.FUList5.opList05 system.cpu05.fuPool.FUList5.opList06 system.cpu05.fuPool.FUList5.opList07 system.cpu05.fuPool.FUList5.opList08 system.cpu05.fuPool.FUList5.opList09 system.cpu05.fuPool.FUList5.opList10 system.cpu05.fuPool.FUList5.opList11 system.cpu05.fuPool.FUList5.opList12 system.cpu05.fuPool.FUList5.opList13 system.cpu05.fuPool.FUList5.opList14 system.cpu05.fuPool.FUList5.opList15 system.cpu05.fuPool.FUList5.opList16 system.cpu05.fuPool.FUList5.opList17 system.cpu05.fuPool.FUList5.opList18 system.cpu05.fuPool.FUList5.opList19

[system.cpu05.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.cpu05.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.cpu05.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.cpu05.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.cpu05.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.cpu05.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.cpu05.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.cpu05.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.cpu05.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.cpu05.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.cpu05.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.cpu05.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.cpu05.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.cpu05.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.cpu05.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.cpu05.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.cpu05.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.cpu05.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.cpu05.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.cpu05.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.cpu05.fuPool.FUList6]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.cpu05.fuPool.FUList6.opList0 system.cpu05.fuPool.FUList6.opList1

[system.cpu05.fuPool.FUList6.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu05.fuPool.FUList6.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.cpu05.fuPool.FUList7]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.cpu05.fuPool.FUList7.opList0 system.cpu05.fuPool.FUList7.opList1 system.cpu05.fuPool.FUList7.opList2 system.cpu05.fuPool.FUList7.opList3

[system.cpu05.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu05.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu05.fuPool.FUList7.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.cpu05.fuPool.FUList7.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.cpu05.fuPool.FUList8]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.cpu05.fuPool.FUList8.opList

[system.cpu05.fuPool.FUList8.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.cpu05.icache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L1_I
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=4
sequential_access=false
size=32768
system=system
tag_latency=4
tags=system.cpu05.icache.tags
tgts_per_mshr=20
write_buffers=8
writeback_clean=true
cpu_side=system.cpu05.icache_port
mem_side=system.cpu05.tol2bus.slave[0]

[system.cpu05.icache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=4
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=32768
tag_latency=4

[system.cpu05.interrupts]
type=X86LocalApic
clk_domain=system.cpu05.apic_clk_domain
default_p_state=UNDEFINED
eventq_index=0
int_latency=1000
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=2305843009213693952
pio_latency=100000
power_model=Null
system=system
int_master=system.membus.slave[7]
int_slave=system.membus.master[11]
pio=system.membus.master[10]

[system.cpu05.isa]
type=X86ISA
eventq_index=0

[system.cpu05.itb]
type=X86TLB
children=walker
CpuIDinTLB=5
blockSizeinTLB=64
eventq_index=0
origVarSize1=32.0
origVarSize2=32.0
origVarSize3=32.0
origVarSize4=32.0
origVarSize5=32.0
origVarSize6=32.0
origVarSize7=32.0
origVarSize8=32.0
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
reducedVarSize1=32.0
reducedVarSize2=32.0
reducedVarSize3=32.0
reducedVarSize4=32.0
reducedVarSize5=32.0
reducedVarSize6=32.0
reducedVarSize7=32.0
reducedVarSize8=32.0
size=64
walker=system.cpu05.itb.walker

[system.cpu05.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
system=system
port=system.cpu05.itb_walker_cache.cpu_side

[system.cpu05.itb_walker_cache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L0
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=10
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=2
sequential_access=false
size=1024
system=system
tag_latency=2
tags=system.cpu05.itb_walker_cache.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu05.itb.walker.port
mem_side=system.cpu05.tol2bus.slave[2]

[system.cpu05.itb_walker_cache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=2
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=1024
tag_latency=2

[system.cpu05.l2]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=8
cacheLevel=L2
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=12
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=20
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
response_latency=12
sequential_access=false
size=262144
system=system
tag_latency=12
tags=system.cpu05.l2.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu05.tol2bus.master[0]
mem_side=system.tol3bus.slave[5]

[system.cpu05.l2.tags]
type=LRU
assoc=8
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=12
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=262144
tag_latency=12

[system.cpu05.tol2bus]
type=CoherentXBar
children=snoop_filter
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=0
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
point_of_coherency=false
power_model=Null
response_latency=1
snoop_filter=system.cpu05.tol2bus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=32
master=system.cpu05.l2.cpu_side
slave=system.cpu05.icache.mem_side system.cpu05.dcache.mem_side system.cpu05.itb_walker_cache.mem_side system.cpu05.dtb_walker_cache.mem_side

[system.cpu05.tol2bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.cpu05.tracer]
type=ExeTracer
eventq_index=0

[system.cpu06]
type=DerivO3CPU
children=apic_clk_domain branchPred dcache dtb dtb_walker_cache fuPool icache interrupts isa itb itb_walker_cache l2 tol2bus tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.cpu06.branchPred
cacheStorePorts=200
checker=Null
clk_domain=system.cpu_clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=6
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
default_p_state=UNDEFINED
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu06.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.cpu06.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=system.cpu06.interrupts
isa=system.cpu06.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.cpu06.itb
max_insts_all_threads=0
max_insts_any_thread=0
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
system=system
tracer=system.cpu06.tracer
trapLatency=13
wbWidth=8
workload=system.cpu00.workload
dcache_port=system.cpu06.dcache.cpu_side
icache_port=system.cpu06.icache.cpu_side

[system.cpu06.apic_clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu06.branchPred]
type=TournamentBP
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1
useIndirect=true

[system.cpu06.dcache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L1_D
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
response_latency=4
sequential_access=false
size=32768
system=system
tag_latency=4
tags=system.cpu06.dcache.tags
tgts_per_mshr=20
write_buffers=8
writeback_clean=false
cpu_side=system.cpu06.dcache_port
mem_side=system.cpu06.tol2bus.slave[1]

[system.cpu06.dcache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=4
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=32768
tag_latency=4

[system.cpu06.dtb]
type=X86TLB
children=walker
CpuIDinTLB=6
blockSizeinTLB=64
eventq_index=0
origVarSize1=32.0
origVarSize2=32.0
origVarSize3=32.0
origVarSize4=32.0
origVarSize5=32.0
origVarSize6=32.0
origVarSize7=32.0
origVarSize8=32.0
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
reducedVarSize1=32.0
reducedVarSize2=32.0
reducedVarSize3=32.0
reducedVarSize4=32.0
reducedVarSize5=32.0
reducedVarSize6=32.0
reducedVarSize7=32.0
reducedVarSize8=32.0
size=64
walker=system.cpu06.dtb.walker

[system.cpu06.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
system=system
port=system.cpu06.dtb_walker_cache.cpu_side

[system.cpu06.dtb_walker_cache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L0
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=10
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=2
sequential_access=false
size=1024
system=system
tag_latency=2
tags=system.cpu06.dtb_walker_cache.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu06.dtb.walker.port
mem_side=system.cpu06.tol2bus.slave[3]

[system.cpu06.dtb_walker_cache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=2
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=1024
tag_latency=2

[system.cpu06.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.cpu06.fuPool.FUList0 system.cpu06.fuPool.FUList1 system.cpu06.fuPool.FUList2 system.cpu06.fuPool.FUList3 system.cpu06.fuPool.FUList4 system.cpu06.fuPool.FUList5 system.cpu06.fuPool.FUList6 system.cpu06.fuPool.FUList7 system.cpu06.fuPool.FUList8
eventq_index=0

[system.cpu06.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.cpu06.fuPool.FUList0.opList

[system.cpu06.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.cpu06.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.cpu06.fuPool.FUList1.opList0 system.cpu06.fuPool.FUList1.opList1

[system.cpu06.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.cpu06.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[system.cpu06.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.cpu06.fuPool.FUList2.opList0 system.cpu06.fuPool.FUList2.opList1 system.cpu06.fuPool.FUList2.opList2

[system.cpu06.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.cpu06.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.cpu06.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.cpu06.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.cpu06.fuPool.FUList3.opList0 system.cpu06.fuPool.FUList3.opList1 system.cpu06.fuPool.FUList3.opList2 system.cpu06.fuPool.FUList3.opList3 system.cpu06.fuPool.FUList3.opList4

[system.cpu06.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.cpu06.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.cpu06.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.cpu06.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.cpu06.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.cpu06.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.cpu06.fuPool.FUList4.opList0 system.cpu06.fuPool.FUList4.opList1

[system.cpu06.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu06.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.cpu06.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
eventq_index=0
opList=system.cpu06.fuPool.FUList5.opList00 system.cpu06.fuPool.FUList5.opList01 system.cpu06.fuPool.FUList5.opList02 system.cpu06.fuPool.FUList5.opList03 system.cpu06.fuPool.FUList5.opList04 system.cpu06.fuPool.FUList5.opList05 system.cpu06.fuPool.FUList5.opList06 system.cpu06.fuPool.FUList5.opList07 system.cpu06.fuPool.FUList5.opList08 system.cpu06.fuPool.FUList5.opList09 system.cpu06.fuPool.FUList5.opList10 system.cpu06.fuPool.FUList5.opList11 system.cpu06.fuPool.FUList5.opList12 system.cpu06.fuPool.FUList5.opList13 system.cpu06.fuPool.FUList5.opList14 system.cpu06.fuPool.FUList5.opList15 system.cpu06.fuPool.FUList5.opList16 system.cpu06.fuPool.FUList5.opList17 system.cpu06.fuPool.FUList5.opList18 system.cpu06.fuPool.FUList5.opList19

[system.cpu06.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.cpu06.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.cpu06.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.cpu06.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.cpu06.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.cpu06.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.cpu06.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.cpu06.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.cpu06.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.cpu06.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.cpu06.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.cpu06.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.cpu06.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.cpu06.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.cpu06.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.cpu06.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.cpu06.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.cpu06.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.cpu06.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.cpu06.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.cpu06.fuPool.FUList6]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.cpu06.fuPool.FUList6.opList0 system.cpu06.fuPool.FUList6.opList1

[system.cpu06.fuPool.FUList6.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu06.fuPool.FUList6.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.cpu06.fuPool.FUList7]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.cpu06.fuPool.FUList7.opList0 system.cpu06.fuPool.FUList7.opList1 system.cpu06.fuPool.FUList7.opList2 system.cpu06.fuPool.FUList7.opList3

[system.cpu06.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu06.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu06.fuPool.FUList7.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.cpu06.fuPool.FUList7.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.cpu06.fuPool.FUList8]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.cpu06.fuPool.FUList8.opList

[system.cpu06.fuPool.FUList8.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.cpu06.icache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L1_I
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=4
sequential_access=false
size=32768
system=system
tag_latency=4
tags=system.cpu06.icache.tags
tgts_per_mshr=20
write_buffers=8
writeback_clean=true
cpu_side=system.cpu06.icache_port
mem_side=system.cpu06.tol2bus.slave[0]

[system.cpu06.icache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=4
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=32768
tag_latency=4

[system.cpu06.interrupts]
type=X86LocalApic
clk_domain=system.cpu06.apic_clk_domain
default_p_state=UNDEFINED
eventq_index=0
int_latency=1000
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=2305843009213693952
pio_latency=100000
power_model=Null
system=system
int_master=system.membus.slave[8]
int_slave=system.membus.master[13]
pio=system.membus.master[12]

[system.cpu06.isa]
type=X86ISA
eventq_index=0

[system.cpu06.itb]
type=X86TLB
children=walker
CpuIDinTLB=6
blockSizeinTLB=64
eventq_index=0
origVarSize1=32.0
origVarSize2=32.0
origVarSize3=32.0
origVarSize4=32.0
origVarSize5=32.0
origVarSize6=32.0
origVarSize7=32.0
origVarSize8=32.0
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
reducedVarSize1=32.0
reducedVarSize2=32.0
reducedVarSize3=32.0
reducedVarSize4=32.0
reducedVarSize5=32.0
reducedVarSize6=32.0
reducedVarSize7=32.0
reducedVarSize8=32.0
size=64
walker=system.cpu06.itb.walker

[system.cpu06.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
system=system
port=system.cpu06.itb_walker_cache.cpu_side

[system.cpu06.itb_walker_cache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L0
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=10
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=2
sequential_access=false
size=1024
system=system
tag_latency=2
tags=system.cpu06.itb_walker_cache.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu06.itb.walker.port
mem_side=system.cpu06.tol2bus.slave[2]

[system.cpu06.itb_walker_cache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=2
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=1024
tag_latency=2

[system.cpu06.l2]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=8
cacheLevel=L2
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=12
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=20
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
response_latency=12
sequential_access=false
size=262144
system=system
tag_latency=12
tags=system.cpu06.l2.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu06.tol2bus.master[0]
mem_side=system.tol3bus.slave[6]

[system.cpu06.l2.tags]
type=LRU
assoc=8
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=12
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=262144
tag_latency=12

[system.cpu06.tol2bus]
type=CoherentXBar
children=snoop_filter
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=0
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
point_of_coherency=false
power_model=Null
response_latency=1
snoop_filter=system.cpu06.tol2bus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=32
master=system.cpu06.l2.cpu_side
slave=system.cpu06.icache.mem_side system.cpu06.dcache.mem_side system.cpu06.itb_walker_cache.mem_side system.cpu06.dtb_walker_cache.mem_side

[system.cpu06.tol2bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.cpu06.tracer]
type=ExeTracer
eventq_index=0

[system.cpu07]
type=DerivO3CPU
children=apic_clk_domain branchPred dcache dtb dtb_walker_cache fuPool icache interrupts isa itb itb_walker_cache l2 tol2bus tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.cpu07.branchPred
cacheStorePorts=200
checker=Null
clk_domain=system.cpu_clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=7
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
default_p_state=UNDEFINED
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu07.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.cpu07.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=system.cpu07.interrupts
isa=system.cpu07.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.cpu07.itb
max_insts_all_threads=0
max_insts_any_thread=0
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
system=system
tracer=system.cpu07.tracer
trapLatency=13
wbWidth=8
workload=system.cpu00.workload
dcache_port=system.cpu07.dcache.cpu_side
icache_port=system.cpu07.icache.cpu_side

[system.cpu07.apic_clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu07.branchPred]
type=TournamentBP
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1
useIndirect=true

[system.cpu07.dcache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L1_D
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
response_latency=4
sequential_access=false
size=32768
system=system
tag_latency=4
tags=system.cpu07.dcache.tags
tgts_per_mshr=20
write_buffers=8
writeback_clean=false
cpu_side=system.cpu07.dcache_port
mem_side=system.cpu07.tol2bus.slave[1]

[system.cpu07.dcache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=4
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=32768
tag_latency=4

[system.cpu07.dtb]
type=X86TLB
children=walker
CpuIDinTLB=7
blockSizeinTLB=64
eventq_index=0
origVarSize1=32.0
origVarSize2=32.0
origVarSize3=32.0
origVarSize4=32.0
origVarSize5=32.0
origVarSize6=32.0
origVarSize7=32.0
origVarSize8=32.0
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
reducedVarSize1=32.0
reducedVarSize2=32.0
reducedVarSize3=32.0
reducedVarSize4=32.0
reducedVarSize5=32.0
reducedVarSize6=32.0
reducedVarSize7=32.0
reducedVarSize8=32.0
size=64
walker=system.cpu07.dtb.walker

[system.cpu07.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
system=system
port=system.cpu07.dtb_walker_cache.cpu_side

[system.cpu07.dtb_walker_cache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L0
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=10
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=2
sequential_access=false
size=1024
system=system
tag_latency=2
tags=system.cpu07.dtb_walker_cache.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu07.dtb.walker.port
mem_side=system.cpu07.tol2bus.slave[3]

[system.cpu07.dtb_walker_cache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=2
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=1024
tag_latency=2

[system.cpu07.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.cpu07.fuPool.FUList0 system.cpu07.fuPool.FUList1 system.cpu07.fuPool.FUList2 system.cpu07.fuPool.FUList3 system.cpu07.fuPool.FUList4 system.cpu07.fuPool.FUList5 system.cpu07.fuPool.FUList6 system.cpu07.fuPool.FUList7 system.cpu07.fuPool.FUList8
eventq_index=0

[system.cpu07.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.cpu07.fuPool.FUList0.opList

[system.cpu07.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.cpu07.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.cpu07.fuPool.FUList1.opList0 system.cpu07.fuPool.FUList1.opList1

[system.cpu07.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.cpu07.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[system.cpu07.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.cpu07.fuPool.FUList2.opList0 system.cpu07.fuPool.FUList2.opList1 system.cpu07.fuPool.FUList2.opList2

[system.cpu07.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.cpu07.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.cpu07.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.cpu07.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.cpu07.fuPool.FUList3.opList0 system.cpu07.fuPool.FUList3.opList1 system.cpu07.fuPool.FUList3.opList2 system.cpu07.fuPool.FUList3.opList3 system.cpu07.fuPool.FUList3.opList4

[system.cpu07.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.cpu07.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.cpu07.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.cpu07.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.cpu07.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.cpu07.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.cpu07.fuPool.FUList4.opList0 system.cpu07.fuPool.FUList4.opList1

[system.cpu07.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu07.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.cpu07.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
eventq_index=0
opList=system.cpu07.fuPool.FUList5.opList00 system.cpu07.fuPool.FUList5.opList01 system.cpu07.fuPool.FUList5.opList02 system.cpu07.fuPool.FUList5.opList03 system.cpu07.fuPool.FUList5.opList04 system.cpu07.fuPool.FUList5.opList05 system.cpu07.fuPool.FUList5.opList06 system.cpu07.fuPool.FUList5.opList07 system.cpu07.fuPool.FUList5.opList08 system.cpu07.fuPool.FUList5.opList09 system.cpu07.fuPool.FUList5.opList10 system.cpu07.fuPool.FUList5.opList11 system.cpu07.fuPool.FUList5.opList12 system.cpu07.fuPool.FUList5.opList13 system.cpu07.fuPool.FUList5.opList14 system.cpu07.fuPool.FUList5.opList15 system.cpu07.fuPool.FUList5.opList16 system.cpu07.fuPool.FUList5.opList17 system.cpu07.fuPool.FUList5.opList18 system.cpu07.fuPool.FUList5.opList19

[system.cpu07.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.cpu07.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.cpu07.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.cpu07.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.cpu07.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.cpu07.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.cpu07.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.cpu07.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.cpu07.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.cpu07.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.cpu07.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.cpu07.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.cpu07.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.cpu07.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.cpu07.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.cpu07.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.cpu07.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.cpu07.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.cpu07.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.cpu07.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.cpu07.fuPool.FUList6]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.cpu07.fuPool.FUList6.opList0 system.cpu07.fuPool.FUList6.opList1

[system.cpu07.fuPool.FUList6.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu07.fuPool.FUList6.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.cpu07.fuPool.FUList7]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.cpu07.fuPool.FUList7.opList0 system.cpu07.fuPool.FUList7.opList1 system.cpu07.fuPool.FUList7.opList2 system.cpu07.fuPool.FUList7.opList3

[system.cpu07.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu07.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu07.fuPool.FUList7.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.cpu07.fuPool.FUList7.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.cpu07.fuPool.FUList8]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.cpu07.fuPool.FUList8.opList

[system.cpu07.fuPool.FUList8.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.cpu07.icache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L1_I
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=4
sequential_access=false
size=32768
system=system
tag_latency=4
tags=system.cpu07.icache.tags
tgts_per_mshr=20
write_buffers=8
writeback_clean=true
cpu_side=system.cpu07.icache_port
mem_side=system.cpu07.tol2bus.slave[0]

[system.cpu07.icache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=4
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=32768
tag_latency=4

[system.cpu07.interrupts]
type=X86LocalApic
clk_domain=system.cpu07.apic_clk_domain
default_p_state=UNDEFINED
eventq_index=0
int_latency=1000
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=2305843009213693952
pio_latency=100000
power_model=Null
system=system
int_master=system.membus.slave[9]
int_slave=system.membus.master[15]
pio=system.membus.master[14]

[system.cpu07.isa]
type=X86ISA
eventq_index=0

[system.cpu07.itb]
type=X86TLB
children=walker
CpuIDinTLB=7
blockSizeinTLB=64
eventq_index=0
origVarSize1=32.0
origVarSize2=32.0
origVarSize3=32.0
origVarSize4=32.0
origVarSize5=32.0
origVarSize6=32.0
origVarSize7=32.0
origVarSize8=32.0
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
reducedVarSize1=32.0
reducedVarSize2=32.0
reducedVarSize3=32.0
reducedVarSize4=32.0
reducedVarSize5=32.0
reducedVarSize6=32.0
reducedVarSize7=32.0
reducedVarSize8=32.0
size=64
walker=system.cpu07.itb.walker

[system.cpu07.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
system=system
port=system.cpu07.itb_walker_cache.cpu_side

[system.cpu07.itb_walker_cache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L0
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=10
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=2
sequential_access=false
size=1024
system=system
tag_latency=2
tags=system.cpu07.itb_walker_cache.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu07.itb.walker.port
mem_side=system.cpu07.tol2bus.slave[2]

[system.cpu07.itb_walker_cache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=2
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=1024
tag_latency=2

[system.cpu07.l2]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=8
cacheLevel=L2
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=12
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=20
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
response_latency=12
sequential_access=false
size=262144
system=system
tag_latency=12
tags=system.cpu07.l2.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu07.tol2bus.master[0]
mem_side=system.tol3bus.slave[7]

[system.cpu07.l2.tags]
type=LRU
assoc=8
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=12
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=262144
tag_latency=12

[system.cpu07.tol2bus]
type=CoherentXBar
children=snoop_filter
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=0
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
point_of_coherency=false
power_model=Null
response_latency=1
snoop_filter=system.cpu07.tol2bus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=32
master=system.cpu07.l2.cpu_side
slave=system.cpu07.icache.mem_side system.cpu07.dcache.mem_side system.cpu07.itb_walker_cache.mem_side system.cpu07.dtb_walker_cache.mem_side

[system.cpu07.tol2bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.cpu07.tracer]
type=ExeTracer
eventq_index=0

[system.cpu08]
type=DerivO3CPU
children=apic_clk_domain branchPred dcache dtb dtb_walker_cache fuPool icache interrupts isa itb itb_walker_cache l2 tol2bus tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.cpu08.branchPred
cacheStorePorts=200
checker=Null
clk_domain=system.cpu_clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=8
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
default_p_state=UNDEFINED
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu08.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.cpu08.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=system.cpu08.interrupts
isa=system.cpu08.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.cpu08.itb
max_insts_all_threads=0
max_insts_any_thread=0
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
system=system
tracer=system.cpu08.tracer
trapLatency=13
wbWidth=8
workload=system.cpu00.workload
dcache_port=system.cpu08.dcache.cpu_side
icache_port=system.cpu08.icache.cpu_side

[system.cpu08.apic_clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu08.branchPred]
type=TournamentBP
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1
useIndirect=true

[system.cpu08.dcache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L1_D
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
response_latency=4
sequential_access=false
size=32768
system=system
tag_latency=4
tags=system.cpu08.dcache.tags
tgts_per_mshr=20
write_buffers=8
writeback_clean=false
cpu_side=system.cpu08.dcache_port
mem_side=system.cpu08.tol2bus.slave[1]

[system.cpu08.dcache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=4
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=32768
tag_latency=4

[system.cpu08.dtb]
type=X86TLB
children=walker
CpuIDinTLB=8
blockSizeinTLB=64
eventq_index=0
origVarSize1=32.0
origVarSize2=32.0
origVarSize3=32.0
origVarSize4=32.0
origVarSize5=32.0
origVarSize6=32.0
origVarSize7=32.0
origVarSize8=32.0
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
reducedVarSize1=32.0
reducedVarSize2=32.0
reducedVarSize3=32.0
reducedVarSize4=32.0
reducedVarSize5=32.0
reducedVarSize6=32.0
reducedVarSize7=32.0
reducedVarSize8=32.0
size=64
walker=system.cpu08.dtb.walker

[system.cpu08.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
system=system
port=system.cpu08.dtb_walker_cache.cpu_side

[system.cpu08.dtb_walker_cache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L0
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=10
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=2
sequential_access=false
size=1024
system=system
tag_latency=2
tags=system.cpu08.dtb_walker_cache.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu08.dtb.walker.port
mem_side=system.cpu08.tol2bus.slave[3]

[system.cpu08.dtb_walker_cache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=2
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=1024
tag_latency=2

[system.cpu08.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.cpu08.fuPool.FUList0 system.cpu08.fuPool.FUList1 system.cpu08.fuPool.FUList2 system.cpu08.fuPool.FUList3 system.cpu08.fuPool.FUList4 system.cpu08.fuPool.FUList5 system.cpu08.fuPool.FUList6 system.cpu08.fuPool.FUList7 system.cpu08.fuPool.FUList8
eventq_index=0

[system.cpu08.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.cpu08.fuPool.FUList0.opList

[system.cpu08.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.cpu08.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.cpu08.fuPool.FUList1.opList0 system.cpu08.fuPool.FUList1.opList1

[system.cpu08.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.cpu08.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[system.cpu08.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.cpu08.fuPool.FUList2.opList0 system.cpu08.fuPool.FUList2.opList1 system.cpu08.fuPool.FUList2.opList2

[system.cpu08.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.cpu08.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.cpu08.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.cpu08.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.cpu08.fuPool.FUList3.opList0 system.cpu08.fuPool.FUList3.opList1 system.cpu08.fuPool.FUList3.opList2 system.cpu08.fuPool.FUList3.opList3 system.cpu08.fuPool.FUList3.opList4

[system.cpu08.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.cpu08.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.cpu08.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.cpu08.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.cpu08.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.cpu08.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.cpu08.fuPool.FUList4.opList0 system.cpu08.fuPool.FUList4.opList1

[system.cpu08.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu08.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.cpu08.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
eventq_index=0
opList=system.cpu08.fuPool.FUList5.opList00 system.cpu08.fuPool.FUList5.opList01 system.cpu08.fuPool.FUList5.opList02 system.cpu08.fuPool.FUList5.opList03 system.cpu08.fuPool.FUList5.opList04 system.cpu08.fuPool.FUList5.opList05 system.cpu08.fuPool.FUList5.opList06 system.cpu08.fuPool.FUList5.opList07 system.cpu08.fuPool.FUList5.opList08 system.cpu08.fuPool.FUList5.opList09 system.cpu08.fuPool.FUList5.opList10 system.cpu08.fuPool.FUList5.opList11 system.cpu08.fuPool.FUList5.opList12 system.cpu08.fuPool.FUList5.opList13 system.cpu08.fuPool.FUList5.opList14 system.cpu08.fuPool.FUList5.opList15 system.cpu08.fuPool.FUList5.opList16 system.cpu08.fuPool.FUList5.opList17 system.cpu08.fuPool.FUList5.opList18 system.cpu08.fuPool.FUList5.opList19

[system.cpu08.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.cpu08.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.cpu08.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.cpu08.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.cpu08.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.cpu08.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.cpu08.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.cpu08.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.cpu08.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.cpu08.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.cpu08.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.cpu08.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.cpu08.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.cpu08.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.cpu08.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.cpu08.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.cpu08.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.cpu08.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.cpu08.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.cpu08.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.cpu08.fuPool.FUList6]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.cpu08.fuPool.FUList6.opList0 system.cpu08.fuPool.FUList6.opList1

[system.cpu08.fuPool.FUList6.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu08.fuPool.FUList6.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.cpu08.fuPool.FUList7]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.cpu08.fuPool.FUList7.opList0 system.cpu08.fuPool.FUList7.opList1 system.cpu08.fuPool.FUList7.opList2 system.cpu08.fuPool.FUList7.opList3

[system.cpu08.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu08.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu08.fuPool.FUList7.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.cpu08.fuPool.FUList7.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.cpu08.fuPool.FUList8]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.cpu08.fuPool.FUList8.opList

[system.cpu08.fuPool.FUList8.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.cpu08.icache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L1_I
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=4
sequential_access=false
size=32768
system=system
tag_latency=4
tags=system.cpu08.icache.tags
tgts_per_mshr=20
write_buffers=8
writeback_clean=true
cpu_side=system.cpu08.icache_port
mem_side=system.cpu08.tol2bus.slave[0]

[system.cpu08.icache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=4
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=32768
tag_latency=4

[system.cpu08.interrupts]
type=X86LocalApic
clk_domain=system.cpu08.apic_clk_domain
default_p_state=UNDEFINED
eventq_index=0
int_latency=1000
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=2305843009213693952
pio_latency=100000
power_model=Null
system=system
int_master=system.membus.slave[10]
int_slave=system.membus.master[17]
pio=system.membus.master[16]

[system.cpu08.isa]
type=X86ISA
eventq_index=0

[system.cpu08.itb]
type=X86TLB
children=walker
CpuIDinTLB=8
blockSizeinTLB=64
eventq_index=0
origVarSize1=32.0
origVarSize2=32.0
origVarSize3=32.0
origVarSize4=32.0
origVarSize5=32.0
origVarSize6=32.0
origVarSize7=32.0
origVarSize8=32.0
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
reducedVarSize1=32.0
reducedVarSize2=32.0
reducedVarSize3=32.0
reducedVarSize4=32.0
reducedVarSize5=32.0
reducedVarSize6=32.0
reducedVarSize7=32.0
reducedVarSize8=32.0
size=64
walker=system.cpu08.itb.walker

[system.cpu08.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
system=system
port=system.cpu08.itb_walker_cache.cpu_side

[system.cpu08.itb_walker_cache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L0
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=10
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=2
sequential_access=false
size=1024
system=system
tag_latency=2
tags=system.cpu08.itb_walker_cache.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu08.itb.walker.port
mem_side=system.cpu08.tol2bus.slave[2]

[system.cpu08.itb_walker_cache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=2
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=1024
tag_latency=2

[system.cpu08.l2]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=8
cacheLevel=L2
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=12
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=20
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
response_latency=12
sequential_access=false
size=262144
system=system
tag_latency=12
tags=system.cpu08.l2.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu08.tol2bus.master[0]
mem_side=system.tol3bus.slave[8]

[system.cpu08.l2.tags]
type=LRU
assoc=8
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=12
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=262144
tag_latency=12

[system.cpu08.tol2bus]
type=CoherentXBar
children=snoop_filter
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=0
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
point_of_coherency=false
power_model=Null
response_latency=1
snoop_filter=system.cpu08.tol2bus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=32
master=system.cpu08.l2.cpu_side
slave=system.cpu08.icache.mem_side system.cpu08.dcache.mem_side system.cpu08.itb_walker_cache.mem_side system.cpu08.dtb_walker_cache.mem_side

[system.cpu08.tol2bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.cpu08.tracer]
type=ExeTracer
eventq_index=0

[system.cpu09]
type=DerivO3CPU
children=apic_clk_domain branchPred dcache dtb dtb_walker_cache fuPool icache interrupts isa itb itb_walker_cache l2 tol2bus tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.cpu09.branchPred
cacheStorePorts=200
checker=Null
clk_domain=system.cpu_clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=9
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
default_p_state=UNDEFINED
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu09.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.cpu09.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=system.cpu09.interrupts
isa=system.cpu09.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.cpu09.itb
max_insts_all_threads=0
max_insts_any_thread=0
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
system=system
tracer=system.cpu09.tracer
trapLatency=13
wbWidth=8
workload=system.cpu00.workload
dcache_port=system.cpu09.dcache.cpu_side
icache_port=system.cpu09.icache.cpu_side

[system.cpu09.apic_clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu09.branchPred]
type=TournamentBP
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1
useIndirect=true

[system.cpu09.dcache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L1_D
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
response_latency=4
sequential_access=false
size=32768
system=system
tag_latency=4
tags=system.cpu09.dcache.tags
tgts_per_mshr=20
write_buffers=8
writeback_clean=false
cpu_side=system.cpu09.dcache_port
mem_side=system.cpu09.tol2bus.slave[1]

[system.cpu09.dcache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=4
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=32768
tag_latency=4

[system.cpu09.dtb]
type=X86TLB
children=walker
CpuIDinTLB=9
blockSizeinTLB=64
eventq_index=0
origVarSize1=32.0
origVarSize2=32.0
origVarSize3=32.0
origVarSize4=32.0
origVarSize5=32.0
origVarSize6=32.0
origVarSize7=32.0
origVarSize8=32.0
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
reducedVarSize1=32.0
reducedVarSize2=32.0
reducedVarSize3=32.0
reducedVarSize4=32.0
reducedVarSize5=32.0
reducedVarSize6=32.0
reducedVarSize7=32.0
reducedVarSize8=32.0
size=64
walker=system.cpu09.dtb.walker

[system.cpu09.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
system=system
port=system.cpu09.dtb_walker_cache.cpu_side

[system.cpu09.dtb_walker_cache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L0
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=10
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=2
sequential_access=false
size=1024
system=system
tag_latency=2
tags=system.cpu09.dtb_walker_cache.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu09.dtb.walker.port
mem_side=system.cpu09.tol2bus.slave[3]

[system.cpu09.dtb_walker_cache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=2
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=1024
tag_latency=2

[system.cpu09.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.cpu09.fuPool.FUList0 system.cpu09.fuPool.FUList1 system.cpu09.fuPool.FUList2 system.cpu09.fuPool.FUList3 system.cpu09.fuPool.FUList4 system.cpu09.fuPool.FUList5 system.cpu09.fuPool.FUList6 system.cpu09.fuPool.FUList7 system.cpu09.fuPool.FUList8
eventq_index=0

[system.cpu09.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.cpu09.fuPool.FUList0.opList

[system.cpu09.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.cpu09.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.cpu09.fuPool.FUList1.opList0 system.cpu09.fuPool.FUList1.opList1

[system.cpu09.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.cpu09.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[system.cpu09.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.cpu09.fuPool.FUList2.opList0 system.cpu09.fuPool.FUList2.opList1 system.cpu09.fuPool.FUList2.opList2

[system.cpu09.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.cpu09.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.cpu09.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.cpu09.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.cpu09.fuPool.FUList3.opList0 system.cpu09.fuPool.FUList3.opList1 system.cpu09.fuPool.FUList3.opList2 system.cpu09.fuPool.FUList3.opList3 system.cpu09.fuPool.FUList3.opList4

[system.cpu09.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.cpu09.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.cpu09.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.cpu09.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.cpu09.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.cpu09.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.cpu09.fuPool.FUList4.opList0 system.cpu09.fuPool.FUList4.opList1

[system.cpu09.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu09.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.cpu09.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
eventq_index=0
opList=system.cpu09.fuPool.FUList5.opList00 system.cpu09.fuPool.FUList5.opList01 system.cpu09.fuPool.FUList5.opList02 system.cpu09.fuPool.FUList5.opList03 system.cpu09.fuPool.FUList5.opList04 system.cpu09.fuPool.FUList5.opList05 system.cpu09.fuPool.FUList5.opList06 system.cpu09.fuPool.FUList5.opList07 system.cpu09.fuPool.FUList5.opList08 system.cpu09.fuPool.FUList5.opList09 system.cpu09.fuPool.FUList5.opList10 system.cpu09.fuPool.FUList5.opList11 system.cpu09.fuPool.FUList5.opList12 system.cpu09.fuPool.FUList5.opList13 system.cpu09.fuPool.FUList5.opList14 system.cpu09.fuPool.FUList5.opList15 system.cpu09.fuPool.FUList5.opList16 system.cpu09.fuPool.FUList5.opList17 system.cpu09.fuPool.FUList5.opList18 system.cpu09.fuPool.FUList5.opList19

[system.cpu09.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.cpu09.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.cpu09.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.cpu09.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.cpu09.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.cpu09.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.cpu09.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.cpu09.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.cpu09.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.cpu09.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.cpu09.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.cpu09.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.cpu09.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.cpu09.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.cpu09.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.cpu09.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.cpu09.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.cpu09.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.cpu09.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.cpu09.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.cpu09.fuPool.FUList6]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.cpu09.fuPool.FUList6.opList0 system.cpu09.fuPool.FUList6.opList1

[system.cpu09.fuPool.FUList6.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu09.fuPool.FUList6.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.cpu09.fuPool.FUList7]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.cpu09.fuPool.FUList7.opList0 system.cpu09.fuPool.FUList7.opList1 system.cpu09.fuPool.FUList7.opList2 system.cpu09.fuPool.FUList7.opList3

[system.cpu09.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu09.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu09.fuPool.FUList7.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.cpu09.fuPool.FUList7.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.cpu09.fuPool.FUList8]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.cpu09.fuPool.FUList8.opList

[system.cpu09.fuPool.FUList8.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.cpu09.icache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L1_I
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=4
sequential_access=false
size=32768
system=system
tag_latency=4
tags=system.cpu09.icache.tags
tgts_per_mshr=20
write_buffers=8
writeback_clean=true
cpu_side=system.cpu09.icache_port
mem_side=system.cpu09.tol2bus.slave[0]

[system.cpu09.icache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=4
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=32768
tag_latency=4

[system.cpu09.interrupts]
type=X86LocalApic
clk_domain=system.cpu09.apic_clk_domain
default_p_state=UNDEFINED
eventq_index=0
int_latency=1000
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=2305843009213693952
pio_latency=100000
power_model=Null
system=system
int_master=system.membus.slave[11]
int_slave=system.membus.master[19]
pio=system.membus.master[18]

[system.cpu09.isa]
type=X86ISA
eventq_index=0

[system.cpu09.itb]
type=X86TLB
children=walker
CpuIDinTLB=9
blockSizeinTLB=64
eventq_index=0
origVarSize1=32.0
origVarSize2=32.0
origVarSize3=32.0
origVarSize4=32.0
origVarSize5=32.0
origVarSize6=32.0
origVarSize7=32.0
origVarSize8=32.0
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
reducedVarSize1=32.0
reducedVarSize2=32.0
reducedVarSize3=32.0
reducedVarSize4=32.0
reducedVarSize5=32.0
reducedVarSize6=32.0
reducedVarSize7=32.0
reducedVarSize8=32.0
size=64
walker=system.cpu09.itb.walker

[system.cpu09.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
system=system
port=system.cpu09.itb_walker_cache.cpu_side

[system.cpu09.itb_walker_cache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L0
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=10
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=2
sequential_access=false
size=1024
system=system
tag_latency=2
tags=system.cpu09.itb_walker_cache.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu09.itb.walker.port
mem_side=system.cpu09.tol2bus.slave[2]

[system.cpu09.itb_walker_cache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=2
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=1024
tag_latency=2

[system.cpu09.l2]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=8
cacheLevel=L2
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=12
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=20
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
response_latency=12
sequential_access=false
size=262144
system=system
tag_latency=12
tags=system.cpu09.l2.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu09.tol2bus.master[0]
mem_side=system.tol3bus.slave[9]

[system.cpu09.l2.tags]
type=LRU
assoc=8
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=12
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=262144
tag_latency=12

[system.cpu09.tol2bus]
type=CoherentXBar
children=snoop_filter
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=0
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
point_of_coherency=false
power_model=Null
response_latency=1
snoop_filter=system.cpu09.tol2bus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=32
master=system.cpu09.l2.cpu_side
slave=system.cpu09.icache.mem_side system.cpu09.dcache.mem_side system.cpu09.itb_walker_cache.mem_side system.cpu09.dtb_walker_cache.mem_side

[system.cpu09.tol2bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.cpu09.tracer]
type=ExeTracer
eventq_index=0

[system.cpu10]
type=DerivO3CPU
children=apic_clk_domain branchPred dcache dtb dtb_walker_cache fuPool icache interrupts isa itb itb_walker_cache l2 tol2bus tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.cpu10.branchPred
cacheStorePorts=200
checker=Null
clk_domain=system.cpu_clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=10
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
default_p_state=UNDEFINED
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu10.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.cpu10.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=system.cpu10.interrupts
isa=system.cpu10.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.cpu10.itb
max_insts_all_threads=0
max_insts_any_thread=0
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
system=system
tracer=system.cpu10.tracer
trapLatency=13
wbWidth=8
workload=system.cpu00.workload
dcache_port=system.cpu10.dcache.cpu_side
icache_port=system.cpu10.icache.cpu_side

[system.cpu10.apic_clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu10.branchPred]
type=TournamentBP
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1
useIndirect=true

[system.cpu10.dcache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L1_D
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
response_latency=4
sequential_access=false
size=32768
system=system
tag_latency=4
tags=system.cpu10.dcache.tags
tgts_per_mshr=20
write_buffers=8
writeback_clean=false
cpu_side=system.cpu10.dcache_port
mem_side=system.cpu10.tol2bus.slave[1]

[system.cpu10.dcache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=4
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=32768
tag_latency=4

[system.cpu10.dtb]
type=X86TLB
children=walker
CpuIDinTLB=10
blockSizeinTLB=64
eventq_index=0
origVarSize1=32.0
origVarSize2=32.0
origVarSize3=32.0
origVarSize4=32.0
origVarSize5=32.0
origVarSize6=32.0
origVarSize7=32.0
origVarSize8=32.0
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
reducedVarSize1=32.0
reducedVarSize2=32.0
reducedVarSize3=32.0
reducedVarSize4=32.0
reducedVarSize5=32.0
reducedVarSize6=32.0
reducedVarSize7=32.0
reducedVarSize8=32.0
size=64
walker=system.cpu10.dtb.walker

[system.cpu10.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
system=system
port=system.cpu10.dtb_walker_cache.cpu_side

[system.cpu10.dtb_walker_cache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L0
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=10
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=2
sequential_access=false
size=1024
system=system
tag_latency=2
tags=system.cpu10.dtb_walker_cache.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu10.dtb.walker.port
mem_side=system.cpu10.tol2bus.slave[3]

[system.cpu10.dtb_walker_cache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=2
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=1024
tag_latency=2

[system.cpu10.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.cpu10.fuPool.FUList0 system.cpu10.fuPool.FUList1 system.cpu10.fuPool.FUList2 system.cpu10.fuPool.FUList3 system.cpu10.fuPool.FUList4 system.cpu10.fuPool.FUList5 system.cpu10.fuPool.FUList6 system.cpu10.fuPool.FUList7 system.cpu10.fuPool.FUList8
eventq_index=0

[system.cpu10.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.cpu10.fuPool.FUList0.opList

[system.cpu10.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.cpu10.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.cpu10.fuPool.FUList1.opList0 system.cpu10.fuPool.FUList1.opList1

[system.cpu10.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.cpu10.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[system.cpu10.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.cpu10.fuPool.FUList2.opList0 system.cpu10.fuPool.FUList2.opList1 system.cpu10.fuPool.FUList2.opList2

[system.cpu10.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.cpu10.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.cpu10.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.cpu10.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.cpu10.fuPool.FUList3.opList0 system.cpu10.fuPool.FUList3.opList1 system.cpu10.fuPool.FUList3.opList2 system.cpu10.fuPool.FUList3.opList3 system.cpu10.fuPool.FUList3.opList4

[system.cpu10.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.cpu10.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.cpu10.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.cpu10.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.cpu10.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.cpu10.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.cpu10.fuPool.FUList4.opList0 system.cpu10.fuPool.FUList4.opList1

[system.cpu10.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu10.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.cpu10.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
eventq_index=0
opList=system.cpu10.fuPool.FUList5.opList00 system.cpu10.fuPool.FUList5.opList01 system.cpu10.fuPool.FUList5.opList02 system.cpu10.fuPool.FUList5.opList03 system.cpu10.fuPool.FUList5.opList04 system.cpu10.fuPool.FUList5.opList05 system.cpu10.fuPool.FUList5.opList06 system.cpu10.fuPool.FUList5.opList07 system.cpu10.fuPool.FUList5.opList08 system.cpu10.fuPool.FUList5.opList09 system.cpu10.fuPool.FUList5.opList10 system.cpu10.fuPool.FUList5.opList11 system.cpu10.fuPool.FUList5.opList12 system.cpu10.fuPool.FUList5.opList13 system.cpu10.fuPool.FUList5.opList14 system.cpu10.fuPool.FUList5.opList15 system.cpu10.fuPool.FUList5.opList16 system.cpu10.fuPool.FUList5.opList17 system.cpu10.fuPool.FUList5.opList18 system.cpu10.fuPool.FUList5.opList19

[system.cpu10.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.cpu10.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.cpu10.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.cpu10.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.cpu10.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.cpu10.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.cpu10.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.cpu10.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.cpu10.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.cpu10.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.cpu10.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.cpu10.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.cpu10.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.cpu10.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.cpu10.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.cpu10.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.cpu10.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.cpu10.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.cpu10.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.cpu10.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.cpu10.fuPool.FUList6]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.cpu10.fuPool.FUList6.opList0 system.cpu10.fuPool.FUList6.opList1

[system.cpu10.fuPool.FUList6.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu10.fuPool.FUList6.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.cpu10.fuPool.FUList7]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.cpu10.fuPool.FUList7.opList0 system.cpu10.fuPool.FUList7.opList1 system.cpu10.fuPool.FUList7.opList2 system.cpu10.fuPool.FUList7.opList3

[system.cpu10.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu10.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu10.fuPool.FUList7.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.cpu10.fuPool.FUList7.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.cpu10.fuPool.FUList8]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.cpu10.fuPool.FUList8.opList

[system.cpu10.fuPool.FUList8.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.cpu10.icache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L1_I
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=4
sequential_access=false
size=32768
system=system
tag_latency=4
tags=system.cpu10.icache.tags
tgts_per_mshr=20
write_buffers=8
writeback_clean=true
cpu_side=system.cpu10.icache_port
mem_side=system.cpu10.tol2bus.slave[0]

[system.cpu10.icache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=4
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=32768
tag_latency=4

[system.cpu10.interrupts]
type=X86LocalApic
clk_domain=system.cpu10.apic_clk_domain
default_p_state=UNDEFINED
eventq_index=0
int_latency=1000
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=2305843009213693952
pio_latency=100000
power_model=Null
system=system
int_master=system.membus.slave[12]
int_slave=system.membus.master[21]
pio=system.membus.master[20]

[system.cpu10.isa]
type=X86ISA
eventq_index=0

[system.cpu10.itb]
type=X86TLB
children=walker
CpuIDinTLB=10
blockSizeinTLB=64
eventq_index=0
origVarSize1=32.0
origVarSize2=32.0
origVarSize3=32.0
origVarSize4=32.0
origVarSize5=32.0
origVarSize6=32.0
origVarSize7=32.0
origVarSize8=32.0
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
reducedVarSize1=32.0
reducedVarSize2=32.0
reducedVarSize3=32.0
reducedVarSize4=32.0
reducedVarSize5=32.0
reducedVarSize6=32.0
reducedVarSize7=32.0
reducedVarSize8=32.0
size=64
walker=system.cpu10.itb.walker

[system.cpu10.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
system=system
port=system.cpu10.itb_walker_cache.cpu_side

[system.cpu10.itb_walker_cache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L0
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=10
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=2
sequential_access=false
size=1024
system=system
tag_latency=2
tags=system.cpu10.itb_walker_cache.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu10.itb.walker.port
mem_side=system.cpu10.tol2bus.slave[2]

[system.cpu10.itb_walker_cache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=2
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=1024
tag_latency=2

[system.cpu10.l2]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=8
cacheLevel=L2
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=12
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=20
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
response_latency=12
sequential_access=false
size=262144
system=system
tag_latency=12
tags=system.cpu10.l2.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu10.tol2bus.master[0]
mem_side=system.tol3bus.slave[10]

[system.cpu10.l2.tags]
type=LRU
assoc=8
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=12
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=262144
tag_latency=12

[system.cpu10.tol2bus]
type=CoherentXBar
children=snoop_filter
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=0
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
point_of_coherency=false
power_model=Null
response_latency=1
snoop_filter=system.cpu10.tol2bus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=32
master=system.cpu10.l2.cpu_side
slave=system.cpu10.icache.mem_side system.cpu10.dcache.mem_side system.cpu10.itb_walker_cache.mem_side system.cpu10.dtb_walker_cache.mem_side

[system.cpu10.tol2bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.cpu10.tracer]
type=ExeTracer
eventq_index=0

[system.cpu11]
type=DerivO3CPU
children=apic_clk_domain branchPred dcache dtb dtb_walker_cache fuPool icache interrupts isa itb itb_walker_cache l2 tol2bus tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.cpu11.branchPred
cacheStorePorts=200
checker=Null
clk_domain=system.cpu_clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=11
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
default_p_state=UNDEFINED
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu11.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.cpu11.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=system.cpu11.interrupts
isa=system.cpu11.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.cpu11.itb
max_insts_all_threads=0
max_insts_any_thread=0
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
system=system
tracer=system.cpu11.tracer
trapLatency=13
wbWidth=8
workload=system.cpu00.workload
dcache_port=system.cpu11.dcache.cpu_side
icache_port=system.cpu11.icache.cpu_side

[system.cpu11.apic_clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu11.branchPred]
type=TournamentBP
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1
useIndirect=true

[system.cpu11.dcache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L1_D
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
response_latency=4
sequential_access=false
size=32768
system=system
tag_latency=4
tags=system.cpu11.dcache.tags
tgts_per_mshr=20
write_buffers=8
writeback_clean=false
cpu_side=system.cpu11.dcache_port
mem_side=system.cpu11.tol2bus.slave[1]

[system.cpu11.dcache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=4
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=32768
tag_latency=4

[system.cpu11.dtb]
type=X86TLB
children=walker
CpuIDinTLB=11
blockSizeinTLB=64
eventq_index=0
origVarSize1=32.0
origVarSize2=32.0
origVarSize3=32.0
origVarSize4=32.0
origVarSize5=32.0
origVarSize6=32.0
origVarSize7=32.0
origVarSize8=32.0
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
reducedVarSize1=32.0
reducedVarSize2=32.0
reducedVarSize3=32.0
reducedVarSize4=32.0
reducedVarSize5=32.0
reducedVarSize6=32.0
reducedVarSize7=32.0
reducedVarSize8=32.0
size=64
walker=system.cpu11.dtb.walker

[system.cpu11.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
system=system
port=system.cpu11.dtb_walker_cache.cpu_side

[system.cpu11.dtb_walker_cache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L0
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=10
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=2
sequential_access=false
size=1024
system=system
tag_latency=2
tags=system.cpu11.dtb_walker_cache.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu11.dtb.walker.port
mem_side=system.cpu11.tol2bus.slave[3]

[system.cpu11.dtb_walker_cache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=2
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=1024
tag_latency=2

[system.cpu11.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.cpu11.fuPool.FUList0 system.cpu11.fuPool.FUList1 system.cpu11.fuPool.FUList2 system.cpu11.fuPool.FUList3 system.cpu11.fuPool.FUList4 system.cpu11.fuPool.FUList5 system.cpu11.fuPool.FUList6 system.cpu11.fuPool.FUList7 system.cpu11.fuPool.FUList8
eventq_index=0

[system.cpu11.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.cpu11.fuPool.FUList0.opList

[system.cpu11.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.cpu11.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.cpu11.fuPool.FUList1.opList0 system.cpu11.fuPool.FUList1.opList1

[system.cpu11.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.cpu11.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[system.cpu11.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.cpu11.fuPool.FUList2.opList0 system.cpu11.fuPool.FUList2.opList1 system.cpu11.fuPool.FUList2.opList2

[system.cpu11.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.cpu11.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.cpu11.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.cpu11.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.cpu11.fuPool.FUList3.opList0 system.cpu11.fuPool.FUList3.opList1 system.cpu11.fuPool.FUList3.opList2 system.cpu11.fuPool.FUList3.opList3 system.cpu11.fuPool.FUList3.opList4

[system.cpu11.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.cpu11.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.cpu11.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.cpu11.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.cpu11.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.cpu11.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.cpu11.fuPool.FUList4.opList0 system.cpu11.fuPool.FUList4.opList1

[system.cpu11.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu11.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.cpu11.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
eventq_index=0
opList=system.cpu11.fuPool.FUList5.opList00 system.cpu11.fuPool.FUList5.opList01 system.cpu11.fuPool.FUList5.opList02 system.cpu11.fuPool.FUList5.opList03 system.cpu11.fuPool.FUList5.opList04 system.cpu11.fuPool.FUList5.opList05 system.cpu11.fuPool.FUList5.opList06 system.cpu11.fuPool.FUList5.opList07 system.cpu11.fuPool.FUList5.opList08 system.cpu11.fuPool.FUList5.opList09 system.cpu11.fuPool.FUList5.opList10 system.cpu11.fuPool.FUList5.opList11 system.cpu11.fuPool.FUList5.opList12 system.cpu11.fuPool.FUList5.opList13 system.cpu11.fuPool.FUList5.opList14 system.cpu11.fuPool.FUList5.opList15 system.cpu11.fuPool.FUList5.opList16 system.cpu11.fuPool.FUList5.opList17 system.cpu11.fuPool.FUList5.opList18 system.cpu11.fuPool.FUList5.opList19

[system.cpu11.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.cpu11.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.cpu11.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.cpu11.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.cpu11.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.cpu11.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.cpu11.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.cpu11.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.cpu11.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.cpu11.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.cpu11.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.cpu11.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.cpu11.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.cpu11.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.cpu11.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.cpu11.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.cpu11.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.cpu11.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.cpu11.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.cpu11.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.cpu11.fuPool.FUList6]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.cpu11.fuPool.FUList6.opList0 system.cpu11.fuPool.FUList6.opList1

[system.cpu11.fuPool.FUList6.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu11.fuPool.FUList6.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.cpu11.fuPool.FUList7]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.cpu11.fuPool.FUList7.opList0 system.cpu11.fuPool.FUList7.opList1 system.cpu11.fuPool.FUList7.opList2 system.cpu11.fuPool.FUList7.opList3

[system.cpu11.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu11.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu11.fuPool.FUList7.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.cpu11.fuPool.FUList7.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.cpu11.fuPool.FUList8]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.cpu11.fuPool.FUList8.opList

[system.cpu11.fuPool.FUList8.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.cpu11.icache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L1_I
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=4
sequential_access=false
size=32768
system=system
tag_latency=4
tags=system.cpu11.icache.tags
tgts_per_mshr=20
write_buffers=8
writeback_clean=true
cpu_side=system.cpu11.icache_port
mem_side=system.cpu11.tol2bus.slave[0]

[system.cpu11.icache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=4
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=32768
tag_latency=4

[system.cpu11.interrupts]
type=X86LocalApic
clk_domain=system.cpu11.apic_clk_domain
default_p_state=UNDEFINED
eventq_index=0
int_latency=1000
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=2305843009213693952
pio_latency=100000
power_model=Null
system=system
int_master=system.membus.slave[13]
int_slave=system.membus.master[23]
pio=system.membus.master[22]

[system.cpu11.isa]
type=X86ISA
eventq_index=0

[system.cpu11.itb]
type=X86TLB
children=walker
CpuIDinTLB=11
blockSizeinTLB=64
eventq_index=0
origVarSize1=32.0
origVarSize2=32.0
origVarSize3=32.0
origVarSize4=32.0
origVarSize5=32.0
origVarSize6=32.0
origVarSize7=32.0
origVarSize8=32.0
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
reducedVarSize1=32.0
reducedVarSize2=32.0
reducedVarSize3=32.0
reducedVarSize4=32.0
reducedVarSize5=32.0
reducedVarSize6=32.0
reducedVarSize7=32.0
reducedVarSize8=32.0
size=64
walker=system.cpu11.itb.walker

[system.cpu11.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
system=system
port=system.cpu11.itb_walker_cache.cpu_side

[system.cpu11.itb_walker_cache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L0
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=10
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=2
sequential_access=false
size=1024
system=system
tag_latency=2
tags=system.cpu11.itb_walker_cache.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu11.itb.walker.port
mem_side=system.cpu11.tol2bus.slave[2]

[system.cpu11.itb_walker_cache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=2
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=1024
tag_latency=2

[system.cpu11.l2]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=8
cacheLevel=L2
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=12
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=20
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
response_latency=12
sequential_access=false
size=262144
system=system
tag_latency=12
tags=system.cpu11.l2.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu11.tol2bus.master[0]
mem_side=system.tol3bus.slave[11]

[system.cpu11.l2.tags]
type=LRU
assoc=8
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=12
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=262144
tag_latency=12

[system.cpu11.tol2bus]
type=CoherentXBar
children=snoop_filter
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=0
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
point_of_coherency=false
power_model=Null
response_latency=1
snoop_filter=system.cpu11.tol2bus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=32
master=system.cpu11.l2.cpu_side
slave=system.cpu11.icache.mem_side system.cpu11.dcache.mem_side system.cpu11.itb_walker_cache.mem_side system.cpu11.dtb_walker_cache.mem_side

[system.cpu11.tol2bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.cpu11.tracer]
type=ExeTracer
eventq_index=0

[system.cpu12]
type=DerivO3CPU
children=apic_clk_domain branchPred dcache dtb dtb_walker_cache fuPool icache interrupts isa itb itb_walker_cache l2 tol2bus tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.cpu12.branchPred
cacheStorePorts=200
checker=Null
clk_domain=system.cpu_clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=12
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
default_p_state=UNDEFINED
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu12.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.cpu12.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=system.cpu12.interrupts
isa=system.cpu12.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.cpu12.itb
max_insts_all_threads=0
max_insts_any_thread=0
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
system=system
tracer=system.cpu12.tracer
trapLatency=13
wbWidth=8
workload=system.cpu00.workload
dcache_port=system.cpu12.dcache.cpu_side
icache_port=system.cpu12.icache.cpu_side

[system.cpu12.apic_clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu12.branchPred]
type=TournamentBP
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1
useIndirect=true

[system.cpu12.dcache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L1_D
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
response_latency=4
sequential_access=false
size=32768
system=system
tag_latency=4
tags=system.cpu12.dcache.tags
tgts_per_mshr=20
write_buffers=8
writeback_clean=false
cpu_side=system.cpu12.dcache_port
mem_side=system.cpu12.tol2bus.slave[1]

[system.cpu12.dcache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=4
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=32768
tag_latency=4

[system.cpu12.dtb]
type=X86TLB
children=walker
CpuIDinTLB=12
blockSizeinTLB=64
eventq_index=0
origVarSize1=32.0
origVarSize2=32.0
origVarSize3=32.0
origVarSize4=32.0
origVarSize5=32.0
origVarSize6=32.0
origVarSize7=32.0
origVarSize8=32.0
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
reducedVarSize1=32.0
reducedVarSize2=32.0
reducedVarSize3=32.0
reducedVarSize4=32.0
reducedVarSize5=32.0
reducedVarSize6=32.0
reducedVarSize7=32.0
reducedVarSize8=32.0
size=64
walker=system.cpu12.dtb.walker

[system.cpu12.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
system=system
port=system.cpu12.dtb_walker_cache.cpu_side

[system.cpu12.dtb_walker_cache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L0
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=10
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=2
sequential_access=false
size=1024
system=system
tag_latency=2
tags=system.cpu12.dtb_walker_cache.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu12.dtb.walker.port
mem_side=system.cpu12.tol2bus.slave[3]

[system.cpu12.dtb_walker_cache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=2
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=1024
tag_latency=2

[system.cpu12.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.cpu12.fuPool.FUList0 system.cpu12.fuPool.FUList1 system.cpu12.fuPool.FUList2 system.cpu12.fuPool.FUList3 system.cpu12.fuPool.FUList4 system.cpu12.fuPool.FUList5 system.cpu12.fuPool.FUList6 system.cpu12.fuPool.FUList7 system.cpu12.fuPool.FUList8
eventq_index=0

[system.cpu12.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.cpu12.fuPool.FUList0.opList

[system.cpu12.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.cpu12.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.cpu12.fuPool.FUList1.opList0 system.cpu12.fuPool.FUList1.opList1

[system.cpu12.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.cpu12.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[system.cpu12.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.cpu12.fuPool.FUList2.opList0 system.cpu12.fuPool.FUList2.opList1 system.cpu12.fuPool.FUList2.opList2

[system.cpu12.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.cpu12.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.cpu12.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.cpu12.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.cpu12.fuPool.FUList3.opList0 system.cpu12.fuPool.FUList3.opList1 system.cpu12.fuPool.FUList3.opList2 system.cpu12.fuPool.FUList3.opList3 system.cpu12.fuPool.FUList3.opList4

[system.cpu12.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.cpu12.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.cpu12.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.cpu12.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.cpu12.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.cpu12.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.cpu12.fuPool.FUList4.opList0 system.cpu12.fuPool.FUList4.opList1

[system.cpu12.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu12.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.cpu12.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
eventq_index=0
opList=system.cpu12.fuPool.FUList5.opList00 system.cpu12.fuPool.FUList5.opList01 system.cpu12.fuPool.FUList5.opList02 system.cpu12.fuPool.FUList5.opList03 system.cpu12.fuPool.FUList5.opList04 system.cpu12.fuPool.FUList5.opList05 system.cpu12.fuPool.FUList5.opList06 system.cpu12.fuPool.FUList5.opList07 system.cpu12.fuPool.FUList5.opList08 system.cpu12.fuPool.FUList5.opList09 system.cpu12.fuPool.FUList5.opList10 system.cpu12.fuPool.FUList5.opList11 system.cpu12.fuPool.FUList5.opList12 system.cpu12.fuPool.FUList5.opList13 system.cpu12.fuPool.FUList5.opList14 system.cpu12.fuPool.FUList5.opList15 system.cpu12.fuPool.FUList5.opList16 system.cpu12.fuPool.FUList5.opList17 system.cpu12.fuPool.FUList5.opList18 system.cpu12.fuPool.FUList5.opList19

[system.cpu12.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.cpu12.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.cpu12.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.cpu12.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.cpu12.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.cpu12.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.cpu12.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.cpu12.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.cpu12.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.cpu12.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.cpu12.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.cpu12.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.cpu12.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.cpu12.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.cpu12.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.cpu12.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.cpu12.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.cpu12.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.cpu12.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.cpu12.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.cpu12.fuPool.FUList6]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.cpu12.fuPool.FUList6.opList0 system.cpu12.fuPool.FUList6.opList1

[system.cpu12.fuPool.FUList6.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu12.fuPool.FUList6.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.cpu12.fuPool.FUList7]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.cpu12.fuPool.FUList7.opList0 system.cpu12.fuPool.FUList7.opList1 system.cpu12.fuPool.FUList7.opList2 system.cpu12.fuPool.FUList7.opList3

[system.cpu12.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu12.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu12.fuPool.FUList7.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.cpu12.fuPool.FUList7.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.cpu12.fuPool.FUList8]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.cpu12.fuPool.FUList8.opList

[system.cpu12.fuPool.FUList8.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.cpu12.icache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L1_I
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=4
sequential_access=false
size=32768
system=system
tag_latency=4
tags=system.cpu12.icache.tags
tgts_per_mshr=20
write_buffers=8
writeback_clean=true
cpu_side=system.cpu12.icache_port
mem_side=system.cpu12.tol2bus.slave[0]

[system.cpu12.icache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=4
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=32768
tag_latency=4

[system.cpu12.interrupts]
type=X86LocalApic
clk_domain=system.cpu12.apic_clk_domain
default_p_state=UNDEFINED
eventq_index=0
int_latency=1000
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=2305843009213693952
pio_latency=100000
power_model=Null
system=system
int_master=system.membus.slave[14]
int_slave=system.membus.master[25]
pio=system.membus.master[24]

[system.cpu12.isa]
type=X86ISA
eventq_index=0

[system.cpu12.itb]
type=X86TLB
children=walker
CpuIDinTLB=12
blockSizeinTLB=64
eventq_index=0
origVarSize1=32.0
origVarSize2=32.0
origVarSize3=32.0
origVarSize4=32.0
origVarSize5=32.0
origVarSize6=32.0
origVarSize7=32.0
origVarSize8=32.0
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
reducedVarSize1=32.0
reducedVarSize2=32.0
reducedVarSize3=32.0
reducedVarSize4=32.0
reducedVarSize5=32.0
reducedVarSize6=32.0
reducedVarSize7=32.0
reducedVarSize8=32.0
size=64
walker=system.cpu12.itb.walker

[system.cpu12.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
system=system
port=system.cpu12.itb_walker_cache.cpu_side

[system.cpu12.itb_walker_cache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L0
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=10
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=2
sequential_access=false
size=1024
system=system
tag_latency=2
tags=system.cpu12.itb_walker_cache.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu12.itb.walker.port
mem_side=system.cpu12.tol2bus.slave[2]

[system.cpu12.itb_walker_cache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=2
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=1024
tag_latency=2

[system.cpu12.l2]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=8
cacheLevel=L2
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=12
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=20
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
response_latency=12
sequential_access=false
size=262144
system=system
tag_latency=12
tags=system.cpu12.l2.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu12.tol2bus.master[0]
mem_side=system.tol3bus.slave[12]

[system.cpu12.l2.tags]
type=LRU
assoc=8
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=12
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=262144
tag_latency=12

[system.cpu12.tol2bus]
type=CoherentXBar
children=snoop_filter
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=0
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
point_of_coherency=false
power_model=Null
response_latency=1
snoop_filter=system.cpu12.tol2bus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=32
master=system.cpu12.l2.cpu_side
slave=system.cpu12.icache.mem_side system.cpu12.dcache.mem_side system.cpu12.itb_walker_cache.mem_side system.cpu12.dtb_walker_cache.mem_side

[system.cpu12.tol2bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.cpu12.tracer]
type=ExeTracer
eventq_index=0

[system.cpu13]
type=DerivO3CPU
children=apic_clk_domain branchPred dcache dtb dtb_walker_cache fuPool icache interrupts isa itb itb_walker_cache l2 tol2bus tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.cpu13.branchPred
cacheStorePorts=200
checker=Null
clk_domain=system.cpu_clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=13
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
default_p_state=UNDEFINED
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu13.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.cpu13.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=system.cpu13.interrupts
isa=system.cpu13.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.cpu13.itb
max_insts_all_threads=0
max_insts_any_thread=0
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
system=system
tracer=system.cpu13.tracer
trapLatency=13
wbWidth=8
workload=system.cpu00.workload
dcache_port=system.cpu13.dcache.cpu_side
icache_port=system.cpu13.icache.cpu_side

[system.cpu13.apic_clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu13.branchPred]
type=TournamentBP
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1
useIndirect=true

[system.cpu13.dcache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L1_D
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
response_latency=4
sequential_access=false
size=32768
system=system
tag_latency=4
tags=system.cpu13.dcache.tags
tgts_per_mshr=20
write_buffers=8
writeback_clean=false
cpu_side=system.cpu13.dcache_port
mem_side=system.cpu13.tol2bus.slave[1]

[system.cpu13.dcache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=4
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=32768
tag_latency=4

[system.cpu13.dtb]
type=X86TLB
children=walker
CpuIDinTLB=13
blockSizeinTLB=64
eventq_index=0
origVarSize1=32.0
origVarSize2=32.0
origVarSize3=32.0
origVarSize4=32.0
origVarSize5=32.0
origVarSize6=32.0
origVarSize7=32.0
origVarSize8=32.0
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
reducedVarSize1=32.0
reducedVarSize2=32.0
reducedVarSize3=32.0
reducedVarSize4=32.0
reducedVarSize5=32.0
reducedVarSize6=32.0
reducedVarSize7=32.0
reducedVarSize8=32.0
size=64
walker=system.cpu13.dtb.walker

[system.cpu13.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
system=system
port=system.cpu13.dtb_walker_cache.cpu_side

[system.cpu13.dtb_walker_cache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L0
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=10
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=2
sequential_access=false
size=1024
system=system
tag_latency=2
tags=system.cpu13.dtb_walker_cache.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu13.dtb.walker.port
mem_side=system.cpu13.tol2bus.slave[3]

[system.cpu13.dtb_walker_cache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=2
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=1024
tag_latency=2

[system.cpu13.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.cpu13.fuPool.FUList0 system.cpu13.fuPool.FUList1 system.cpu13.fuPool.FUList2 system.cpu13.fuPool.FUList3 system.cpu13.fuPool.FUList4 system.cpu13.fuPool.FUList5 system.cpu13.fuPool.FUList6 system.cpu13.fuPool.FUList7 system.cpu13.fuPool.FUList8
eventq_index=0

[system.cpu13.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.cpu13.fuPool.FUList0.opList

[system.cpu13.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.cpu13.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.cpu13.fuPool.FUList1.opList0 system.cpu13.fuPool.FUList1.opList1

[system.cpu13.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.cpu13.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[system.cpu13.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.cpu13.fuPool.FUList2.opList0 system.cpu13.fuPool.FUList2.opList1 system.cpu13.fuPool.FUList2.opList2

[system.cpu13.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.cpu13.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.cpu13.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.cpu13.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.cpu13.fuPool.FUList3.opList0 system.cpu13.fuPool.FUList3.opList1 system.cpu13.fuPool.FUList3.opList2 system.cpu13.fuPool.FUList3.opList3 system.cpu13.fuPool.FUList3.opList4

[system.cpu13.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.cpu13.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.cpu13.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.cpu13.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.cpu13.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.cpu13.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.cpu13.fuPool.FUList4.opList0 system.cpu13.fuPool.FUList4.opList1

[system.cpu13.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu13.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.cpu13.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
eventq_index=0
opList=system.cpu13.fuPool.FUList5.opList00 system.cpu13.fuPool.FUList5.opList01 system.cpu13.fuPool.FUList5.opList02 system.cpu13.fuPool.FUList5.opList03 system.cpu13.fuPool.FUList5.opList04 system.cpu13.fuPool.FUList5.opList05 system.cpu13.fuPool.FUList5.opList06 system.cpu13.fuPool.FUList5.opList07 system.cpu13.fuPool.FUList5.opList08 system.cpu13.fuPool.FUList5.opList09 system.cpu13.fuPool.FUList5.opList10 system.cpu13.fuPool.FUList5.opList11 system.cpu13.fuPool.FUList5.opList12 system.cpu13.fuPool.FUList5.opList13 system.cpu13.fuPool.FUList5.opList14 system.cpu13.fuPool.FUList5.opList15 system.cpu13.fuPool.FUList5.opList16 system.cpu13.fuPool.FUList5.opList17 system.cpu13.fuPool.FUList5.opList18 system.cpu13.fuPool.FUList5.opList19

[system.cpu13.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.cpu13.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.cpu13.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.cpu13.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.cpu13.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.cpu13.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.cpu13.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.cpu13.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.cpu13.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.cpu13.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.cpu13.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.cpu13.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.cpu13.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.cpu13.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.cpu13.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.cpu13.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.cpu13.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.cpu13.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.cpu13.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.cpu13.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.cpu13.fuPool.FUList6]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.cpu13.fuPool.FUList6.opList0 system.cpu13.fuPool.FUList6.opList1

[system.cpu13.fuPool.FUList6.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu13.fuPool.FUList6.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.cpu13.fuPool.FUList7]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.cpu13.fuPool.FUList7.opList0 system.cpu13.fuPool.FUList7.opList1 system.cpu13.fuPool.FUList7.opList2 system.cpu13.fuPool.FUList7.opList3

[system.cpu13.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu13.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu13.fuPool.FUList7.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.cpu13.fuPool.FUList7.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.cpu13.fuPool.FUList8]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.cpu13.fuPool.FUList8.opList

[system.cpu13.fuPool.FUList8.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.cpu13.icache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L1_I
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=4
sequential_access=false
size=32768
system=system
tag_latency=4
tags=system.cpu13.icache.tags
tgts_per_mshr=20
write_buffers=8
writeback_clean=true
cpu_side=system.cpu13.icache_port
mem_side=system.cpu13.tol2bus.slave[0]

[system.cpu13.icache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=4
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=32768
tag_latency=4

[system.cpu13.interrupts]
type=X86LocalApic
clk_domain=system.cpu13.apic_clk_domain
default_p_state=UNDEFINED
eventq_index=0
int_latency=1000
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=2305843009213693952
pio_latency=100000
power_model=Null
system=system
int_master=system.membus.slave[15]
int_slave=system.membus.master[27]
pio=system.membus.master[26]

[system.cpu13.isa]
type=X86ISA
eventq_index=0

[system.cpu13.itb]
type=X86TLB
children=walker
CpuIDinTLB=13
blockSizeinTLB=64
eventq_index=0
origVarSize1=32.0
origVarSize2=32.0
origVarSize3=32.0
origVarSize4=32.0
origVarSize5=32.0
origVarSize6=32.0
origVarSize7=32.0
origVarSize8=32.0
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
reducedVarSize1=32.0
reducedVarSize2=32.0
reducedVarSize3=32.0
reducedVarSize4=32.0
reducedVarSize5=32.0
reducedVarSize6=32.0
reducedVarSize7=32.0
reducedVarSize8=32.0
size=64
walker=system.cpu13.itb.walker

[system.cpu13.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
system=system
port=system.cpu13.itb_walker_cache.cpu_side

[system.cpu13.itb_walker_cache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L0
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=10
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=2
sequential_access=false
size=1024
system=system
tag_latency=2
tags=system.cpu13.itb_walker_cache.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu13.itb.walker.port
mem_side=system.cpu13.tol2bus.slave[2]

[system.cpu13.itb_walker_cache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=2
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=1024
tag_latency=2

[system.cpu13.l2]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=8
cacheLevel=L2
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=12
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=20
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
response_latency=12
sequential_access=false
size=262144
system=system
tag_latency=12
tags=system.cpu13.l2.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu13.tol2bus.master[0]
mem_side=system.tol3bus.slave[13]

[system.cpu13.l2.tags]
type=LRU
assoc=8
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=12
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=262144
tag_latency=12

[system.cpu13.tol2bus]
type=CoherentXBar
children=snoop_filter
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=0
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
point_of_coherency=false
power_model=Null
response_latency=1
snoop_filter=system.cpu13.tol2bus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=32
master=system.cpu13.l2.cpu_side
slave=system.cpu13.icache.mem_side system.cpu13.dcache.mem_side system.cpu13.itb_walker_cache.mem_side system.cpu13.dtb_walker_cache.mem_side

[system.cpu13.tol2bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.cpu13.tracer]
type=ExeTracer
eventq_index=0

[system.cpu14]
type=DerivO3CPU
children=apic_clk_domain branchPred dcache dtb dtb_walker_cache fuPool icache interrupts isa itb itb_walker_cache l2 tol2bus tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.cpu14.branchPred
cacheStorePorts=200
checker=Null
clk_domain=system.cpu_clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=14
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
default_p_state=UNDEFINED
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu14.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.cpu14.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=system.cpu14.interrupts
isa=system.cpu14.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.cpu14.itb
max_insts_all_threads=0
max_insts_any_thread=0
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
system=system
tracer=system.cpu14.tracer
trapLatency=13
wbWidth=8
workload=system.cpu00.workload
dcache_port=system.cpu14.dcache.cpu_side
icache_port=system.cpu14.icache.cpu_side

[system.cpu14.apic_clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu14.branchPred]
type=TournamentBP
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1
useIndirect=true

[system.cpu14.dcache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L1_D
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
response_latency=4
sequential_access=false
size=32768
system=system
tag_latency=4
tags=system.cpu14.dcache.tags
tgts_per_mshr=20
write_buffers=8
writeback_clean=false
cpu_side=system.cpu14.dcache_port
mem_side=system.cpu14.tol2bus.slave[1]

[system.cpu14.dcache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=4
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=32768
tag_latency=4

[system.cpu14.dtb]
type=X86TLB
children=walker
CpuIDinTLB=14
blockSizeinTLB=64
eventq_index=0
origVarSize1=32.0
origVarSize2=32.0
origVarSize3=32.0
origVarSize4=32.0
origVarSize5=32.0
origVarSize6=32.0
origVarSize7=32.0
origVarSize8=32.0
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
reducedVarSize1=32.0
reducedVarSize2=32.0
reducedVarSize3=32.0
reducedVarSize4=32.0
reducedVarSize5=32.0
reducedVarSize6=32.0
reducedVarSize7=32.0
reducedVarSize8=32.0
size=64
walker=system.cpu14.dtb.walker

[system.cpu14.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
system=system
port=system.cpu14.dtb_walker_cache.cpu_side

[system.cpu14.dtb_walker_cache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L0
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=10
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=2
sequential_access=false
size=1024
system=system
tag_latency=2
tags=system.cpu14.dtb_walker_cache.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu14.dtb.walker.port
mem_side=system.cpu14.tol2bus.slave[3]

[system.cpu14.dtb_walker_cache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=2
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=1024
tag_latency=2

[system.cpu14.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.cpu14.fuPool.FUList0 system.cpu14.fuPool.FUList1 system.cpu14.fuPool.FUList2 system.cpu14.fuPool.FUList3 system.cpu14.fuPool.FUList4 system.cpu14.fuPool.FUList5 system.cpu14.fuPool.FUList6 system.cpu14.fuPool.FUList7 system.cpu14.fuPool.FUList8
eventq_index=0

[system.cpu14.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.cpu14.fuPool.FUList0.opList

[system.cpu14.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.cpu14.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.cpu14.fuPool.FUList1.opList0 system.cpu14.fuPool.FUList1.opList1

[system.cpu14.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.cpu14.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[system.cpu14.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.cpu14.fuPool.FUList2.opList0 system.cpu14.fuPool.FUList2.opList1 system.cpu14.fuPool.FUList2.opList2

[system.cpu14.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.cpu14.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.cpu14.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.cpu14.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.cpu14.fuPool.FUList3.opList0 system.cpu14.fuPool.FUList3.opList1 system.cpu14.fuPool.FUList3.opList2 system.cpu14.fuPool.FUList3.opList3 system.cpu14.fuPool.FUList3.opList4

[system.cpu14.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.cpu14.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.cpu14.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.cpu14.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.cpu14.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.cpu14.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.cpu14.fuPool.FUList4.opList0 system.cpu14.fuPool.FUList4.opList1

[system.cpu14.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu14.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.cpu14.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
eventq_index=0
opList=system.cpu14.fuPool.FUList5.opList00 system.cpu14.fuPool.FUList5.opList01 system.cpu14.fuPool.FUList5.opList02 system.cpu14.fuPool.FUList5.opList03 system.cpu14.fuPool.FUList5.opList04 system.cpu14.fuPool.FUList5.opList05 system.cpu14.fuPool.FUList5.opList06 system.cpu14.fuPool.FUList5.opList07 system.cpu14.fuPool.FUList5.opList08 system.cpu14.fuPool.FUList5.opList09 system.cpu14.fuPool.FUList5.opList10 system.cpu14.fuPool.FUList5.opList11 system.cpu14.fuPool.FUList5.opList12 system.cpu14.fuPool.FUList5.opList13 system.cpu14.fuPool.FUList5.opList14 system.cpu14.fuPool.FUList5.opList15 system.cpu14.fuPool.FUList5.opList16 system.cpu14.fuPool.FUList5.opList17 system.cpu14.fuPool.FUList5.opList18 system.cpu14.fuPool.FUList5.opList19

[system.cpu14.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.cpu14.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.cpu14.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.cpu14.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.cpu14.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.cpu14.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.cpu14.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.cpu14.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.cpu14.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.cpu14.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.cpu14.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.cpu14.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.cpu14.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.cpu14.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.cpu14.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.cpu14.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.cpu14.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.cpu14.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.cpu14.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.cpu14.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.cpu14.fuPool.FUList6]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.cpu14.fuPool.FUList6.opList0 system.cpu14.fuPool.FUList6.opList1

[system.cpu14.fuPool.FUList6.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu14.fuPool.FUList6.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.cpu14.fuPool.FUList7]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.cpu14.fuPool.FUList7.opList0 system.cpu14.fuPool.FUList7.opList1 system.cpu14.fuPool.FUList7.opList2 system.cpu14.fuPool.FUList7.opList3

[system.cpu14.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu14.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu14.fuPool.FUList7.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.cpu14.fuPool.FUList7.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.cpu14.fuPool.FUList8]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.cpu14.fuPool.FUList8.opList

[system.cpu14.fuPool.FUList8.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.cpu14.icache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L1_I
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=4
sequential_access=false
size=32768
system=system
tag_latency=4
tags=system.cpu14.icache.tags
tgts_per_mshr=20
write_buffers=8
writeback_clean=true
cpu_side=system.cpu14.icache_port
mem_side=system.cpu14.tol2bus.slave[0]

[system.cpu14.icache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=4
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=32768
tag_latency=4

[system.cpu14.interrupts]
type=X86LocalApic
clk_domain=system.cpu14.apic_clk_domain
default_p_state=UNDEFINED
eventq_index=0
int_latency=1000
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=2305843009213693952
pio_latency=100000
power_model=Null
system=system
int_master=system.membus.slave[16]
int_slave=system.membus.master[29]
pio=system.membus.master[28]

[system.cpu14.isa]
type=X86ISA
eventq_index=0

[system.cpu14.itb]
type=X86TLB
children=walker
CpuIDinTLB=14
blockSizeinTLB=64
eventq_index=0
origVarSize1=32.0
origVarSize2=32.0
origVarSize3=32.0
origVarSize4=32.0
origVarSize5=32.0
origVarSize6=32.0
origVarSize7=32.0
origVarSize8=32.0
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
reducedVarSize1=32.0
reducedVarSize2=32.0
reducedVarSize3=32.0
reducedVarSize4=32.0
reducedVarSize5=32.0
reducedVarSize6=32.0
reducedVarSize7=32.0
reducedVarSize8=32.0
size=64
walker=system.cpu14.itb.walker

[system.cpu14.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
system=system
port=system.cpu14.itb_walker_cache.cpu_side

[system.cpu14.itb_walker_cache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L0
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=10
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=2
sequential_access=false
size=1024
system=system
tag_latency=2
tags=system.cpu14.itb_walker_cache.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu14.itb.walker.port
mem_side=system.cpu14.tol2bus.slave[2]

[system.cpu14.itb_walker_cache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=2
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=1024
tag_latency=2

[system.cpu14.l2]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=8
cacheLevel=L2
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=12
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=20
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
response_latency=12
sequential_access=false
size=262144
system=system
tag_latency=12
tags=system.cpu14.l2.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu14.tol2bus.master[0]
mem_side=system.tol3bus.slave[14]

[system.cpu14.l2.tags]
type=LRU
assoc=8
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=12
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=262144
tag_latency=12

[system.cpu14.tol2bus]
type=CoherentXBar
children=snoop_filter
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=0
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
point_of_coherency=false
power_model=Null
response_latency=1
snoop_filter=system.cpu14.tol2bus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=32
master=system.cpu14.l2.cpu_side
slave=system.cpu14.icache.mem_side system.cpu14.dcache.mem_side system.cpu14.itb_walker_cache.mem_side system.cpu14.dtb_walker_cache.mem_side

[system.cpu14.tol2bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.cpu14.tracer]
type=ExeTracer
eventq_index=0

[system.cpu15]
type=DerivO3CPU
children=apic_clk_domain branchPred dcache dtb dtb_walker_cache fuPool icache interrupts isa itb itb_walker_cache l2 tol2bus tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.cpu15.branchPred
cacheStorePorts=200
checker=Null
clk_domain=system.cpu_clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=15
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
default_p_state=UNDEFINED
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu15.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.cpu15.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=system.cpu15.interrupts
isa=system.cpu15.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.cpu15.itb
max_insts_all_threads=0
max_insts_any_thread=0
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
system=system
tracer=system.cpu15.tracer
trapLatency=13
wbWidth=8
workload=system.cpu00.workload
dcache_port=system.cpu15.dcache.cpu_side
icache_port=system.cpu15.icache.cpu_side

[system.cpu15.apic_clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu15.branchPred]
type=TournamentBP
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1
useIndirect=true

[system.cpu15.dcache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L1_D
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
response_latency=4
sequential_access=false
size=32768
system=system
tag_latency=4
tags=system.cpu15.dcache.tags
tgts_per_mshr=20
write_buffers=8
writeback_clean=false
cpu_side=system.cpu15.dcache_port
mem_side=system.cpu15.tol2bus.slave[1]

[system.cpu15.dcache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=4
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=32768
tag_latency=4

[system.cpu15.dtb]
type=X86TLB
children=walker
CpuIDinTLB=15
blockSizeinTLB=64
eventq_index=0
origVarSize1=32.0
origVarSize2=32.0
origVarSize3=32.0
origVarSize4=32.0
origVarSize5=32.0
origVarSize6=32.0
origVarSize7=32.0
origVarSize8=32.0
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
reducedVarSize1=32.0
reducedVarSize2=32.0
reducedVarSize3=32.0
reducedVarSize4=32.0
reducedVarSize5=32.0
reducedVarSize6=32.0
reducedVarSize7=32.0
reducedVarSize8=32.0
size=64
walker=system.cpu15.dtb.walker

[system.cpu15.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
system=system
port=system.cpu15.dtb_walker_cache.cpu_side

[system.cpu15.dtb_walker_cache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L0
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=10
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=2
sequential_access=false
size=1024
system=system
tag_latency=2
tags=system.cpu15.dtb_walker_cache.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu15.dtb.walker.port
mem_side=system.cpu15.tol2bus.slave[3]

[system.cpu15.dtb_walker_cache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=2
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=1024
tag_latency=2

[system.cpu15.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.cpu15.fuPool.FUList0 system.cpu15.fuPool.FUList1 system.cpu15.fuPool.FUList2 system.cpu15.fuPool.FUList3 system.cpu15.fuPool.FUList4 system.cpu15.fuPool.FUList5 system.cpu15.fuPool.FUList6 system.cpu15.fuPool.FUList7 system.cpu15.fuPool.FUList8
eventq_index=0

[system.cpu15.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.cpu15.fuPool.FUList0.opList

[system.cpu15.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.cpu15.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.cpu15.fuPool.FUList1.opList0 system.cpu15.fuPool.FUList1.opList1

[system.cpu15.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.cpu15.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[system.cpu15.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.cpu15.fuPool.FUList2.opList0 system.cpu15.fuPool.FUList2.opList1 system.cpu15.fuPool.FUList2.opList2

[system.cpu15.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.cpu15.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.cpu15.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.cpu15.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.cpu15.fuPool.FUList3.opList0 system.cpu15.fuPool.FUList3.opList1 system.cpu15.fuPool.FUList3.opList2 system.cpu15.fuPool.FUList3.opList3 system.cpu15.fuPool.FUList3.opList4

[system.cpu15.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.cpu15.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.cpu15.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.cpu15.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.cpu15.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.cpu15.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.cpu15.fuPool.FUList4.opList0 system.cpu15.fuPool.FUList4.opList1

[system.cpu15.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu15.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.cpu15.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
eventq_index=0
opList=system.cpu15.fuPool.FUList5.opList00 system.cpu15.fuPool.FUList5.opList01 system.cpu15.fuPool.FUList5.opList02 system.cpu15.fuPool.FUList5.opList03 system.cpu15.fuPool.FUList5.opList04 system.cpu15.fuPool.FUList5.opList05 system.cpu15.fuPool.FUList5.opList06 system.cpu15.fuPool.FUList5.opList07 system.cpu15.fuPool.FUList5.opList08 system.cpu15.fuPool.FUList5.opList09 system.cpu15.fuPool.FUList5.opList10 system.cpu15.fuPool.FUList5.opList11 system.cpu15.fuPool.FUList5.opList12 system.cpu15.fuPool.FUList5.opList13 system.cpu15.fuPool.FUList5.opList14 system.cpu15.fuPool.FUList5.opList15 system.cpu15.fuPool.FUList5.opList16 system.cpu15.fuPool.FUList5.opList17 system.cpu15.fuPool.FUList5.opList18 system.cpu15.fuPool.FUList5.opList19

[system.cpu15.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.cpu15.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.cpu15.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.cpu15.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.cpu15.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.cpu15.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.cpu15.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.cpu15.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.cpu15.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.cpu15.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.cpu15.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.cpu15.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.cpu15.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.cpu15.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.cpu15.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.cpu15.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.cpu15.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.cpu15.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.cpu15.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.cpu15.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.cpu15.fuPool.FUList6]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.cpu15.fuPool.FUList6.opList0 system.cpu15.fuPool.FUList6.opList1

[system.cpu15.fuPool.FUList6.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu15.fuPool.FUList6.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.cpu15.fuPool.FUList7]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.cpu15.fuPool.FUList7.opList0 system.cpu15.fuPool.FUList7.opList1 system.cpu15.fuPool.FUList7.opList2 system.cpu15.fuPool.FUList7.opList3

[system.cpu15.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu15.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu15.fuPool.FUList7.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.cpu15.fuPool.FUList7.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.cpu15.fuPool.FUList8]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.cpu15.fuPool.FUList8.opList

[system.cpu15.fuPool.FUList8.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.cpu15.icache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L1_I
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=4
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=4
sequential_access=false
size=32768
system=system
tag_latency=4
tags=system.cpu15.icache.tags
tgts_per_mshr=20
write_buffers=8
writeback_clean=true
cpu_side=system.cpu15.icache_port
mem_side=system.cpu15.tol2bus.slave[0]

[system.cpu15.icache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=4
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=32768
tag_latency=4

[system.cpu15.interrupts]
type=X86LocalApic
clk_domain=system.cpu15.apic_clk_domain
default_p_state=UNDEFINED
eventq_index=0
int_latency=1000
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=2305843009213693952
pio_latency=100000
power_model=Null
system=system
int_master=system.membus.slave[17]
int_slave=system.membus.master[31]
pio=system.membus.master[30]

[system.cpu15.isa]
type=X86ISA
eventq_index=0

[system.cpu15.itb]
type=X86TLB
children=walker
CpuIDinTLB=15
blockSizeinTLB=64
eventq_index=0
origVarSize1=32.0
origVarSize2=32.0
origVarSize3=32.0
origVarSize4=32.0
origVarSize5=32.0
origVarSize6=32.0
origVarSize7=32.0
origVarSize8=32.0
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
reducedVarSize1=32.0
reducedVarSize2=32.0
reducedVarSize3=32.0
reducedVarSize4=32.0
reducedVarSize5=32.0
reducedVarSize6=32.0
reducedVarSize7=32.0
reducedVarSize8=32.0
size=64
walker=system.cpu15.itb.walker

[system.cpu15.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
system=system
port=system.cpu15.itb_walker_cache.cpu_side

[system.cpu15.itb_walker_cache]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=2
cacheLevel=L0
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=10
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=None
ratio=1.0
response_latency=2
sequential_access=false
size=1024
system=system
tag_latency=2
tags=system.cpu15.itb_walker_cache.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu15.itb.walker.port
mem_side=system.cpu15.tol2bus.slave[2]

[system.cpu15.itb_walker_cache.tags]
type=LRU
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=2
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=1024
tag_latency=2

[system.cpu15.l2]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=8
cacheLevel=L2
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=12
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=20
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
response_latency=12
sequential_access=false
size=262144
system=system
tag_latency=12
tags=system.cpu15.l2.tags
tgts_per_mshr=12
write_buffers=8
writeback_clean=false
cpu_side=system.cpu15.tol2bus.master[0]
mem_side=system.tol3bus.slave[15]

[system.cpu15.l2.tags]
type=LRU
assoc=8
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=12
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=262144
tag_latency=12

[system.cpu15.tol2bus]
type=CoherentXBar
children=snoop_filter
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=0
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
point_of_coherency=false
power_model=Null
response_latency=1
snoop_filter=system.cpu15.tol2bus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=32
master=system.cpu15.l2.cpu_side
slave=system.cpu15.icache.mem_side system.cpu15.dcache.mem_side system.cpu15.itb_walker_cache.mem_side system.cpu15.dtb_walker_cache.mem_side

[system.cpu15.tol2bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.cpu15.tracer]
type=ExeTracer
eventq_index=0

[system.cpu_clk_domain]
type=SrcClockDomain
clock=333
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.cpu_voltage_domain

[system.cpu_voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.000000

[system.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=system.clk_domain
transition_latency=100000000

[system.l3]
type=Cache
children=tags
ConversionDelay=1
ConversionLocation=L2
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=16
cacheLevel=L3
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
data_latency=66
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=512
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
rangeFileName=/if22/ml2au/gem5/UndertestBetaGemv1/MarziehTests/fftRangefiles/2.txt
ratio=1.0
response_latency=66
sequential_access=false
size=8388608
system=system
tag_latency=66
tags=system.l3.tags
tgts_per_mshr=20
write_buffers=256
writeback_clean=false
cpu_side=system.tol3bus.master[0]
mem_side=system.membus.slave[1]

[system.l3.tags]
type=LRU
assoc=16
block_size=64
clk_domain=system.cpu_clk_domain
data_latency=66
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=8388608
tag_latency=66

[system.mem_ctrls]
type=DRAMCtrl
IDD0=0.055000
IDD02=0.000000
IDD2N=0.032000
IDD2N2=0.000000
IDD2P0=0.000000
IDD2P02=0.000000
IDD2P1=0.032000
IDD2P12=0.000000
IDD3N=0.038000
IDD3N2=0.000000
IDD3P0=0.000000
IDD3P02=0.000000
IDD3P1=0.038000
IDD3P12=0.000000
IDD4R=0.157000
IDD4R2=0.000000
IDD4W=0.125000
IDD4W2=0.000000
IDD5=0.235000
IDD52=0.000000
IDD6=0.020000
IDD62=0.000000
VDD=1.500000
VDD2=0.000000
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=0
banks_per_rank=8
burst_length=8
channels=1
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=8
device_rowbuffer_size=1024
device_size=536870912
devices_per_rank=8
dll=true
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=16
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=open_adaptive
power_model=Null
range=0:8589934591:6:19:0:0
ranks_per_channel=2
read_buffer_size=32
static_backend_latency=10000
static_frontend_latency=10000
tBURST=5000
tCCD_L=0
tCK=1250
tCL=13750
tCS=2500
tRAS=35000
tRCD=13750
tREFI=7800000
tRFC=260000
tRP=13750
tRRD=6000
tRRD_L=0
tRTP=7500
tRTW=2500
tWR=15000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=64
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.membus.master[32]

[system.membus]
type=CoherentXBar
children=snoop_filter
clk_domain=system.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=4
frontend_latency=3
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
point_of_coherency=true
power_model=Null
response_latency=2
snoop_filter=system.membus.snoop_filter
snoop_response_latency=4
system=system
use_default_range=false
width=16
master=system.cpu00.interrupts.pio system.cpu00.interrupts.int_slave system.cpu01.interrupts.pio system.cpu01.interrupts.int_slave system.cpu02.interrupts.pio system.cpu02.interrupts.int_slave system.cpu03.interrupts.pio system.cpu03.interrupts.int_slave system.cpu04.interrupts.pio system.cpu04.interrupts.int_slave system.cpu05.interrupts.pio system.cpu05.interrupts.int_slave system.cpu06.interrupts.pio system.cpu06.interrupts.int_slave system.cpu07.interrupts.pio system.cpu07.interrupts.int_slave system.cpu08.interrupts.pio system.cpu08.interrupts.int_slave system.cpu09.interrupts.pio system.cpu09.interrupts.int_slave system.cpu10.interrupts.pio system.cpu10.interrupts.int_slave system.cpu11.interrupts.pio system.cpu11.interrupts.int_slave system.cpu12.interrupts.pio system.cpu12.interrupts.int_slave system.cpu13.interrupts.pio system.cpu13.interrupts.int_slave system.cpu14.interrupts.pio system.cpu14.interrupts.int_slave system.cpu15.interrupts.pio system.cpu15.interrupts.int_slave system.mem_ctrls.port
slave=system.system_port system.l3.mem_side system.cpu00.interrupts.int_master system.cpu01.interrupts.int_master system.cpu02.interrupts.int_master system.cpu03.interrupts.int_master system.cpu04.interrupts.int_master system.cpu05.interrupts.int_master system.cpu06.interrupts.int_master system.cpu07.interrupts.int_master system.cpu08.interrupts.int_master system.cpu09.interrupts.int_master system.cpu10.interrupts.int_master system.cpu11.interrupts.int_master system.cpu12.interrupts.int_master system.cpu13.interrupts.int_master system.cpu14.interrupts.int_master system.cpu15.interrupts.int_master

[system.membus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=1
max_capacity=8388608
system=system

[system.tol3bus]
type=CoherentXBar
children=snoop_filter
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=0
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
point_of_coherency=false
power_model=Null
response_latency=1
snoop_filter=system.tol3bus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=64
master=system.l3.cpu_side
slave=system.cpu00.l2.mem_side system.cpu01.l2.mem_side system.cpu02.l2.mem_side system.cpu03.l2.mem_side system.cpu04.l2.mem_side system.cpu05.l2.mem_side system.cpu06.l2.mem_side system.cpu07.l2.mem_side system.cpu08.l2.mem_side system.cpu09.l2.mem_side system.cpu10.l2.mem_side system.cpu11.l2.mem_side system.cpu12.l2.mem_side system.cpu13.l2.mem_side system.cpu14.l2.mem_side system.cpu15.l2.mem_side

[system.tol3bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.000000

