<stg><name>RC_RECEIVER</name>


<trans_list>

<trans id="701" from="1" to="2">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="2" to="3">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="3" to="4">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="4" to="5">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="5" to="6">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="6" to="7">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="7" to="8">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="8" to="9">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="9" to="10">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="10" to="11">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="11" to="12">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="12" to="13">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="13" to="14">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="14" to="15">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="15" to="16">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="16" to="17">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="17" to="18">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="18" to="19">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="19" to="20">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="20" to="21">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="21" to="22">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="22" to="23">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="23" to="24">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="24" to="25">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="25" to="26">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="26" to="27">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="27" to="28">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="28" to="29">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="29" to="30">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="30" to="31">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="31" to="32">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="32" to="33">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="33" to="34">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="34" to="35">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="35" to="36">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="36" to="37">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="37" to="38">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="38" to="39">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="39" to="40">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="40" to="41">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="41" to="42">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="42" to="43">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="43" to="44">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="44" to="45">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="45" to="46">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="46" to="47">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="47" to="48">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="48" to="49">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="49" to="50">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="50" to="51">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %SBUS_data_addr = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="SBUS_data_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="5">
<![CDATA[
:16  %SBUS_data_load = load i8* %SBUS_data_addr, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:165  %norm_out_addr_26 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="norm_out_addr_26"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:166  store i32 69, i32* %norm_out_addr_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8">
<![CDATA[
:167  %buffer_load = load i8* getelementptr ([25 x i8]* @buffer_r, i64 1, i64 1), align 1

]]></Node>
<StgValue><ssdm name="buffer_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8">
<![CDATA[
:171  %buffer_load_1 = load i8* getelementptr ([25 x i8]* @buffer_r, i64 1, i64 2), align 1

]]></Node>
<StgValue><ssdm name="buffer_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="58" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="5">
<![CDATA[
:16  %SBUS_data_load = load i8* %SBUS_data_addr, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:17  store i8 %SBUS_data_load, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %SBUS_data_addr_1 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="5">
<![CDATA[
:22  %SBUS_data_load_1 = load i8* %SBUS_data_addr_1, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8">
<![CDATA[
:167  %buffer_load = load i8* getelementptr ([25 x i8]* @buffer_r, i64 1, i64 1), align 1

]]></Node>
<StgValue><ssdm name="buffer_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="8">
<![CDATA[
:168  %tmp = zext i8 %buffer_load to i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:169  %norm_out_addr_16 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="norm_out_addr_16"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:170  store i32 %tmp, i32* %norm_out_addr_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8">
<![CDATA[
:171  %buffer_load_1 = load i8* getelementptr ([25 x i8]* @buffer_r, i64 1, i64 2), align 1

]]></Node>
<StgValue><ssdm name="buffer_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="67" st_id="3" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="5">
<![CDATA[
:22  %SBUS_data_load_1 = load i8* %SBUS_data_addr_1, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:23  store i8 %SBUS_data_load_1, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 1), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %SBUS_data_addr_2 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_2"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="5">
<![CDATA[
:28  %SBUS_data_load_2 = load i8* %SBUS_data_addr_2, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_2"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="8">
<![CDATA[
:172  %tmp_1 = zext i8 %buffer_load_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:173  %norm_out_addr_27 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="norm_out_addr_27"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:174  store i32 %tmp_1, i32* %norm_out_addr_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="8">
<![CDATA[
:18  %tmp_4 = zext i8 %SBUS_data_load to i32

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %norm_out_addr = getelementptr [4096 x i32]* %norm_out, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="norm_out_addr"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:20  store i32 %tmp_4, i32* %norm_out_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="5">
<![CDATA[
:28  %SBUS_data_load_2 = load i8* %SBUS_data_addr_2, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_2"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:29  store i8 %SBUS_data_load_2, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 2), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %SBUS_data_addr_3 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_3"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="5">
<![CDATA[
:34  %SBUS_data_load_3 = load i8* %SBUS_data_addr_3, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_3"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:175  %tmp_2 = icmp eq i8 %SBUS_data_load, 15

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="8">
<![CDATA[
:24  %tmp_4_1 = zext i8 %SBUS_data_load_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %norm_out_addr_1 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="norm_out_addr_1"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:26  store i32 %tmp_4_1, i32* %norm_out_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="5">
<![CDATA[
:34  %SBUS_data_load_3 = load i8* %SBUS_data_addr_3, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_3"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:35  store i8 %SBUS_data_load_3, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 3), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %SBUS_data_addr_4 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_4"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="5">
<![CDATA[
:40  %SBUS_data_load_4 = load i8* %SBUS_data_addr_4, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="8">
<![CDATA[
:30  %tmp_4_2 = zext i8 %SBUS_data_load_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %norm_out_addr_2 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="norm_out_addr_2"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:32  store i32 %tmp_4_2, i32* %norm_out_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="5">
<![CDATA[
:40  %SBUS_data_load_4 = load i8* %SBUS_data_addr_4, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_4"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:41  store i8 %SBUS_data_load_4, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 4), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %SBUS_data_addr_5 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_5"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="5">
<![CDATA[
:46  %SBUS_data_load_5 = load i8* %SBUS_data_addr_5, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="8">
<![CDATA[
:36  %tmp_4_3 = zext i8 %SBUS_data_load_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %norm_out_addr_3 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="norm_out_addr_3"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:38  store i32 %tmp_4_3, i32* %norm_out_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="5">
<![CDATA[
:46  %SBUS_data_load_5 = load i8* %SBUS_data_addr_5, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_5"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:47  store i8 %SBUS_data_load_5, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 5), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %SBUS_data_addr_6 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_6"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="5">
<![CDATA[
:52  %SBUS_data_load_6 = load i8* %SBUS_data_addr_6, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="8">
<![CDATA[
:42  %tmp_4_4 = zext i8 %SBUS_data_load_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %norm_out_addr_4 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="norm_out_addr_4"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:44  store i32 %tmp_4_4, i32* %norm_out_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="5">
<![CDATA[
:52  %SBUS_data_load_6 = load i8* %SBUS_data_addr_6, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_6"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:53  store i8 %SBUS_data_load_6, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 6), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %SBUS_data_addr_7 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_7"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="5">
<![CDATA[
:58  %SBUS_data_load_7 = load i8* %SBUS_data_addr_7, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="8">
<![CDATA[
:48  %tmp_4_5 = zext i8 %SBUS_data_load_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_4_5"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %norm_out_addr_5 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="norm_out_addr_5"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:50  store i32 %tmp_4_5, i32* %norm_out_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="5">
<![CDATA[
:58  %SBUS_data_load_7 = load i8* %SBUS_data_addr_7, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_7"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:59  store i8 %SBUS_data_load_7, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 7), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %SBUS_data_addr_8 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_8"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="5">
<![CDATA[
:64  %SBUS_data_load_8 = load i8* %SBUS_data_addr_8, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="8">
<![CDATA[
:54  %tmp_4_6 = zext i8 %SBUS_data_load_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_4_6"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %norm_out_addr_6 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="norm_out_addr_6"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:56  store i32 %tmp_4_6, i32* %norm_out_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="5">
<![CDATA[
:64  %SBUS_data_load_8 = load i8* %SBUS_data_addr_8, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_8"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:65  store i8 %SBUS_data_load_8, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 8), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69  %SBUS_data_addr_9 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_9"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="5">
<![CDATA[
:70  %SBUS_data_load_9 = load i8* %SBUS_data_addr_9, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="124" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="8">
<![CDATA[
:60  %tmp_4_7 = zext i8 %SBUS_data_load_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_4_7"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %norm_out_addr_7 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="norm_out_addr_7"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:62  store i32 %tmp_4_7, i32* %norm_out_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="5">
<![CDATA[
:70  %SBUS_data_load_9 = load i8* %SBUS_data_addr_9, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_9"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:71  store i8 %SBUS_data_load_9, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 9), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75  %SBUS_data_addr_10 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_10"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="5">
<![CDATA[
:76  %SBUS_data_load_10 = load i8* %SBUS_data_addr_10, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_10"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="131" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="8">
<![CDATA[
:66  %tmp_4_8 = zext i8 %SBUS_data_load_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_4_8"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %norm_out_addr_8 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="norm_out_addr_8"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:68  store i32 %tmp_4_8, i32* %norm_out_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="5">
<![CDATA[
:76  %SBUS_data_load_10 = load i8* %SBUS_data_addr_10, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_10"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:77  store i8 %SBUS_data_load_10, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 10), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81  %SBUS_data_addr_11 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_11"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="5">
<![CDATA[
:82  %SBUS_data_load_11 = load i8* %SBUS_data_addr_11, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_11"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="138" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="8">
<![CDATA[
:72  %tmp_4_9 = zext i8 %SBUS_data_load_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_4_9"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73  %norm_out_addr_9 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="norm_out_addr_9"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:74  store i32 %tmp_4_9, i32* %norm_out_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="5">
<![CDATA[
:82  %SBUS_data_load_11 = load i8* %SBUS_data_addr_11, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_11"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:83  store i8 %SBUS_data_load_11, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 11), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:87  %SBUS_data_addr_12 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_12"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="5">
<![CDATA[
:88  %SBUS_data_load_12 = load i8* %SBUS_data_addr_12, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_12"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="145" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="8">
<![CDATA[
:78  %tmp_4_s = zext i8 %SBUS_data_load_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_4_s"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %norm_out_addr_10 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="norm_out_addr_10"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:80  store i32 %tmp_4_s, i32* %norm_out_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="5">
<![CDATA[
:88  %SBUS_data_load_12 = load i8* %SBUS_data_addr_12, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_12"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:89  store i8 %SBUS_data_load_12, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 12), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:93  %SBUS_data_addr_13 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_13"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="5">
<![CDATA[
:94  %SBUS_data_load_13 = load i8* %SBUS_data_addr_13, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_13"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="152" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="8">
<![CDATA[
:84  %tmp_4_10 = zext i8 %SBUS_data_load_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_4_10"/></StgValue>
</operation>

<operation id="153" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:85  %norm_out_addr_11 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="norm_out_addr_11"/></StgValue>
</operation>

<operation id="154" st_id="15" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:86  store i32 %tmp_4_10, i32* %norm_out_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="15" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="5">
<![CDATA[
:94  %SBUS_data_load_13 = load i8* %SBUS_data_addr_13, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_13"/></StgValue>
</operation>

<operation id="156" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:95  store i8 %SBUS_data_load_13, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 13), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:99  %SBUS_data_addr_14 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_14"/></StgValue>
</operation>

<operation id="158" st_id="15" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="5">
<![CDATA[
:100  %SBUS_data_load_14 = load i8* %SBUS_data_addr_14, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_14"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="159" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="8">
<![CDATA[
:90  %tmp_4_11 = zext i8 %SBUS_data_load_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_4_11"/></StgValue>
</operation>

<operation id="160" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91  %norm_out_addr_12 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="norm_out_addr_12"/></StgValue>
</operation>

<operation id="161" st_id="16" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:92  store i32 %tmp_4_11, i32* %norm_out_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="16" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="5">
<![CDATA[
:100  %SBUS_data_load_14 = load i8* %SBUS_data_addr_14, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_14"/></StgValue>
</operation>

<operation id="163" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:101  store i8 %SBUS_data_load_14, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 14), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:105  %SBUS_data_addr_15 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_15"/></StgValue>
</operation>

<operation id="165" st_id="16" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="5">
<![CDATA[
:106  %SBUS_data_load_15 = load i8* %SBUS_data_addr_15, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_15"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="166" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="8">
<![CDATA[
:96  %tmp_4_12 = zext i8 %SBUS_data_load_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_4_12"/></StgValue>
</operation>

<operation id="167" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:97  %norm_out_addr_13 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="norm_out_addr_13"/></StgValue>
</operation>

<operation id="168" st_id="17" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:98  store i32 %tmp_4_12, i32* %norm_out_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="17" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="5">
<![CDATA[
:106  %SBUS_data_load_15 = load i8* %SBUS_data_addr_15, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_15"/></StgValue>
</operation>

<operation id="170" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:107  store i8 %SBUS_data_load_15, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 15), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111  %SBUS_data_addr_16 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_16"/></StgValue>
</operation>

<operation id="172" st_id="17" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="5">
<![CDATA[
:112  %SBUS_data_load_16 = load i8* %SBUS_data_addr_16, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_16"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="173" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="8">
<![CDATA[
:102  %tmp_4_13 = zext i8 %SBUS_data_load_14 to i32

]]></Node>
<StgValue><ssdm name="tmp_4_13"/></StgValue>
</operation>

<operation id="174" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103  %norm_out_addr_14 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="norm_out_addr_14"/></StgValue>
</operation>

<operation id="175" st_id="18" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:104  store i32 %tmp_4_13, i32* %norm_out_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="18" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="5">
<![CDATA[
:112  %SBUS_data_load_16 = load i8* %SBUS_data_addr_16, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_16"/></StgValue>
</operation>

<operation id="177" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:113  store i8 %SBUS_data_load_16, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 16), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:117  %SBUS_data_addr_17 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_17"/></StgValue>
</operation>

<operation id="179" st_id="18" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="5">
<![CDATA[
:118  %SBUS_data_load_17 = load i8* %SBUS_data_addr_17, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_17"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="180" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="8">
<![CDATA[
:108  %tmp_4_14 = zext i8 %SBUS_data_load_15 to i32

]]></Node>
<StgValue><ssdm name="tmp_4_14"/></StgValue>
</operation>

<operation id="181" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109  %norm_out_addr_15 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="norm_out_addr_15"/></StgValue>
</operation>

<operation id="182" st_id="19" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:110  store i32 %tmp_4_14, i32* %norm_out_addr_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="19" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="5">
<![CDATA[
:118  %SBUS_data_load_17 = load i8* %SBUS_data_addr_17, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_17"/></StgValue>
</operation>

<operation id="184" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:119  store i8 %SBUS_data_load_17, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 17), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:123  %SBUS_data_addr_18 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_18"/></StgValue>
</operation>

<operation id="186" st_id="19" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="5">
<![CDATA[
:124  %SBUS_data_load_18 = load i8* %SBUS_data_addr_18, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_18"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="187" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="8">
<![CDATA[
:114  %tmp_4_15 = zext i8 %SBUS_data_load_16 to i32

]]></Node>
<StgValue><ssdm name="tmp_4_15"/></StgValue>
</operation>

<operation id="188" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115  %norm_out_addr_17 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="norm_out_addr_17"/></StgValue>
</operation>

<operation id="189" st_id="20" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:116  store i32 %tmp_4_15, i32* %norm_out_addr_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="20" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="5">
<![CDATA[
:124  %SBUS_data_load_18 = load i8* %SBUS_data_addr_18, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_18"/></StgValue>
</operation>

<operation id="191" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:125  store i8 %SBUS_data_load_18, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 18), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:129  %SBUS_data_addr_19 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_19"/></StgValue>
</operation>

<operation id="193" st_id="20" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="5">
<![CDATA[
:130  %SBUS_data_load_19 = load i8* %SBUS_data_addr_19, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_19"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="194" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="8">
<![CDATA[
:120  %tmp_4_16 = zext i8 %SBUS_data_load_17 to i32

]]></Node>
<StgValue><ssdm name="tmp_4_16"/></StgValue>
</operation>

<operation id="195" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121  %norm_out_addr_18 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="norm_out_addr_18"/></StgValue>
</operation>

<operation id="196" st_id="21" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:122  store i32 %tmp_4_16, i32* %norm_out_addr_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="21" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="5">
<![CDATA[
:130  %SBUS_data_load_19 = load i8* %SBUS_data_addr_19, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_19"/></StgValue>
</operation>

<operation id="198" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:131  store i8 %SBUS_data_load_19, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 19), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:135  %SBUS_data_addr_20 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_20"/></StgValue>
</operation>

<operation id="200" st_id="21" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="5">
<![CDATA[
:136  %SBUS_data_load_20 = load i8* %SBUS_data_addr_20, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_20"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="201" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="8">
<![CDATA[
:126  %tmp_4_17 = zext i8 %SBUS_data_load_18 to i32

]]></Node>
<StgValue><ssdm name="tmp_4_17"/></StgValue>
</operation>

<operation id="202" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:127  %norm_out_addr_19 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="norm_out_addr_19"/></StgValue>
</operation>

<operation id="203" st_id="22" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:128  store i32 %tmp_4_17, i32* %norm_out_addr_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="22" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="5">
<![CDATA[
:136  %SBUS_data_load_20 = load i8* %SBUS_data_addr_20, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_20"/></StgValue>
</operation>

<operation id="205" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:137  store i8 %SBUS_data_load_20, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 20), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:141  %SBUS_data_addr_21 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_21"/></StgValue>
</operation>

<operation id="207" st_id="22" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="5">
<![CDATA[
:142  %SBUS_data_load_21 = load i8* %SBUS_data_addr_21, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_21"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="208" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="8">
<![CDATA[
:132  %tmp_4_18 = zext i8 %SBUS_data_load_19 to i32

]]></Node>
<StgValue><ssdm name="tmp_4_18"/></StgValue>
</operation>

<operation id="209" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:133  %norm_out_addr_20 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="norm_out_addr_20"/></StgValue>
</operation>

<operation id="210" st_id="23" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:134  store i32 %tmp_4_18, i32* %norm_out_addr_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="23" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="5">
<![CDATA[
:142  %SBUS_data_load_21 = load i8* %SBUS_data_addr_21, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_21"/></StgValue>
</operation>

<operation id="212" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:143  store i8 %SBUS_data_load_21, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 21), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:147  %SBUS_data_addr_22 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_22"/></StgValue>
</operation>

<operation id="214" st_id="23" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="5">
<![CDATA[
:148  %SBUS_data_load_22 = load i8* %SBUS_data_addr_22, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_22"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="215" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="8">
<![CDATA[
:138  %tmp_4_19 = zext i8 %SBUS_data_load_20 to i32

]]></Node>
<StgValue><ssdm name="tmp_4_19"/></StgValue>
</operation>

<operation id="216" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:139  %norm_out_addr_21 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="norm_out_addr_21"/></StgValue>
</operation>

<operation id="217" st_id="24" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:140  store i32 %tmp_4_19, i32* %norm_out_addr_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="24" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="5">
<![CDATA[
:148  %SBUS_data_load_22 = load i8* %SBUS_data_addr_22, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_22"/></StgValue>
</operation>

<operation id="219" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:149  store i8 %SBUS_data_load_22, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 22), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:153  %SBUS_data_addr_23 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_23"/></StgValue>
</operation>

<operation id="221" st_id="24" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="5">
<![CDATA[
:154  %SBUS_data_load_23 = load i8* %SBUS_data_addr_23, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_23"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="222" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="8">
<![CDATA[
:144  %tmp_4_20 = zext i8 %SBUS_data_load_21 to i32

]]></Node>
<StgValue><ssdm name="tmp_4_20"/></StgValue>
</operation>

<operation id="223" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:145  %norm_out_addr_22 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="norm_out_addr_22"/></StgValue>
</operation>

<operation id="224" st_id="25" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:146  store i32 %tmp_4_20, i32* %norm_out_addr_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="25" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="5">
<![CDATA[
:154  %SBUS_data_load_23 = load i8* %SBUS_data_addr_23, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_23"/></StgValue>
</operation>

<operation id="226" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:155  store i8 %SBUS_data_load_23, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 23), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:159  %SBUS_data_addr_24 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_24"/></StgValue>
</operation>

<operation id="228" st_id="25" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="5">
<![CDATA[
:160  %SBUS_data_load_24 = load i8* %SBUS_data_addr_24, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_24"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="229" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="8">
<![CDATA[
:150  %tmp_4_21 = zext i8 %SBUS_data_load_22 to i32

]]></Node>
<StgValue><ssdm name="tmp_4_21"/></StgValue>
</operation>

<operation id="230" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:151  %norm_out_addr_23 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="norm_out_addr_23"/></StgValue>
</operation>

<operation id="231" st_id="26" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:152  store i32 %tmp_4_21, i32* %norm_out_addr_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="26" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="5">
<![CDATA[
:160  %SBUS_data_load_24 = load i8* %SBUS_data_addr_24, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_24"/></StgValue>
</operation>

<operation id="233" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:161  store i8 %SBUS_data_load_24, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 24), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:177  %tmp_6 = icmp eq i8 %SBUS_data_load_24, 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="235" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:178  %or_cond = and i1 %tmp_2, %tmp_6

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="236" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:3  %tmp_i = zext i8 %SBUS_data_load_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="237" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:4  %lookuptable_addr = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i

]]></Node>
<StgValue><ssdm name="lookuptable_addr"/></StgValue>
</operation>

<operation id="238" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:5  %reverse_num = load i8* %lookuptable_addr, align 1

]]></Node>
<StgValue><ssdm name="reverse_num"/></StgValue>
</operation>

<operation id="239" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:95  %reverse_out_addr = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="reverse_out_addr"/></StgValue>
</operation>

<operation id="240" st_id="26" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.preheader.preheader:96  store i32 15, i32* %reverse_out_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:244  %tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBUS_data_load_23, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="242" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.preheader.preheader:245  %tmp_95_cast_cast_cas = select i1 %tmp_65, i11 -1, i11 0

]]></Node>
<StgValue><ssdm name="tmp_95_cast_cast_cas"/></StgValue>
</operation>

<operation id="243" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:246  store i11 %tmp_95_cast_cast_cas, i11* @channels_16, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="244" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="8">
<![CDATA[
:156  %tmp_4_22 = zext i8 %SBUS_data_load_23 to i32

]]></Node>
<StgValue><ssdm name="tmp_4_22"/></StgValue>
</operation>

<operation id="245" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:157  %norm_out_addr_24 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="norm_out_addr_24"/></StgValue>
</operation>

<operation id="246" st_id="27" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:158  store i32 %tmp_4_22, i32* %norm_out_addr_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8">
<![CDATA[
:176  %errors_load = load i8* @errors, align 1

]]></Node>
<StgValue><ssdm name="errors_load"/></StgValue>
</operation>

<operation id="248" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:5  %reverse_num = load i8* %lookuptable_addr, align 1

]]></Node>
<StgValue><ssdm name="reverse_num"/></StgValue>
</operation>

<operation id="249" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:6  store i8 %reverse_num, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 1), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:7  %tmp_i1 = zext i8 %SBUS_data_load_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="251" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:8  %lookuptable_addr_1 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i1

]]></Node>
<StgValue><ssdm name="lookuptable_addr_1"/></StgValue>
</operation>

<operation id="252" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:9  %reverse_num_1 = load i8* %lookuptable_addr_1, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_1"/></StgValue>
</operation>

<operation id="253" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:166  %reverse_out_addr_24 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="reverse_out_addr_24"/></StgValue>
</operation>

<operation id="254" st_id="27" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.preheader.preheader:167  store i32 0, i32* %reverse_out_addr_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge5:0  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="11" op_0_bw="11">
<![CDATA[
:65  %channels_16_load = load i11* @channels_16, align 2

]]></Node>
<StgValue><ssdm name="channels_16_load"/></StgValue>
</operation>

<operation id="257" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="11">
<![CDATA[
:66  %tmp_113_15 = zext i11 %channels_16_load to i32

]]></Node>
<StgValue><ssdm name="tmp_113_15"/></StgValue>
</operation>

<operation id="258" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %channel_data_addr_16 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="channel_data_addr_16"/></StgValue>
</operation>

<operation id="259" st_id="27" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:68  store i32 %tmp_113_15, i32* %channel_data_addr_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="260" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([30 x i8]* %SBUS_data) nounwind, !map !20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %norm_out) nounwind, !map !26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %reverse_out) nounwind, !map !32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %channel_data) nounwind, !map !36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @RC_RECEIVER_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecMemCore([30 x i8]* %SBUS_data, [1 x i8]* @p_str, [14 x i8]* @RAM_1P_LUTRAM_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface([30 x i8]* %SBUS_data, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %norm_out, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4096, [10 x i8]* @p_str4, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecMemCore([4096 x i32]* %norm_out, [1 x i8]* @p_str, [12 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %reverse_out, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4096, [9 x i8]* @p_str6, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecMemCore([4096 x i32]* %reverse_out, [1 x i8]* @p_str, [12 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %channel_data, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4096, [10 x i8]* @p_str7, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecMemCore([4096 x i32]* %channel_data, [1 x i8]* @p_str, [12 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="8">
<![CDATA[
:162  %tmp_4_23 = zext i8 %SBUS_data_load_24 to i32

]]></Node>
<StgValue><ssdm name="tmp_4_23"/></StgValue>
</operation>

<operation id="276" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:163  %norm_out_addr_25 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="norm_out_addr_25"/></StgValue>
</operation>

<operation id="277" st_id="28" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:164  store i32 %tmp_4_23, i32* %norm_out_addr_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:179  br i1 %or_cond, label %.preheader.preheader, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:1  %tmp_7 = add i8 %errors_load, 1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="280" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:2  store i8 %tmp_7, i8* @errors, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:3  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:9  %reverse_num_1 = load i8* %lookuptable_addr_1, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_1"/></StgValue>
</operation>

<operation id="283" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:10  store i8 %reverse_num_1, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 2), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:11  %tmp_i2 = zext i8 %SBUS_data_load_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="285" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:12  %lookuptable_addr_2 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i2

]]></Node>
<StgValue><ssdm name="lookuptable_addr_2"/></StgValue>
</operation>

<operation id="286" st_id="28" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:13  %reverse_num_2 = load i8* %lookuptable_addr_2, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_2"/></StgValue>
</operation>

<operation id="287" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="3" op_0_bw="8">
<![CDATA[
.preheader.preheader:168  %tmp_3 = trunc i8 %reverse_num_1 to i3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="288" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
.preheader.preheader:169  %tmp_8 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %tmp_3, i8 %reverse_num)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="289" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:170  store i11 %tmp_8, i11* @channels_0, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:171  %tmp_5 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %reverse_num_1, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="291" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %errors_loc = phi i8 [ %errors_load, %._crit_edge5 ], [ %tmp_7, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="errors_loc"/></StgValue>
</operation>

<operation id="292" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="8">
<![CDATA[
:73  %tmp_70 = zext i8 %errors_loc to i32

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="293" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %reverse_out_addr_25 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="reverse_out_addr_25"/></StgValue>
</operation>

<operation id="294" st_id="28" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:75  store i32 %tmp_70, i32* %reverse_out_addr_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="295" st_id="29" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge:0  store i32 1, i32* %norm_out_addr_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="29" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.preheader.preheader:0  store i32 69, i32* %norm_out_addr_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="29" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:13  %reverse_num_2 = load i8* %lookuptable_addr_2, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_2"/></StgValue>
</operation>

<operation id="298" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:14  store i8 %reverse_num_2, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 3), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:15  %tmp_i3 = zext i8 %SBUS_data_load_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="300" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:16  %lookuptable_addr_3 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i3

]]></Node>
<StgValue><ssdm name="lookuptable_addr_3"/></StgValue>
</operation>

<operation id="301" st_id="29" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:17  %reverse_num_3 = load i8* %lookuptable_addr_3, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_3"/></StgValue>
</operation>

<operation id="302" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:97  %tmp_109_1 = zext i8 %reverse_num to i32

]]></Node>
<StgValue><ssdm name="tmp_109_1"/></StgValue>
</operation>

<operation id="303" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:98  %reverse_out_addr_1 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="reverse_out_addr_1"/></StgValue>
</operation>

<operation id="304" st_id="29" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.preheader.preheader:99  store i32 %tmp_109_1, i32* %reverse_out_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="6" op_0_bw="8">
<![CDATA[
.preheader.preheader:172  %tmp_9 = trunc i8 %reverse_num_2 to i6

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="306" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.preheader.preheader:173  %tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_9, i5 %tmp_5)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="307" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:174  store i11 %tmp_s, i11* @channels_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:175  %tmp_10 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %reverse_num_2, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="309" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="11" op_0_bw="11">
<![CDATA[
:1  %channels_0_load = load i11* @channels_0, align 2

]]></Node>
<StgValue><ssdm name="channels_0_load"/></StgValue>
</operation>

<operation id="310" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="11">
<![CDATA[
:2  %tmp_69 = zext i11 %channels_0_load to i32

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="311" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %channel_data_addr = getelementptr [4096 x i32]* %channel_data, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="channel_data_addr"/></StgValue>
</operation>

<operation id="312" st_id="29" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:4  store i32 %tmp_69, i32* %channel_data_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="313" st_id="30" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.preheader.preheader:1  store i32 %tmp, i32* %norm_out_addr_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="30" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:17  %reverse_num_3 = load i8* %lookuptable_addr_3, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_3"/></StgValue>
</operation>

<operation id="315" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:18  store i8 %reverse_num_3, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 4), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:19  %tmp_i4 = zext i8 %SBUS_data_load_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>

<operation id="317" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:20  %lookuptable_addr_4 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i4

]]></Node>
<StgValue><ssdm name="lookuptable_addr_4"/></StgValue>
</operation>

<operation id="318" st_id="30" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:21  %reverse_num_4 = load i8* %lookuptable_addr_4, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_4"/></StgValue>
</operation>

<operation id="319" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:100  %tmp_109_2 = zext i8 %reverse_num_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_109_2"/></StgValue>
</operation>

<operation id="320" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:101  %reverse_out_addr_2 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="reverse_out_addr_2"/></StgValue>
</operation>

<operation id="321" st_id="30" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.preheader.preheader:102  store i32 %tmp_109_2, i32* %reverse_out_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="11" op_0_bw="11">
<![CDATA[
:5  %channels_1_load = load i11* @channels_1, align 2

]]></Node>
<StgValue><ssdm name="channels_1_load"/></StgValue>
</operation>

<operation id="323" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="11">
<![CDATA[
:6  %tmp_113_1 = zext i11 %channels_1_load to i32

]]></Node>
<StgValue><ssdm name="tmp_113_1"/></StgValue>
</operation>

<operation id="324" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %channel_data_addr_1 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="channel_data_addr_1"/></StgValue>
</operation>

<operation id="325" st_id="30" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:8  store i32 %tmp_113_1, i32* %channel_data_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="326" st_id="31" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.preheader.preheader:2  store i32 %tmp_1, i32* %norm_out_addr_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="31" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:21  %reverse_num_4 = load i8* %lookuptable_addr_4, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_4"/></StgValue>
</operation>

<operation id="328" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:22  store i8 %reverse_num_4, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 5), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="329" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:23  %tmp_i5 = zext i8 %SBUS_data_load_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>

<operation id="330" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:24  %lookuptable_addr_5 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i5

]]></Node>
<StgValue><ssdm name="lookuptable_addr_5"/></StgValue>
</operation>

<operation id="331" st_id="31" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:25  %reverse_num_5 = load i8* %lookuptable_addr_5, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_5"/></StgValue>
</operation>

<operation id="332" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:103  %tmp_109_3 = zext i8 %reverse_num_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_109_3"/></StgValue>
</operation>

<operation id="333" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:104  %reverse_out_addr_3 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="reverse_out_addr_3"/></StgValue>
</operation>

<operation id="334" st_id="31" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.preheader.preheader:105  store i32 %tmp_109_3, i32* %reverse_out_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:176  %tmp_11 = zext i2 %tmp_10 to i8

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="336" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader.preheader:177  %tmp_12 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %reverse_num_3, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="337" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="8">
<![CDATA[
.preheader.preheader:178  %tmp_13 = trunc i8 %reverse_num_4 to i1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="338" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="8">
<![CDATA[
.preheader.preheader:179  %tmp_14 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 0, i8 %tmp_11)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="339" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:180  %tmp_15 = or i10 %tmp_14, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="340" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="10">
<![CDATA[
.preheader.preheader:181  %tmp_16 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 %tmp_13, i10 %tmp_15)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="341" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:182  store i11 %tmp_16, i11* @channels_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:183  %tmp_17 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %reverse_num_4, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="343" st_id="32" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:25  %reverse_num_5 = load i8* %lookuptable_addr_5, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_5"/></StgValue>
</operation>

<operation id="344" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:26  store i8 %reverse_num_5, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 6), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:27  %tmp_i6 = zext i8 %SBUS_data_load_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>

<operation id="346" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:28  %lookuptable_addr_6 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i6

]]></Node>
<StgValue><ssdm name="lookuptable_addr_6"/></StgValue>
</operation>

<operation id="347" st_id="32" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:29  %reverse_num_6 = load i8* %lookuptable_addr_6, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_6"/></StgValue>
</operation>

<operation id="348" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:106  %tmp_109_4 = zext i8 %reverse_num_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_109_4"/></StgValue>
</operation>

<operation id="349" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:107  %reverse_out_addr_4 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="reverse_out_addr_4"/></StgValue>
</operation>

<operation id="350" st_id="32" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.preheader.preheader:108  store i32 %tmp_109_4, i32* %reverse_out_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="4" op_0_bw="8">
<![CDATA[
.preheader.preheader:184  %tmp_18 = trunc i8 %reverse_num_5 to i4

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="352" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
.preheader.preheader:185  %tmp_19 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp_18, i7 %tmp_17)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="353" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:186  store i11 %tmp_19, i11* @channels_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:187  %tmp_20 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %reverse_num_5, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="355" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="11" op_0_bw="11">
<![CDATA[
:9  %channels_2_load = load i11* @channels_2, align 2

]]></Node>
<StgValue><ssdm name="channels_2_load"/></StgValue>
</operation>

<operation id="356" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="11">
<![CDATA[
:10  %tmp_113_2 = zext i11 %channels_2_load to i32

]]></Node>
<StgValue><ssdm name="tmp_113_2"/></StgValue>
</operation>

<operation id="357" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %channel_data_addr_2 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="channel_data_addr_2"/></StgValue>
</operation>

<operation id="358" st_id="32" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:12  store i32 %tmp_113_2, i32* %channel_data_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="359" st_id="33" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:29  %reverse_num_6 = load i8* %lookuptable_addr_6, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_6"/></StgValue>
</operation>

<operation id="360" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:30  store i8 %reverse_num_6, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 7), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="361" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:31  %tmp_i7 = zext i8 %SBUS_data_load_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_i7"/></StgValue>
</operation>

<operation id="362" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:32  %lookuptable_addr_7 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i7

]]></Node>
<StgValue><ssdm name="lookuptable_addr_7"/></StgValue>
</operation>

<operation id="363" st_id="33" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:33  %reverse_num_7 = load i8* %lookuptable_addr_7, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_7"/></StgValue>
</operation>

<operation id="364" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:109  %tmp_109_5 = zext i8 %reverse_num_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_109_5"/></StgValue>
</operation>

<operation id="365" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:110  %reverse_out_addr_5 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="reverse_out_addr_5"/></StgValue>
</operation>

<operation id="366" st_id="33" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.preheader.preheader:111  store i32 %tmp_109_5, i32* %reverse_out_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="367" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="7" op_0_bw="8">
<![CDATA[
.preheader.preheader:188  %tmp_21 = trunc i8 %reverse_num_6 to i7

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="368" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
.preheader.preheader:189  %tmp_22 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_21, i4 %tmp_20)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="369" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:190  store i11 %tmp_22, i11* @channels_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:191  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %reverse_num_6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="371" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="11" op_0_bw="11">
<![CDATA[
:13  %channels_3_load = load i11* @channels_3, align 2

]]></Node>
<StgValue><ssdm name="channels_3_load"/></StgValue>
</operation>

<operation id="372" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="11">
<![CDATA[
:14  %tmp_113_3 = zext i11 %channels_3_load to i32

]]></Node>
<StgValue><ssdm name="tmp_113_3"/></StgValue>
</operation>

<operation id="373" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %channel_data_addr_3 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="channel_data_addr_3"/></StgValue>
</operation>

<operation id="374" st_id="33" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:16  store i32 %tmp_113_3, i32* %channel_data_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="375" st_id="34" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:33  %reverse_num_7 = load i8* %lookuptable_addr_7, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_7"/></StgValue>
</operation>

<operation id="376" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:34  store i8 %reverse_num_7, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 8), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="377" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:35  %tmp_i8 = zext i8 %SBUS_data_load_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_i8"/></StgValue>
</operation>

<operation id="378" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:36  %lookuptable_addr_8 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i8

]]></Node>
<StgValue><ssdm name="lookuptable_addr_8"/></StgValue>
</operation>

<operation id="379" st_id="34" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:37  %reverse_num_8 = load i8* %lookuptable_addr_8, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_8"/></StgValue>
</operation>

<operation id="380" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:112  %tmp_109_6 = zext i8 %reverse_num_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_109_6"/></StgValue>
</operation>

<operation id="381" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:113  %reverse_out_addr_6 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="reverse_out_addr_6"/></StgValue>
</operation>

<operation id="382" st_id="34" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.preheader.preheader:114  store i32 %tmp_109_6, i32* %reverse_out_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="11" op_0_bw="11">
<![CDATA[
:17  %channels_4_load = load i11* @channels_4, align 2

]]></Node>
<StgValue><ssdm name="channels_4_load"/></StgValue>
</operation>

<operation id="384" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="11">
<![CDATA[
:18  %tmp_113_4 = zext i11 %channels_4_load to i32

]]></Node>
<StgValue><ssdm name="tmp_113_4"/></StgValue>
</operation>

<operation id="385" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %channel_data_addr_4 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="channel_data_addr_4"/></StgValue>
</operation>

<operation id="386" st_id="34" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:20  store i32 %tmp_113_4, i32* %channel_data_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="387" st_id="35" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:37  %reverse_num_8 = load i8* %lookuptable_addr_8, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_8"/></StgValue>
</operation>

<operation id="388" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:38  store i8 %reverse_num_8, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 9), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="389" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:39  %tmp_i9 = zext i8 %SBUS_data_load_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_i9"/></StgValue>
</operation>

<operation id="390" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:40  %lookuptable_addr_9 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i9

]]></Node>
<StgValue><ssdm name="lookuptable_addr_9"/></StgValue>
</operation>

<operation id="391" st_id="35" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:41  %reverse_num_9 = load i8* %lookuptable_addr_9, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_9"/></StgValue>
</operation>

<operation id="392" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:115  %tmp_109_7 = zext i8 %reverse_num_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_109_7"/></StgValue>
</operation>

<operation id="393" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:116  %reverse_out_addr_7 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="reverse_out_addr_7"/></StgValue>
</operation>

<operation id="394" st_id="35" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.preheader.preheader:117  store i32 %tmp_109_7, i32* %reverse_out_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="395" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="1">
<![CDATA[
.preheader.preheader:192  %tmp_24 = zext i1 %tmp_23 to i8

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="396" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.preheader:193  %tmp_25 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %reverse_num_7, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="397" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="2" op_0_bw="8">
<![CDATA[
.preheader.preheader:194  %tmp_26 = trunc i8 %reverse_num_8 to i2

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="398" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
.preheader.preheader:195  %tmp_27 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %tmp_24)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="399" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:196  %tmp_28 = or i9 %tmp_27, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="400" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
.preheader.preheader:197  %tmp_29 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 %tmp_26, i9 %tmp_28)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="401" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:198  store i11 %tmp_29, i11* @channels_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:199  %tmp_30 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %reverse_num_8, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="403" st_id="36" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:41  %reverse_num_9 = load i8* %lookuptable_addr_9, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_9"/></StgValue>
</operation>

<operation id="404" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:42  store i8 %reverse_num_9, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 10), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:43  %tmp_i10 = zext i8 %SBUS_data_load_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_i10"/></StgValue>
</operation>

<operation id="406" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:44  %lookuptable_addr_10 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i10

]]></Node>
<StgValue><ssdm name="lookuptable_addr_10"/></StgValue>
</operation>

<operation id="407" st_id="36" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:45  %reverse_num_10 = load i8* %lookuptable_addr_10, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_10"/></StgValue>
</operation>

<operation id="408" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:118  %tmp_109_8 = zext i8 %reverse_num_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_109_8"/></StgValue>
</operation>

<operation id="409" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:119  %reverse_out_addr_8 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="reverse_out_addr_8"/></StgValue>
</operation>

<operation id="410" st_id="36" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.preheader.preheader:120  store i32 %tmp_109_8, i32* %reverse_out_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="5" op_0_bw="8">
<![CDATA[
.preheader.preheader:200  %tmp_31 = trunc i8 %reverse_num_9 to i5

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="412" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
.preheader.preheader:201  %tmp_32 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 %tmp_31, i6 %tmp_30)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="413" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:202  store i11 %tmp_32, i11* @channels_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:203  %tmp_33 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %reverse_num_9, i32 5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="415" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="11" op_0_bw="11">
<![CDATA[
:21  %channels_5_load = load i11* @channels_5, align 2

]]></Node>
<StgValue><ssdm name="channels_5_load"/></StgValue>
</operation>

<operation id="416" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="11">
<![CDATA[
:22  %tmp_113_5 = zext i11 %channels_5_load to i32

]]></Node>
<StgValue><ssdm name="tmp_113_5"/></StgValue>
</operation>

<operation id="417" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %channel_data_addr_5 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="channel_data_addr_5"/></StgValue>
</operation>

<operation id="418" st_id="36" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:24  store i32 %tmp_113_5, i32* %channel_data_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="419" st_id="37" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:45  %reverse_num_10 = load i8* %lookuptable_addr_10, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_10"/></StgValue>
</operation>

<operation id="420" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:46  store i8 %reverse_num_10, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 11), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:47  %tmp_i11 = zext i8 %SBUS_data_load_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_i11"/></StgValue>
</operation>

<operation id="422" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:48  %lookuptable_addr_11 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i11

]]></Node>
<StgValue><ssdm name="lookuptable_addr_11"/></StgValue>
</operation>

<operation id="423" st_id="37" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:49  %reverse_num_11 = load i8* %lookuptable_addr_11, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_11"/></StgValue>
</operation>

<operation id="424" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:121  %tmp_109_9 = zext i8 %reverse_num_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_109_9"/></StgValue>
</operation>

<operation id="425" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:122  %reverse_out_addr_9 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="reverse_out_addr_9"/></StgValue>
</operation>

<operation id="426" st_id="37" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.preheader.preheader:123  store i32 %tmp_109_9, i32* %reverse_out_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="427" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader.preheader:204  %tmp_34 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %reverse_num_10, i3 %tmp_33)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="428" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:205  store i11 %tmp_34, i11* @channels_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="11" op_0_bw="11">
<![CDATA[
:25  %channels_6_load = load i11* @channels_6, align 2

]]></Node>
<StgValue><ssdm name="channels_6_load"/></StgValue>
</operation>

<operation id="430" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="11">
<![CDATA[
:26  %tmp_113_6 = zext i11 %channels_6_load to i32

]]></Node>
<StgValue><ssdm name="tmp_113_6"/></StgValue>
</operation>

<operation id="431" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %channel_data_addr_6 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="channel_data_addr_6"/></StgValue>
</operation>

<operation id="432" st_id="37" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:28  store i32 %tmp_113_6, i32* %channel_data_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="433" st_id="38" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:49  %reverse_num_11 = load i8* %lookuptable_addr_11, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_11"/></StgValue>
</operation>

<operation id="434" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:50  store i8 %reverse_num_11, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 12), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:51  %tmp_i12 = zext i8 %SBUS_data_load_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_i12"/></StgValue>
</operation>

<operation id="436" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:52  %lookuptable_addr_12 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i12

]]></Node>
<StgValue><ssdm name="lookuptable_addr_12"/></StgValue>
</operation>

<operation id="437" st_id="38" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:53  %reverse_num_12 = load i8* %lookuptable_addr_12, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_12"/></StgValue>
</operation>

<operation id="438" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:124  %tmp_109_s = zext i8 %reverse_num_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_109_s"/></StgValue>
</operation>

<operation id="439" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:125  %reverse_out_addr_10 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="reverse_out_addr_10"/></StgValue>
</operation>

<operation id="440" st_id="38" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.preheader.preheader:126  store i32 %tmp_109_s, i32* %reverse_out_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="11" op_0_bw="11">
<![CDATA[
:29  %channels_7_load = load i11* @channels_7, align 2

]]></Node>
<StgValue><ssdm name="channels_7_load"/></StgValue>
</operation>

<operation id="442" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="11">
<![CDATA[
:30  %tmp_113_7 = zext i11 %channels_7_load to i32

]]></Node>
<StgValue><ssdm name="tmp_113_7"/></StgValue>
</operation>

<operation id="443" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %channel_data_addr_7 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="channel_data_addr_7"/></StgValue>
</operation>

<operation id="444" st_id="38" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:32  store i32 %tmp_113_7, i32* %channel_data_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="445" st_id="39" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:53  %reverse_num_12 = load i8* %lookuptable_addr_12, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_12"/></StgValue>
</operation>

<operation id="446" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:54  store i8 %reverse_num_12, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 13), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:55  %tmp_i13 = zext i8 %SBUS_data_load_14 to i64

]]></Node>
<StgValue><ssdm name="tmp_i13"/></StgValue>
</operation>

<operation id="448" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:56  %lookuptable_addr_13 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i13

]]></Node>
<StgValue><ssdm name="lookuptable_addr_13"/></StgValue>
</operation>

<operation id="449" st_id="39" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:57  %reverse_num_13 = load i8* %lookuptable_addr_13, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_13"/></StgValue>
</operation>

<operation id="450" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:127  %tmp_109_10 = zext i8 %reverse_num_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_109_10"/></StgValue>
</operation>

<operation id="451" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:128  %reverse_out_addr_11 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="reverse_out_addr_11"/></StgValue>
</operation>

<operation id="452" st_id="39" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.preheader.preheader:129  store i32 %tmp_109_10, i32* %reverse_out_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="3" op_0_bw="8">
<![CDATA[
.preheader.preheader:206  %tmp_35 = trunc i8 %reverse_num_12 to i3

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="454" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
.preheader.preheader:207  %tmp_36 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %tmp_35, i8 %reverse_num_11)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="455" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:208  store i11 %tmp_36, i11* @channels_8, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:209  %tmp_37 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %reverse_num_12, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="457" st_id="40" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:57  %reverse_num_13 = load i8* %lookuptable_addr_13, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_13"/></StgValue>
</operation>

<operation id="458" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:58  store i8 %reverse_num_13, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 14), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:59  %tmp_i14 = zext i8 %SBUS_data_load_15 to i64

]]></Node>
<StgValue><ssdm name="tmp_i14"/></StgValue>
</operation>

<operation id="460" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:60  %lookuptable_addr_14 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i14

]]></Node>
<StgValue><ssdm name="lookuptable_addr_14"/></StgValue>
</operation>

<operation id="461" st_id="40" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:61  %reverse_num_14 = load i8* %lookuptable_addr_14, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_14"/></StgValue>
</operation>

<operation id="462" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:130  %tmp_109_11 = zext i8 %reverse_num_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_109_11"/></StgValue>
</operation>

<operation id="463" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:131  %reverse_out_addr_12 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="reverse_out_addr_12"/></StgValue>
</operation>

<operation id="464" st_id="40" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.preheader.preheader:132  store i32 %tmp_109_11, i32* %reverse_out_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="465" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="6" op_0_bw="8">
<![CDATA[
.preheader.preheader:210  %tmp_38 = trunc i8 %reverse_num_13 to i6

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="466" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.preheader.preheader:211  %tmp_39 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_38, i5 %tmp_37)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="467" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:212  store i11 %tmp_39, i11* @channels_9, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="468" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:213  %tmp_40 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %reverse_num_13, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="469" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="11" op_0_bw="11">
<![CDATA[
:33  %channels_8_load = load i11* @channels_8, align 2

]]></Node>
<StgValue><ssdm name="channels_8_load"/></StgValue>
</operation>

<operation id="470" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="11">
<![CDATA[
:34  %tmp_113_8 = zext i11 %channels_8_load to i32

]]></Node>
<StgValue><ssdm name="tmp_113_8"/></StgValue>
</operation>

<operation id="471" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %channel_data_addr_8 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="channel_data_addr_8"/></StgValue>
</operation>

<operation id="472" st_id="40" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:36  store i32 %tmp_113_8, i32* %channel_data_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="473" st_id="41" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:61  %reverse_num_14 = load i8* %lookuptable_addr_14, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_14"/></StgValue>
</operation>

<operation id="474" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:62  store i8 %reverse_num_14, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 15), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="475" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:63  %tmp_i15 = zext i8 %SBUS_data_load_16 to i64

]]></Node>
<StgValue><ssdm name="tmp_i15"/></StgValue>
</operation>

<operation id="476" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:64  %lookuptable_addr_15 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i15

]]></Node>
<StgValue><ssdm name="lookuptable_addr_15"/></StgValue>
</operation>

<operation id="477" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:65  %reverse_num_15 = load i8* %lookuptable_addr_15, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_15"/></StgValue>
</operation>

<operation id="478" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:133  %tmp_109_12 = zext i8 %reverse_num_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_109_12"/></StgValue>
</operation>

<operation id="479" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:134  %reverse_out_addr_13 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="reverse_out_addr_13"/></StgValue>
</operation>

<operation id="480" st_id="41" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.preheader.preheader:135  store i32 %tmp_109_12, i32* %reverse_out_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="481" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="11" op_0_bw="11">
<![CDATA[
:37  %channels_9_load = load i11* @channels_9, align 2

]]></Node>
<StgValue><ssdm name="channels_9_load"/></StgValue>
</operation>

<operation id="482" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="11">
<![CDATA[
:38  %tmp_113_9 = zext i11 %channels_9_load to i32

]]></Node>
<StgValue><ssdm name="tmp_113_9"/></StgValue>
</operation>

<operation id="483" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %channel_data_addr_9 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="channel_data_addr_9"/></StgValue>
</operation>

<operation id="484" st_id="41" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:40  store i32 %tmp_113_9, i32* %channel_data_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="485" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:65  %reverse_num_15 = load i8* %lookuptable_addr_15, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_15"/></StgValue>
</operation>

<operation id="486" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:66  store i8 %reverse_num_15, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 16), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:67  %tmp_i16 = zext i8 %SBUS_data_load_17 to i64

]]></Node>
<StgValue><ssdm name="tmp_i16"/></StgValue>
</operation>

<operation id="488" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:68  %lookuptable_addr_16 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i16

]]></Node>
<StgValue><ssdm name="lookuptable_addr_16"/></StgValue>
</operation>

<operation id="489" st_id="42" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:69  %reverse_num_16 = load i8* %lookuptable_addr_16, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_16"/></StgValue>
</operation>

<operation id="490" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:136  %tmp_109_13 = zext i8 %reverse_num_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_109_13"/></StgValue>
</operation>

<operation id="491" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:137  %reverse_out_addr_14 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="reverse_out_addr_14"/></StgValue>
</operation>

<operation id="492" st_id="42" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.preheader.preheader:138  store i32 %tmp_109_13, i32* %reverse_out_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="493" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:214  %tmp_41 = zext i2 %tmp_40 to i8

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="494" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader.preheader:215  %tmp_42 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %reverse_num_14, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="495" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="8">
<![CDATA[
.preheader.preheader:216  %tmp_43 = trunc i8 %reverse_num_15 to i1

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="496" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="8">
<![CDATA[
.preheader.preheader:217  %tmp_44 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 0, i8 %tmp_41)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="497" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:218  %tmp_45 = or i10 %tmp_44, %tmp_42

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="498" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="10">
<![CDATA[
.preheader.preheader:219  %tmp_46 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 %tmp_43, i10 %tmp_45)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="499" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:220  store i11 %tmp_46, i11* @channels_10, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="500" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:221  %tmp_47 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %reverse_num_15, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="501" st_id="43" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:69  %reverse_num_16 = load i8* %lookuptable_addr_16, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_16"/></StgValue>
</operation>

<operation id="502" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:70  store i8 %reverse_num_16, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 17), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="503" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:71  %tmp_i17 = zext i8 %SBUS_data_load_18 to i64

]]></Node>
<StgValue><ssdm name="tmp_i17"/></StgValue>
</operation>

<operation id="504" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:72  %lookuptable_addr_17 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i17

]]></Node>
<StgValue><ssdm name="lookuptable_addr_17"/></StgValue>
</operation>

<operation id="505" st_id="43" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:73  %reverse_num_17 = load i8* %lookuptable_addr_17, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_17"/></StgValue>
</operation>

<operation id="506" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:139  %tmp_109_14 = zext i8 %reverse_num_14 to i32

]]></Node>
<StgValue><ssdm name="tmp_109_14"/></StgValue>
</operation>

<operation id="507" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:140  %reverse_out_addr_15 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="reverse_out_addr_15"/></StgValue>
</operation>

<operation id="508" st_id="43" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.preheader.preheader:141  store i32 %tmp_109_14, i32* %reverse_out_addr_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="509" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="4" op_0_bw="8">
<![CDATA[
.preheader.preheader:222  %tmp_48 = trunc i8 %reverse_num_16 to i4

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="510" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
.preheader.preheader:223  %tmp_49 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp_48, i7 %tmp_47)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="511" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:224  store i11 %tmp_49, i11* @channels_11, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="512" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:225  %tmp_50 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %reverse_num_16, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="513" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="11" op_0_bw="11">
<![CDATA[
:41  %channels_10_load = load i11* @channels_10, align 2

]]></Node>
<StgValue><ssdm name="channels_10_load"/></StgValue>
</operation>

<operation id="514" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="11">
<![CDATA[
:42  %tmp_113_s = zext i11 %channels_10_load to i32

]]></Node>
<StgValue><ssdm name="tmp_113_s"/></StgValue>
</operation>

<operation id="515" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %channel_data_addr_10 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="channel_data_addr_10"/></StgValue>
</operation>

<operation id="516" st_id="43" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:44  store i32 %tmp_113_s, i32* %channel_data_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="517" st_id="44" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:73  %reverse_num_17 = load i8* %lookuptable_addr_17, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_17"/></StgValue>
</operation>

<operation id="518" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:74  store i8 %reverse_num_17, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 18), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="519" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:75  %tmp_i18 = zext i8 %SBUS_data_load_19 to i64

]]></Node>
<StgValue><ssdm name="tmp_i18"/></StgValue>
</operation>

<operation id="520" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:76  %lookuptable_addr_18 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i18

]]></Node>
<StgValue><ssdm name="lookuptable_addr_18"/></StgValue>
</operation>

<operation id="521" st_id="44" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:77  %reverse_num_18 = load i8* %lookuptable_addr_18, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_18"/></StgValue>
</operation>

<operation id="522" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:142  %tmp_109_15 = zext i8 %reverse_num_15 to i32

]]></Node>
<StgValue><ssdm name="tmp_109_15"/></StgValue>
</operation>

<operation id="523" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:143  %reverse_out_addr_16 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="reverse_out_addr_16"/></StgValue>
</operation>

<operation id="524" st_id="44" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.preheader.preheader:144  store i32 %tmp_109_15, i32* %reverse_out_addr_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="525" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="7" op_0_bw="8">
<![CDATA[
.preheader.preheader:226  %tmp_51 = trunc i8 %reverse_num_17 to i7

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="526" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
.preheader.preheader:227  %tmp_52 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_51, i4 %tmp_50)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="527" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:228  store i11 %tmp_52, i11* @channels_12, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="528" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:229  %tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %reverse_num_17, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="529" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="11" op_0_bw="11">
<![CDATA[
:45  %channels_11_load = load i11* @channels_11, align 2

]]></Node>
<StgValue><ssdm name="channels_11_load"/></StgValue>
</operation>

<operation id="530" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="11">
<![CDATA[
:46  %tmp_113_10 = zext i11 %channels_11_load to i32

]]></Node>
<StgValue><ssdm name="tmp_113_10"/></StgValue>
</operation>

<operation id="531" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %channel_data_addr_11 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="channel_data_addr_11"/></StgValue>
</operation>

<operation id="532" st_id="44" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:48  store i32 %tmp_113_10, i32* %channel_data_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="533" st_id="45" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:77  %reverse_num_18 = load i8* %lookuptable_addr_18, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_18"/></StgValue>
</operation>

<operation id="534" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:78  store i8 %reverse_num_18, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 19), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="535" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:79  %tmp_i19 = zext i8 %SBUS_data_load_20 to i64

]]></Node>
<StgValue><ssdm name="tmp_i19"/></StgValue>
</operation>

<operation id="536" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:80  %lookuptable_addr_19 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i19

]]></Node>
<StgValue><ssdm name="lookuptable_addr_19"/></StgValue>
</operation>

<operation id="537" st_id="45" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:81  %reverse_num_19 = load i8* %lookuptable_addr_19, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_19"/></StgValue>
</operation>

<operation id="538" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:145  %tmp_109_16 = zext i8 %reverse_num_16 to i32

]]></Node>
<StgValue><ssdm name="tmp_109_16"/></StgValue>
</operation>

<operation id="539" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:146  %reverse_out_addr_17 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="reverse_out_addr_17"/></StgValue>
</operation>

<operation id="540" st_id="45" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.preheader.preheader:147  store i32 %tmp_109_16, i32* %reverse_out_addr_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="541" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="11" op_0_bw="11">
<![CDATA[
:49  %channels_12_load = load i11* @channels_12, align 2

]]></Node>
<StgValue><ssdm name="channels_12_load"/></StgValue>
</operation>

<operation id="542" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="11">
<![CDATA[
:50  %tmp_113_11 = zext i11 %channels_12_load to i32

]]></Node>
<StgValue><ssdm name="tmp_113_11"/></StgValue>
</operation>

<operation id="543" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %channel_data_addr_12 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="channel_data_addr_12"/></StgValue>
</operation>

<operation id="544" st_id="45" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:52  store i32 %tmp_113_11, i32* %channel_data_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="545" st_id="46" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:81  %reverse_num_19 = load i8* %lookuptable_addr_19, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_19"/></StgValue>
</operation>

<operation id="546" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:82  store i8 %reverse_num_19, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 20), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="547" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:83  %tmp_i20 = zext i8 %SBUS_data_load_21 to i64

]]></Node>
<StgValue><ssdm name="tmp_i20"/></StgValue>
</operation>

<operation id="548" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:84  %lookuptable_addr_20 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i20

]]></Node>
<StgValue><ssdm name="lookuptable_addr_20"/></StgValue>
</operation>

<operation id="549" st_id="46" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:85  %reverse_num_20 = load i8* %lookuptable_addr_20, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_20"/></StgValue>
</operation>

<operation id="550" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:148  %tmp_109_17 = zext i8 %reverse_num_17 to i32

]]></Node>
<StgValue><ssdm name="tmp_109_17"/></StgValue>
</operation>

<operation id="551" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:149  %reverse_out_addr_18 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="reverse_out_addr_18"/></StgValue>
</operation>

<operation id="552" st_id="46" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.preheader.preheader:150  store i32 %tmp_109_17, i32* %reverse_out_addr_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="553" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="1">
<![CDATA[
.preheader.preheader:230  %tmp_54 = zext i1 %tmp_53 to i8

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="554" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.preheader:231  %tmp_55 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %reverse_num_18, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="555" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="2" op_0_bw="8">
<![CDATA[
.preheader.preheader:232  %tmp_56 = trunc i8 %reverse_num_19 to i2

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="556" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
.preheader.preheader:233  %tmp_57 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %tmp_54)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="557" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:234  %tmp_58 = or i9 %tmp_57, %tmp_55

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="558" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
.preheader.preheader:235  %tmp_59 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 %tmp_56, i9 %tmp_58)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="559" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:236  store i11 %tmp_59, i11* @channels_13, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="560" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:237  %tmp_60 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %reverse_num_19, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="561" st_id="47" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:85  %reverse_num_20 = load i8* %lookuptable_addr_20, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_20"/></StgValue>
</operation>

<operation id="562" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:86  store i8 %reverse_num_20, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 21), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="563" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:87  %tmp_i21 = zext i8 %SBUS_data_load_22 to i64

]]></Node>
<StgValue><ssdm name="tmp_i21"/></StgValue>
</operation>

<operation id="564" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:88  %lookuptable_addr_21 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i21

]]></Node>
<StgValue><ssdm name="lookuptable_addr_21"/></StgValue>
</operation>

<operation id="565" st_id="47" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:89  %reverse_num_21 = load i8* %lookuptable_addr_21, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_21"/></StgValue>
</operation>

<operation id="566" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:151  %tmp_109_18 = zext i8 %reverse_num_18 to i32

]]></Node>
<StgValue><ssdm name="tmp_109_18"/></StgValue>
</operation>

<operation id="567" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:152  %reverse_out_addr_19 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="reverse_out_addr_19"/></StgValue>
</operation>

<operation id="568" st_id="47" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.preheader.preheader:153  store i32 %tmp_109_18, i32* %reverse_out_addr_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="569" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="5" op_0_bw="8">
<![CDATA[
.preheader.preheader:238  %tmp_61 = trunc i8 %reverse_num_20 to i5

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="570" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
.preheader.preheader:239  %tmp_62 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 %tmp_61, i6 %tmp_60)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="571" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:240  store i11 %tmp_62, i11* @channels_14, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="572" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:241  %tmp_63 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %reverse_num_20, i32 5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="573" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="11" op_0_bw="11">
<![CDATA[
:53  %channels_13_load = load i11* @channels_13, align 2

]]></Node>
<StgValue><ssdm name="channels_13_load"/></StgValue>
</operation>

<operation id="574" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="11">
<![CDATA[
:54  %tmp_113_12 = zext i11 %channels_13_load to i32

]]></Node>
<StgValue><ssdm name="tmp_113_12"/></StgValue>
</operation>

<operation id="575" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %channel_data_addr_13 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="channel_data_addr_13"/></StgValue>
</operation>

<operation id="576" st_id="47" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:56  store i32 %tmp_113_12, i32* %channel_data_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="577" st_id="48" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:89  %reverse_num_21 = load i8* %lookuptable_addr_21, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_21"/></StgValue>
</operation>

<operation id="578" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:90  store i8 %reverse_num_21, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 22), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="579" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:91  %tmp_i22 = zext i8 %SBUS_data_load_23 to i64

]]></Node>
<StgValue><ssdm name="tmp_i22"/></StgValue>
</operation>

<operation id="580" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:92  %lookuptable_addr_22 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i22

]]></Node>
<StgValue><ssdm name="lookuptable_addr_22"/></StgValue>
</operation>

<operation id="581" st_id="48" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:93  %reverse_num_22 = load i8* %lookuptable_addr_22, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_22"/></StgValue>
</operation>

<operation id="582" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:154  %tmp_109_19 = zext i8 %reverse_num_19 to i32

]]></Node>
<StgValue><ssdm name="tmp_109_19"/></StgValue>
</operation>

<operation id="583" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:155  %reverse_out_addr_20 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="reverse_out_addr_20"/></StgValue>
</operation>

<operation id="584" st_id="48" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.preheader.preheader:156  store i32 %tmp_109_19, i32* %reverse_out_addr_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="585" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader.preheader:242  %tmp_64 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %reverse_num_21, i3 %tmp_63)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="586" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:243  store i11 %tmp_64, i11* @channels_15, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="587" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="11" op_0_bw="11">
<![CDATA[
:57  %channels_14_load = load i11* @channels_14, align 2

]]></Node>
<StgValue><ssdm name="channels_14_load"/></StgValue>
</operation>

<operation id="588" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="11">
<![CDATA[
:58  %tmp_113_13 = zext i11 %channels_14_load to i32

]]></Node>
<StgValue><ssdm name="tmp_113_13"/></StgValue>
</operation>

<operation id="589" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %channel_data_addr_14 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="channel_data_addr_14"/></StgValue>
</operation>

<operation id="590" st_id="48" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:60  store i32 %tmp_113_13, i32* %channel_data_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="591" st_id="49" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:93  %reverse_num_22 = load i8* %lookuptable_addr_22, align 1

]]></Node>
<StgValue><ssdm name="reverse_num_22"/></StgValue>
</operation>

<operation id="592" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:94  store i8 %reverse_num_22, i8* getelementptr inbounds ([25 x i8]* @buffer_r, i64 0, i64 23), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="593" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:157  %tmp_109_20 = zext i8 %reverse_num_20 to i32

]]></Node>
<StgValue><ssdm name="tmp_109_20"/></StgValue>
</operation>

<operation id="594" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:158  %reverse_out_addr_21 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="reverse_out_addr_21"/></StgValue>
</operation>

<operation id="595" st_id="49" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.preheader.preheader:159  store i32 %tmp_109_20, i32* %reverse_out_addr_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="596" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:247  %tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %reverse_num_22, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="597" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.preheader.preheader:248  %tmp_98_cast_cast_cas = select i1 %tmp_66, i11 -1, i11 0

]]></Node>
<StgValue><ssdm name="tmp_98_cast_cast_cas"/></StgValue>
</operation>

<operation id="598" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:249  store i11 %tmp_98_cast_cast_cas, i11* @channels_17, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="599" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:250  %tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %reverse_num_22, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="600" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="11" op_0_bw="11">
<![CDATA[
:61  %channels_15_load = load i11* @channels_15, align 2

]]></Node>
<StgValue><ssdm name="channels_15_load"/></StgValue>
</operation>

<operation id="601" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="11">
<![CDATA[
:62  %tmp_113_14 = zext i11 %channels_15_load to i32

]]></Node>
<StgValue><ssdm name="tmp_113_14"/></StgValue>
</operation>

<operation id="602" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %channel_data_addr_15 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="channel_data_addr_15"/></StgValue>
</operation>

<operation id="603" st_id="49" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:64  store i32 %tmp_113_14, i32* %channel_data_addr_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="604" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:160  %tmp_109_21 = zext i8 %reverse_num_21 to i32

]]></Node>
<StgValue><ssdm name="tmp_109_21"/></StgValue>
</operation>

<operation id="605" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:161  %reverse_out_addr_22 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="reverse_out_addr_22"/></StgValue>
</operation>

<operation id="606" st_id="50" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.preheader.preheader:162  store i32 %tmp_109_21, i32* %reverse_out_addr_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="607" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="11" op_0_bw="11">
<![CDATA[
:69  %channels_17_load = load i11* @channels_17, align 2

]]></Node>
<StgValue><ssdm name="channels_17_load"/></StgValue>
</operation>

<operation id="608" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="11">
<![CDATA[
:70  %tmp_113_16 = zext i11 %channels_17_load to i32

]]></Node>
<StgValue><ssdm name="tmp_113_16"/></StgValue>
</operation>

<operation id="609" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71  %channel_data_addr_17 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="channel_data_addr_17"/></StgValue>
</operation>

<operation id="610" st_id="50" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:72  store i32 %tmp_113_16, i32* %channel_data_addr_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="611" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader:163  %tmp_109_22 = zext i8 %reverse_num_22 to i32

]]></Node>
<StgValue><ssdm name="tmp_109_22"/></StgValue>
</operation>

<operation id="612" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:164  %reverse_out_addr_23 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="reverse_out_addr_23"/></StgValue>
</operation>

<operation id="613" st_id="51" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.preheader.preheader:165  store i32 %tmp_109_22, i32* %reverse_out_addr_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="614" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:251  br i1 %tmp_67, label %1, label %._crit_edge5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="615" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32">
<![CDATA[
:0  %lost_load = load i32* @lost, align 4

]]></Node>
<StgValue><ssdm name="lost_load"/></StgValue>
</operation>

<operation id="616" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_68 = add nsw i32 %lost_load, 1

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="617" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 %tmp_68, i32* @lost, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="618" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="619" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0">
<![CDATA[
:76  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
