$date
	Sat Jan 10 19:27:53 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module even_parity_gen_tb $end
$var wire 1 ! p $end
$var reg 4 " in [3:0] $end
$scope module uut $end
$var wire 4 # in [3:0] $end
$var wire 1 ! p $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1010 #
b1010 "
0!
$end
#10
1!
b1110 "
b1110 #
#20
0!
b101 "
b101 #
#30
1!
b1011 "
b1011 #
#40
