{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1496327934886 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Full Version " "Version 15.0.2 Build 153 07/15/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1496327934896 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 01 17:38:47 2017 " "Processing started: Thu Jun 01 17:38:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1496327934896 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1496327934896 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_D8M_SDRAM -c DE1_SOC_D8M_SDRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_D8M_SDRAM -c DE1_SOC_D8M_SDRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1496327934896 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1496327968166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys " "Found entity 1: Qsys" {  } { { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327994856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327994856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327994856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327994856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327994866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327994866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_irq_mapper " "Found entity 1: Qsys_irq_mapper" {  } { { "Qsys/synthesis/submodules/Qsys_irq_mapper.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327994866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327994866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_2 " "Found entity 1: Qsys_mm_interconnect_2" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327994876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327994876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_2_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_2_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_2_avalon_st_adapter " "Found entity 1: Qsys_mm_interconnect_2_avalon_st_adapter" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_avalon_st_adapter.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327994876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327994876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0 " "Found entity 1: Qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327994886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327994886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327994896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327994896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Qsys/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327994896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327994896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327994906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327994906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327994906 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327994906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327994906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_2_rsp_mux " "Found entity 1: Qsys_mm_interconnect_2_rsp_mux" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_rsp_mux.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327994916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327994916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_2_rsp_demux " "Found entity 1: Qsys_mm_interconnect_2_rsp_demux" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_rsp_demux.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327994916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327994916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_2_cmd_mux " "Found entity 1: Qsys_mm_interconnect_2_cmd_mux" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_cmd_mux.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327994926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327994926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_2_cmd_demux " "Found entity 1: Qsys_mm_interconnect_2_cmd_demux" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_cmd_demux.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327994926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327994926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327994926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327994926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327994936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327994936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327994946 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327994946 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327994946 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327994946 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327994946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327994946 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496327994956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327994956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327994956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Qsys/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327994966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327994966 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496327994966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327994966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327994966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Qsys/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327994976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327994976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327994976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327994976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327994986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327994986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_mm_interconnect_2_router_002.sv(48) " "Verilog HDL Declaration information at Qsys_mm_interconnect_2_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_002.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496327994986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_mm_interconnect_2_router_002.sv(49) " "Verilog HDL Declaration information at Qsys_mm_interconnect_2_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_002.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496327994986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_2_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_2_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_2_router_002_default_decode " "Found entity 1: Qsys_mm_interconnect_2_router_002_default_decode" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_002.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327994986 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_2_router_002 " "Found entity 2: Qsys_mm_interconnect_2_router_002" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_002.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327994986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327994986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at Qsys_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496327994986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at Qsys_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496327994986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_2_router_default_decode " "Found entity 1: Qsys_mm_interconnect_2_router_default_decode" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327994996 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_2_router " "Found entity 2: Qsys_mm_interconnect_2_router" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327994996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327994996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1 " "Found entity 1: Qsys_mm_interconnect_1" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_avalon_st_adapter " "Found entity 1: Qsys_mm_interconnect_1_avalon_st_adapter" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1_avalon_st_adapter.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "Qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "Qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_rsp_mux " "Found entity 1: Qsys_mm_interconnect_1_rsp_mux" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_1_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_1_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_rsp_demux_001 " "Found entity 1: Qsys_mm_interconnect_1_rsp_demux_001" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1_rsp_demux_001.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_rsp_demux " "Found entity 1: Qsys_mm_interconnect_1_rsp_demux" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_cmd_mux " "Found entity 1: Qsys_mm_interconnect_1_cmd_mux" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_cmd_demux " "Found entity 1: Qsys_mm_interconnect_1_cmd_demux" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995126 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995126 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at Qsys_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router_002.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496327995136 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at Qsys_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router_002.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496327995136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_router_002_default_decode " "Found entity 1: Qsys_mm_interconnect_1_router_002_default_decode" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router_002.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995136 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_1_router_002 " "Found entity 2: Qsys_mm_interconnect_1_router_002" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router_002.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995136 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at Qsys_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496327995136 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at Qsys_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496327995136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_router_default_decode " "Found entity 1: Qsys_mm_interconnect_1_router_default_decode" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995146 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_1_router " "Found entity 2: Qsys_mm_interconnect_1_router" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "Qsys/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0 " "Found entity 1: Qsys_mm_interconnect_0" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_rsp_mux " "Found entity 1: Qsys_mm_interconnect_0_rsp_mux" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_rsp_demux " "Found entity 1: Qsys_mm_interconnect_0_rsp_demux" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_cmd_mux " "Found entity 1: Qsys_mm_interconnect_0_cmd_mux" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_cmd_demux " "Found entity 1: Qsys_mm_interconnect_0_cmd_demux" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995176 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496327995176 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496327995176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: Qsys_mm_interconnect_0_router_001_default_decode" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995176 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_0_router_001 " "Found entity 2: Qsys_mm_interconnect_0_router_001" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995176 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496327995186 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496327995186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_router_default_decode " "Found entity 1: Qsys_mm_interconnect_0_router_default_decode" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995186 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_0_router " "Found entity 2: Qsys_mm_interconnect_0_router" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "Qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/credit_producer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/credit_producer.v" { { "Info" "ISGN_ENTITY_NAME" "1 credit_producer " "Found entity 1: credit_producer" {  } { { "Qsys/synthesis/submodules/credit_producer.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/credit_producer.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_sysid_qsys " "Found entity 1: Qsys_sysid_qsys" {  } { { "Qsys/synthesis/submodules/Qsys_sysid_qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_sysid_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_sw " "Found entity 1: Qsys_sw" {  } { { "Qsys/synthesis/submodules/Qsys_sw.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_sdram_input_efifo_module " "Found entity 1: Qsys_sdram_input_efifo_module" {  } { { "Qsys/synthesis/submodules/Qsys_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995216 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_sdram " "Found entity 2: Qsys_sdram" {  } { { "Qsys/synthesis/submodules/Qsys_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995216 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Qsys_sdram_test_component.v(234) " "Verilog HDL warning at Qsys_sdram_test_component.v(234): extended using \"x\" or \"z\"" {  } { { "Qsys/synthesis/submodules/Qsys_sdram_test_component.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_sdram_test_component.v" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1496327995216 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Qsys_sdram_test_component.v(235) " "Verilog HDL warning at Qsys_sdram_test_component.v(235): extended using \"x\" or \"z\"" {  } { { "Qsys/synthesis/submodules/Qsys_sdram_test_component.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_sdram_test_component.v" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1496327995216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_sdram_test_component_ram_module " "Found entity 1: Qsys_sdram_test_component_ram_module" {  } { { "Qsys/synthesis/submodules/Qsys_sdram_test_component.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995226 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_sdram_test_component " "Found entity 2: Qsys_sdram_test_component" {  } { { "Qsys/synthesis/submodules/Qsys_sdram_test_component.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_sdram_test_component.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_pll_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_pll_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_pll_sys " "Found entity 1: Qsys_pll_sys" {  } { { "Qsys/synthesis/submodules/Qsys_pll_sys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_pll_sys.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mipi_pwdn_n.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mipi_pwdn_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mipi_pwdn_n " "Found entity 1: Qsys_mipi_pwdn_n" {  } { { "Qsys/synthesis/submodules/Qsys_mipi_pwdn_n.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mipi_pwdn_n.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_led.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_led " "Found entity 1: Qsys_led" {  } { { "Qsys/synthesis/submodules/Qsys_led.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_key.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_key " "Found entity 1: Qsys_key" {  } { { "Qsys/synthesis/submodules/Qsys_key.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/i2c_opencores.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/i2c_opencores.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_opencores " "Found entity 1: i2c_opencores" {  } { { "Qsys/synthesis/submodules/i2c_opencores.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/i2c_opencores.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "Qsys/synthesis/submodules/i2c_master_top.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/i2c_master_top.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file qsys/synthesis/submodules/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "Qsys/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "Qsys/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/i2c_master_bit_ctrl.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_hps_0 " "Found entity 1: Qsys_hps_0" {  } { { "Qsys/synthesis/submodules/Qsys_hps_0.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_hps_0_hps_io " "Found entity 1: Qsys_hps_0_hps_io" {  } { { "Qsys/synthesis/submodules/Qsys_hps_0_hps_io.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "Qsys/synthesis/submodules/hps_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "Qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "Qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "Qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "Qsys/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "Qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "Qsys/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "Qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "Qsys/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "Qsys/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "Qsys/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "Qsys/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "Qsys/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "Qsys/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "Qsys/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "Qsys/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_hps_0_hps_io_border " "Found entity 1: Qsys_hps_0_hps_io_border" {  } { { "Qsys/synthesis/submodules/Qsys_hps_0_hps_io_border.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_hps_0_fpga_interfaces " "Found entity 1: Qsys_hps_0_fpga_interfaces" {  } { { "Qsys/synthesis/submodules/Qsys_hps_0_fpga_interfaces.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_vipvfr131_vfr.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_vipvfr131_vfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr " "Found entity 1: alt_vipvfr131_vfr" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_vipvfr131_vfr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_vipvfr131_vfr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr_controller " "Found entity 1: alt_vipvfr131_vfr_controller" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_controller.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr_control_packet_encoder " "Found entity 1: alt_vipvfr131_vfr_control_packet_encoder" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_vipvfr131_prc.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_vipvfr131_prc.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc " "Found entity 1: alt_vipvfr131_prc" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_prc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_vipvfr131_prc_core.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc_core " "Found entity 1: alt_vipvfr131_prc_core" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995546 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "alt_vipvfr131_prc_read_master alt_vipvfr131_prc_read_master.v(47) " "Verilog Module Declaration warning at alt_vipvfr131_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"alt_vipvfr131_prc_read_master\"" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 47 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496327995556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc_read_master " "Found entity 1: alt_vipvfr131_prc_read_master" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327995556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327995556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_vipvfr131_common_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file qsys/synthesis/submodules/alt_vipvfr131_common_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_package (qsys) " "Found design unit 1: alt_vipvfr131_common_package (qsys)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_package.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_package.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327997176 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_vipvfr131_common_package-body " "Found design unit 2: alt_vipvfr131_common_package-body" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_package.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_package.vhd" 3661 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327997176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327997176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_avalon_mm_bursting_master_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo-rtl" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327997186 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_bursting_master_fifo " "Found entity 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327997186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327997186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_master " "Found entity 1: alt_vipvfr131_common_avalon_mm_master" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327997186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327997186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_vipvfr131_common_unpack_data.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_unpack_data " "Found entity 1: alt_vipvfr131_common_unpack_data" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327997196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327997196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_slave " "Found entity 1: alt_vipvfr131_common_avalon_mm_slave" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327997196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327997196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_vipvfr131_common_stream_output.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_vipvfr131_common_stream_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_stream_output " "Found entity 1: alt_vipvfr131_common_stream_output" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_stream_output.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_stream_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327997206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327997206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_pulling_width_adapter-rtl " "Found design unit 1: alt_vipvfr131_common_pulling_width_adapter-rtl" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327997206 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_pulling_width_adapter " "Found entity 1: alt_vipvfr131_common_pulling_width_adapter" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327997206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327997206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_general_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_general_fifo-rtl" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327997216 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_general_fifo " "Found entity 1: alt_vipvfr131_common_general_fifo" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327997216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327997216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_fifo_usedw_calculator-rtl " "Found design unit 1: alt_vipvfr131_common_fifo_usedw_calculator-rtl" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327997216 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_fifo_usedw_calculator " "Found entity 1: alt_vipvfr131_common_fifo_usedw_calculator" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327997216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327997216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_gray_clock_crosser-rtl " "Found design unit 1: alt_vipvfr131_common_gray_clock_crosser-rtl" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327997226 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_gray_clock_crosser " "Found entity 1: alt_vipvfr131_common_gray_clock_crosser" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327997226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327997226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_std_logic_vector_delay-rtl " "Found design unit 1: alt_vipvfr131_common_std_logic_vector_delay-rtl" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327997226 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_std_logic_vector_delay " "Found entity 1: alt_vipvfr131_common_std_logic_vector_delay" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327997226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327997226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_one_bit_delay-rtl " "Found design unit 1: alt_vipvfr131_common_one_bit_delay-rtl" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327997226 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_one_bit_delay " "Found entity 1: alt_vipvfr131_common_one_bit_delay" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327997226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327997226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_logic_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_logic_fifo-rtl" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327997236 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_logic_fifo " "Found entity 1: alt_vipvfr131_common_logic_fifo" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327997236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327997236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_ram_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_ram_fifo-rtl" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327997236 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_ram_fifo " "Found entity 1: alt_vipvfr131_common_ram_fifo" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496327997236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496327997236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_alt_vip_vfb_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_alt_vip_vfb_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qsys_alt_vip_vfb_0-rtl " "Found design unit 1: Qsys_alt_vip_vfb_0-rtl" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002096 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qsys_alt_vip_vfb_0 " "Found entity 1: Qsys_alt_vip_vfb_0" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328002096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_alt_vip_vfb_0_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_alt_vip_vfb_0_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qsys_alt_vip_vfb_0_tb-rtl " "Found design unit 1: Qsys_alt_vip_vfb_0_tb-rtl" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0_tb.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002106 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qsys_alt_vip_vfb_0_tb " "Found entity 1: Qsys_alt_vip_vfb_0_tb" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0_tb.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328002106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_cusp150_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file qsys/synthesis/submodules/alt_cusp150_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALT_CUSP150_PACKAGE (altera) " "Found design unit 1: ALT_CUSP150_PACKAGE (altera)" {  } { { "Qsys/synthesis/submodules/alt_cusp150_package.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_package.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002126 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALT_CUSP150_PACKAGE-body " "Found design unit 2: ALT_CUSP150_PACKAGE-body" {  } { { "Qsys/synthesis/submodules/alt_cusp150_package.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_package.vhd" 3655 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328002126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_cusp150_clock_reset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_cusp150_clock_reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp150_clock_reset-rtl " "Found design unit 1: alt_cusp150_clock_reset-rtl" {  } { { "Qsys/synthesis/submodules/alt_cusp150_clock_reset.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_clock_reset.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002136 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp150_clock_reset " "Found entity 1: alt_cusp150_clock_reset" {  } { { "Qsys/synthesis/submodules/alt_cusp150_clock_reset.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_clock_reset.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328002136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_cusp150_cmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_cusp150_cmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp150_cmp-rtl " "Found design unit 1: alt_cusp150_cmp-rtl" {  } { { "Qsys/synthesis/submodules/alt_cusp150_cmp.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_cmp.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002136 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp150_cmp " "Found entity 1: alt_cusp150_cmp" {  } { { "Qsys/synthesis/submodules/alt_cusp150_cmp.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_cmp.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328002136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_cusp150_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_cusp150_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp150_pc-syn " "Found design unit 1: alt_cusp150_pc-syn" {  } { { "Qsys/synthesis/submodules/alt_cusp150_pc.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_pc.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002146 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp150_pc " "Found entity 1: alt_cusp150_pc" {  } { { "Qsys/synthesis/submodules/alt_cusp150_pc.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_pc.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328002146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_cusp150_pushing_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_cusp150_pushing_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp150_pushing_width_adapter-rtl " "Found design unit 1: alt_cusp150_pushing_width_adapter-rtl" {  } { { "Qsys/synthesis/submodules/alt_cusp150_pushing_width_adapter.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_pushing_width_adapter.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002146 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp150_pushing_width_adapter " "Found entity 1: alt_cusp150_pushing_width_adapter" {  } { { "Qsys/synthesis/submodules/alt_cusp150_pushing_width_adapter.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_pushing_width_adapter.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328002146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_cusp150_pulling_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_cusp150_pulling_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp150_pulling_width_adapter-rtl " "Found design unit 1: alt_cusp150_pulling_width_adapter-rtl" {  } { { "Qsys/synthesis/submodules/alt_cusp150_pulling_width_adapter.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_pulling_width_adapter.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002146 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp150_pulling_width_adapter " "Found entity 1: alt_cusp150_pulling_width_adapter" {  } { { "Qsys/synthesis/submodules/alt_cusp150_pulling_width_adapter.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_pulling_width_adapter.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328002146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp150_avalon_mm_bursting_master_fifo-rtl " "Found design unit 1: alt_cusp150_avalon_mm_bursting_master_fifo-rtl" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002156 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp150_avalon_mm_bursting_master_fifo " "Found entity 1: alt_cusp150_avalon_mm_bursting_master_fifo" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328002156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_cusp150_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_cusp150_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp150_fifo-rtl " "Found design unit 1: alt_cusp150_fifo-rtl" {  } { { "Qsys/synthesis/submodules/alt_cusp150_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002166 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp150_fifo " "Found entity 1: alt_cusp150_fifo" {  } { { "Qsys/synthesis/submodules/alt_cusp150_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328002166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_cusp150_fifo_usedw_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_cusp150_fifo_usedw_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp150_fifo_usedw_calculator-rtl " "Found design unit 1: alt_cusp150_fifo_usedw_calculator-rtl" {  } { { "Qsys/synthesis/submodules/alt_cusp150_fifo_usedw_calculator.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_fifo_usedw_calculator.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002166 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp150_fifo_usedw_calculator " "Found entity 1: alt_cusp150_fifo_usedw_calculator" {  } { { "Qsys/synthesis/submodules/alt_cusp150_fifo_usedw_calculator.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_fifo_usedw_calculator.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328002166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp150_general_fifo-rtl " "Found design unit 1: alt_cusp150_general_fifo-rtl" {  } { { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002176 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp150_general_fifo " "Found entity 1: alt_cusp150_general_fifo" {  } { { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328002176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_cusp150_gray_clock_crosser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_cusp150_gray_clock_crosser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp150_gray_clock_crosser-rtl " "Found design unit 1: alt_cusp150_gray_clock_crosser-rtl" {  } { { "Qsys/synthesis/submodules/alt_cusp150_gray_clock_crosser.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_gray_clock_crosser.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002176 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp150_gray_clock_crosser " "Found entity 1: alt_cusp150_gray_clock_crosser" {  } { { "Qsys/synthesis/submodules/alt_cusp150_gray_clock_crosser.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_gray_clock_crosser.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328002176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_cusp150_logic_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_cusp150_logic_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp150_logic_fifo-rtl " "Found design unit 1: alt_cusp150_logic_fifo-rtl" {  } { { "Qsys/synthesis/submodules/alt_cusp150_logic_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_logic_fifo.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002186 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp150_logic_fifo " "Found entity 1: alt_cusp150_logic_fifo" {  } { { "Qsys/synthesis/submodules/alt_cusp150_logic_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_logic_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328002186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_cusp150_one_bit_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_cusp150_one_bit_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp150_one_bit_delay-rtl " "Found design unit 1: alt_cusp150_one_bit_delay-rtl" {  } { { "Qsys/synthesis/submodules/alt_cusp150_one_bit_delay.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_one_bit_delay.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002186 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp150_one_bit_delay " "Found entity 1: alt_cusp150_one_bit_delay" {  } { { "Qsys/synthesis/submodules/alt_cusp150_one_bit_delay.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_one_bit_delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328002186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp150_ram_fifo-rtl " "Found design unit 1: alt_cusp150_ram_fifo-rtl" {  } { { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002196 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp150_ram_fifo " "Found entity 1: alt_cusp150_ram_fifo" {  } { { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328002196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_cusp150_std_logic_vector_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_cusp150_std_logic_vector_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp150_std_logic_vector_delay-rtl " "Found design unit 1: alt_cusp150_std_logic_vector_delay-rtl" {  } { { "Qsys/synthesis/submodules/alt_cusp150_std_logic_vector_delay.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_std_logic_vector_delay.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002196 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp150_std_logic_vector_delay " "Found entity 1: alt_cusp150_std_logic_vector_delay" {  } { { "Qsys/synthesis/submodules/alt_cusp150_std_logic_vector_delay.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_std_logic_vector_delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328002196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_cusp150_avalon_st_output.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_cusp150_avalon_st_output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALT_CUSP150_AVALON_ST_OUTPUT-rtl " "Found design unit 1: ALT_CUSP150_AVALON_ST_OUTPUT-rtl" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_st_output.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_st_output.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002206 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALT_CUSP150_AVALON_ST_OUTPUT " "Found entity 1: ALT_CUSP150_AVALON_ST_OUTPUT" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_st_output.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_st_output.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328002206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_cusp150_atlantic_reporter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_cusp150_atlantic_reporter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp150_atlantic_reporter-rtl " "Found design unit 1: alt_cusp150_atlantic_reporter-rtl" {  } { { "Qsys/synthesis/submodules/alt_cusp150_atlantic_reporter.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_atlantic_reporter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002206 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp150_atlantic_reporter " "Found entity 1: alt_cusp150_atlantic_reporter" {  } { { "Qsys/synthesis/submodules/alt_cusp150_atlantic_reporter.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_atlantic_reporter.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328002206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_cusp150_avalon_st_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_cusp150_avalon_st_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp150_avalon_st_input-rtl " "Found design unit 1: alt_cusp150_avalon_st_input-rtl" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_st_input.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_st_input.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002216 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp150_avalon_st_input " "Found entity 1: alt_cusp150_avalon_st_input" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_st_input.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_st_input.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328002216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_cusp150_muxhot16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_cusp150_muxhot16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp150_muxhot16-rtl " "Found design unit 1: alt_cusp150_muxhot16-rtl" {  } { { "Qsys/synthesis/submodules/alt_cusp150_muxhot16.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_muxhot16.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002216 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp150_muxhot16 " "Found entity 1: alt_cusp150_muxhot16" {  } { { "Qsys/synthesis/submodules/alt_cusp150_muxhot16.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_muxhot16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328002216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_cusp150_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_cusp150_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp150_reg-rtl " "Found design unit 1: alt_cusp150_reg-rtl" {  } { { "Qsys/synthesis/submodules/alt_cusp150_reg.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_reg.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002226 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp150_reg " "Found entity 1: alt_cusp150_reg" {  } { { "Qsys/synthesis/submodules/alt_cusp150_reg.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_reg.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328002226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_cusp150_au.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_cusp150_au.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALT_CUSP150_AU-rtl " "Found design unit 1: ALT_CUSP150_AU-rtl" {  } { { "Qsys/synthesis/submodules/alt_cusp150_au.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_au.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002226 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALT_CUSP150_AU " "Found entity 1: ALT_CUSP150_AU" {  } { { "Qsys/synthesis/submodules/alt_cusp150_au.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_au.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328002226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_cusp150_addsubcarry.vhd 4 2 " "Found 4 design units, including 2 entities, in source file qsys/synthesis/submodules/alt_cusp150_addsubcarry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp150_asc_carrypropagator-WYSI " "Found design unit 1: alt_cusp150_asc_carrypropagator-WYSI" {  } { { "Qsys/synthesis/submodules/alt_cusp150_addsubcarry.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_addsubcarry.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002236 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_cusp150_addsubcarry-RTL " "Found design unit 2: alt_cusp150_addsubcarry-RTL" {  } { { "Qsys/synthesis/submodules/alt_cusp150_addsubcarry.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_addsubcarry.vhd" 155 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002236 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp150_asc_carrypropagator " "Found entity 1: alt_cusp150_asc_carrypropagator" {  } { { "Qsys/synthesis/submodules/alt_cusp150_addsubcarry.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_addsubcarry.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002236 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_cusp150_addsubcarry " "Found entity 2: alt_cusp150_addsubcarry" {  } { { "Qsys/synthesis/submodules/alt_cusp150_addsubcarry.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_addsubcarry.vhd" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328002236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_cusp150_muxbin2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_cusp150_muxbin2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp150_muxbin2-rtl " "Found design unit 1: alt_cusp150_muxbin2-rtl" {  } { { "Qsys/synthesis/submodules/alt_cusp150_muxbin2.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_muxbin2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002236 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp150_muxbin2 " "Found entity 1: alt_cusp150_muxbin2" {  } { { "Qsys/synthesis/submodules/alt_cusp150_muxbin2.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_muxbin2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328002236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328002236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_alt_vip_mix_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_alt_vip_mix_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qsys_alt_vip_mix_0-rtl " "Found design unit 1: Qsys_alt_vip_mix_0-rtl" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328006116 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qsys_alt_vip_mix_0 " "Found entity 1: Qsys_alt_vip_mix_0" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328006116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328006116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_alt_vip_mix_0_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_alt_vip_mix_0_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qsys_alt_vip_mix_0_tb-rtl " "Found design unit 1: Qsys_alt_vip_mix_0_tb-rtl" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0_tb.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328006116 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qsys_alt_vip_mix_0_tb " "Found entity 1: Qsys_alt_vip_mix_0_tb" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0_tb.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328006116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328006116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_cusp150_avalon_mm_mem_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_cusp150_avalon_mm_mem_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALT_CUSP150_AVALON_MM_MEM_SLAVE-rtl " "Found design unit 1: ALT_CUSP150_AVALON_MM_MEM_SLAVE-rtl" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_mem_slave.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_mem_slave.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328006126 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALT_CUSP150_AVALON_MM_MEM_SLAVE " "Found entity 1: ALT_CUSP150_AVALON_MM_MEM_SLAVE" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_mem_slave.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_mem_slave.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328006126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328006126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_cusp150_trigger_to_synced_pulse.vhd 8 4 " "Found 8 design units, including 4 entities, in source file qsys/synthesis/submodules/alt_cusp150_trigger_to_synced_pulse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp150_sync-cusp " "Found design unit 1: alt_cusp150_sync-cusp" {  } { { "Qsys/synthesis/submodules/alt_cusp150_trigger_to_synced_pulse.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_trigger_to_synced_pulse.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328006126 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_cusp150_sync_vec-cusp " "Found design unit 2: alt_cusp150_sync_vec-cusp" {  } { { "Qsys/synthesis/submodules/alt_cusp150_trigger_to_synced_pulse.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_trigger_to_synced_pulse.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328006126 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 alt_cusp150_edge_to_pulse-cusp " "Found design unit 3: alt_cusp150_edge_to_pulse-cusp" {  } { { "Qsys/synthesis/submodules/alt_cusp150_trigger_to_synced_pulse.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_trigger_to_synced_pulse.vhd" 108 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328006126 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 alt_cusp150_trigger_to_synced_pulse-cusp " "Found design unit 4: alt_cusp150_trigger_to_synced_pulse-cusp" {  } { { "Qsys/synthesis/submodules/alt_cusp150_trigger_to_synced_pulse.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_trigger_to_synced_pulse.vhd" 140 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328006126 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp150_sync " "Found entity 1: alt_cusp150_sync" {  } { { "Qsys/synthesis/submodules/alt_cusp150_trigger_to_synced_pulse.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_trigger_to_synced_pulse.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328006126 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_cusp150_sync_vec " "Found entity 2: alt_cusp150_sync_vec" {  } { { "Qsys/synthesis/submodules/alt_cusp150_trigger_to_synced_pulse.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_trigger_to_synced_pulse.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328006126 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_cusp150_edge_to_pulse " "Found entity 3: alt_cusp150_edge_to_pulse" {  } { { "Qsys/synthesis/submodules/alt_cusp150_trigger_to_synced_pulse.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_trigger_to_synced_pulse.vhd" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328006126 ""} { "Info" "ISGN_ENTITY_NAME" "4 alt_cusp150_trigger_to_synced_pulse " "Found entity 4: alt_cusp150_trigger_to_synced_pulse" {  } { { "Qsys/synthesis/submodules/alt_cusp150_trigger_to_synced_pulse.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_trigger_to_synced_pulse.vhd" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328006126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328006126 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TRS trs alt_vipitc131_IS2Vid.sv(99) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(99): object \"TRS\" differs only in case from object \"trs\" in the same scope" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 99 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496328006136 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_IS2Vid.sv(63) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(63): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496328006136 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_IS2Vid.sv(64) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(64): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496328006136 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_BLANK h_blank alt_vipitc131_IS2Vid.sv(72) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(72): object \"H_BLANK\" differs only in case from object \"h_blank\" in the same scope" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496328006136 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_IS2Vid.sv(82) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(82): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496328006136 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_IS2Vid.sv(83) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(83): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496328006136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_vipitc131_is2vid.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_vipitc131_is2vid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid " "Found entity 1: alt_vipitc131_IS2Vid" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328006146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328006146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_vipitc131_is2vid_sync_compare.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_vipitc131_is2vid_sync_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_sync_compare " "Found entity 1: alt_vipitc131_IS2Vid_sync_compare" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328006146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328006146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_vipitc131_is2vid_calculate_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_vipitc131_is2vid_calculate_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_calculate_mode " "Found entity 1: alt_vipitc131_IS2Vid_calculate_mode" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328006156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328006156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_vipitc131_is2vid_control.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_vipitc131_is2vid_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_control " "Found entity 1: alt_vipitc131_IS2Vid_control" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_control.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328006156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328006156 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_IS2Vid_mode_banks.sv(413) " "Verilog HDL information at alt_vipitc131_IS2Vid_mode_banks.sv(413): always construct contains both blocking and non-blocking assignments" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 413 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1496328006166 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_IS2Vid_mode_banks.sv(8) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(8): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496328006166 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_IS2Vid_mode_banks.sv(21) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(21): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496328006166 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_IS2Vid_mode_banks.sv(23) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(23): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496328006166 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_IS2Vid_mode_banks.sv(24) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(24): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496328006166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_vipitc131_is2vid_mode_banks.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_vipitc131_is2vid_mode_banks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_mode_banks " "Found entity 1: alt_vipitc131_IS2Vid_mode_banks" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328006166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328006166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_vipitc131_is2vid_statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_vipitc131_is2vid_statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_statemachine " "Found entity 1: alt_vipitc131_IS2Vid_statemachine" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328006166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328006166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_vipitc131_common_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_vipitc131_common_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_fifo " "Found entity 1: alt_vipitc131_common_fifo" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_common_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328006176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328006176 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_COUNT max_count alt_vipitc131_common_generic_count.v(3) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(3): object \"MAX_COUNT\" differs only in case from object \"max_count\" in the same scope" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496328006176 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET_VALUE reset_value alt_vipitc131_common_generic_count.v(4) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(4): object \"RESET_VALUE\" differs only in case from object \"reset_value\" in the same scope" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496328006176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_generic_count " "Found entity 1: alt_vipitc131_common_generic_count" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328006176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328006176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_vipitc131_common_to_binary.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_vipitc131_common_to_binary.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_to_binary " "Found entity 1: alt_vipitc131_common_to_binary" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_common_to_binary.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_common_to_binary.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328006186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328006186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_vipitc131_common_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_vipitc131_common_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync " "Found entity 1: alt_vipitc131_common_sync" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_common_sync.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_common_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328006186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328006186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_vipitc131_common_trigger_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_trigger_sync " "Found entity 1: alt_vipitc131_common_trigger_sync" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328006196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328006196 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_common_sync_generation.v(61) " "Verilog HDL information at alt_vipitc131_common_sync_generation.v(61): always construct contains both blocking and non-blocking assignments" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_common_sync_generation.v" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1496328006196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_vipitc131_common_sync_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_vipitc131_common_sync_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync_generation " "Found entity 1: alt_vipitc131_common_sync_generation" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_common_sync_generation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328006196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328006196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_vipitc131_common_frame_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_vipitc131_common_frame_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_frame_counter " "Found entity 1: alt_vipitc131_common_frame_counter" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_common_frame_counter.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_common_frame_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328006206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328006206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/alt_vipitc131_common_sample_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/alt_vipitc131_common_sample_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sample_counter " "Found entity 1: alt_vipitc131_common_sample_counter" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_common_sample_counter.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_common_sample_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328006206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328006206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_alt_vip_cpr_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_alt_vip_cpr_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qsys_alt_vip_cpr_1-rtl " "Found design unit 1: Qsys_alt_vip_cpr_1-rtl" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_1.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_1.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328010256 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qsys_alt_vip_cpr_1 " "Found entity 1: Qsys_alt_vip_cpr_1" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_1.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_1.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328010256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328010256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_alt_vip_cpr_1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_alt_vip_cpr_1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qsys_alt_vip_cpr_1_tb-rtl " "Found design unit 1: Qsys_alt_vip_cpr_1_tb-rtl" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_1_tb.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_1_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328010266 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qsys_alt_vip_cpr_1_tb " "Found entity 1: Qsys_alt_vip_cpr_1_tb" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_1_tb.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_1_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328010266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328010266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_alt_vip_cpr_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_alt_vip_cpr_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qsys_alt_vip_cpr_0-rtl " "Found design unit 1: Qsys_alt_vip_cpr_0-rtl" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328010766 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qsys_alt_vip_cpr_0 " "Found entity 1: Qsys_alt_vip_cpr_0" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328010766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328010766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_alt_vip_cpr_0_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_alt_vip_cpr_0_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qsys_alt_vip_cpr_0_tb-rtl " "Found design unit 1: Qsys_alt_vip_cpr_0_tb-rtl" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0_tb.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328010776 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qsys_alt_vip_cpr_0_tb " "Found entity 1: Qsys_alt_vip_cpr_0_tb" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0_tb.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328010776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328010776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/terasic_camera.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/terasic_camera.v" { { "Info" "ISGN_ENTITY_NAME" "1 TERASIC_CAMERA " "Found entity 1: TERASIC_CAMERA" {  } { { "Qsys/synthesis/submodules/TERASIC_CAMERA.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/TERASIC_CAMERA.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328010776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328010776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/camera_rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/camera_rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAMERA_RGB " "Found entity 1: CAMERA_RGB" {  } { { "Qsys/synthesis/submodules/CAMERA_RGB.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/CAMERA_RGB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328010786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328010786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/camera_bayer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/camera_bayer.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAMERA_Bayer " "Found entity 1: CAMERA_Bayer" {  } { { "Qsys/synthesis/submodules/CAMERA_Bayer.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/CAMERA_Bayer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328010786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328010786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/bayer2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/bayer2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bayer2RGB " "Found entity 1: Bayer2RGB" {  } { { "Qsys/synthesis/submodules/Bayer2RGB.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Bayer2RGB.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328010796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328010796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/bayer_linebuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/bayer_linebuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bayer_LineBuffer " "Found entity 1: Bayer_LineBuffer" {  } { { "Qsys/synthesis/submodules/Bayer_LineBuffer.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Bayer_LineBuffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328010796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328010796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rgb_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rgb_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_fifo " "Found entity 1: rgb_fifo" {  } { { "Qsys/synthesis/submodules/rgb_fifo.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/rgb_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328010806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328010806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/add2.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/add2.v" { { "Info" "ISGN_ENTITY_NAME" "1 add2 " "Found entity 1: add2" {  } { { "Qsys/synthesis/submodules/add2.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/add2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328010806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328010806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/add4.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/add4.v" { { "Info" "ISGN_ENTITY_NAME" "1 add4 " "Found entity 1: add4" {  } { { "Qsys/synthesis/submodules/add4.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/add4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328010806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328010806 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "Qsys/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328011076 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_clock alt_vipvfr131_prc.v(142) " "Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(142): created implicit net for \"master_clock\"" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_prc.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328011076 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_reset alt_vipvfr131_prc.v(143) " "Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(143): created implicit net for \"master_reset\"" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_prc.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328011076 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alt_vipitc131_common_frame_counter alt_vipitc131_common_frame_counter.v(37) " "Verilog HDL Parameter Declaration warning at alt_vipitc131_common_frame_counter.v(37): Parameter Declaration in module \"alt_vipitc131_common_frame_counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_common_frame_counter.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_common_frame_counter.v" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1496328011106 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Qsys_sdram.v(316) " "Verilog HDL or VHDL warning at Qsys_sdram.v(316): conditional expression evaluates to a constant" {  } { { "Qsys/synthesis/submodules/Qsys_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1496328011216 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Qsys_sdram.v(326) " "Verilog HDL or VHDL warning at Qsys_sdram.v(326): conditional expression evaluates to a constant" {  } { { "Qsys/synthesis/submodules/Qsys_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1496328011216 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Qsys_sdram.v(336) " "Verilog HDL or VHDL warning at Qsys_sdram.v(336): conditional expression evaluates to a constant" {  } { { "Qsys/synthesis/submodules/Qsys_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1496328011216 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Qsys_sdram.v(680) " "Verilog HDL or VHDL warning at Qsys_sdram.v(680): conditional expression evaluates to a constant" {  } { { "Qsys/synthesis/submodules/Qsys_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1496328011216 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "de1_soc_d8m_sdram.v(325) " "Verilog HDL Module Instantiation warning at de1_soc_d8m_sdram.v(325): ignored dangling comma in List of Port Connections" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1496328012686 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de1_soc_d8m_sdram.v 1 1 " "Using design file de1_soc_d8m_sdram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_D8M_SDRAM " "Found entity 1: DE1_SOC_D8M_SDRAM" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328012686 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1496328012686 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SOC_D8M_SDRAM " "Elaborating entity \"DE1_SOC_D8M_SDRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1496328012716 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST de1_soc_d8m_sdram.v(11) " "Output port \"ADC_CONVST\" at de1_soc_d8m_sdram.v(11) has no driver" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1496328012726 "|DE1_SOC_D8M_SDRAM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN de1_soc_d8m_sdram.v(12) " "Output port \"ADC_DIN\" at de1_soc_d8m_sdram.v(12) has no driver" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1496328012726 "|DE1_SOC_D8M_SDRAM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK de1_soc_d8m_sdram.v(14) " "Output port \"ADC_SCLK\" at de1_soc_d8m_sdram.v(14) has no driver" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1496328012726 "|DE1_SOC_D8M_SDRAM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT de1_soc_d8m_sdram.v(20) " "Output port \"AUD_DACDAT\" at de1_soc_d8m_sdram.v(20) has no driver" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1496328012726 "|DE1_SOC_D8M_SDRAM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK de1_soc_d8m_sdram.v(22) " "Output port \"AUD_XCK\" at de1_soc_d8m_sdram.v(22) has no driver" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1496328012726 "|DE1_SOC_D8M_SDRAM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK de1_soc_d8m_sdram.v(44) " "Output port \"FPGA_I2C_SCLK\" at de1_soc_d8m_sdram.v(44) has no driver" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1496328012726 "|DE1_SOC_D8M_SDRAM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD de1_soc_d8m_sdram.v(114) " "Output port \"IRDA_TXD\" at de1_soc_d8m_sdram.v(114) has no driver" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 114 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1496328012726 "|DE1_SOC_D8M_SDRAM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N de1_soc_d8m_sdram.v(135) " "Output port \"TD_RESET_N\" at de1_soc_d8m_sdram.v(135) has no driver" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 135 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1496328012726 "|DE1_SOC_D8M_SDRAM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MIPI_MCLK de1_soc_d8m_sdram.v(155) " "Output port \"MIPI_MCLK\" at de1_soc_d8m_sdram.v(155) has no driver" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 155 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1496328012726 "|DE1_SOC_D8M_SDRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys Qsys:u0 " "Elaborating entity \"Qsys\" for hierarchy \"Qsys:u0\"" {  } { { "de1_soc_d8m_sdram.v" "u0" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328012966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TERASIC_CAMERA Qsys:u0\|TERASIC_CAMERA:terasic_camera_0 " "Elaborating entity \"TERASIC_CAMERA\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\"" {  } { { "Qsys/synthesis/Qsys.v" "terasic_camera_0" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328013386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAMERA_RGB Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst " "Elaborating entity \"CAMERA_RGB\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\"" {  } { { "Qsys/synthesis/submodules/TERASIC_CAMERA.v" "CAMERA_RGB_inst" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/TERASIC_CAMERA.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328013476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAMERA_Bayer Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|CAMERA_Bayer:CAMERA_Bayer_inst " "Elaborating entity \"CAMERA_Bayer\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|CAMERA_Bayer:CAMERA_Bayer_inst\"" {  } { { "Qsys/synthesis/submodules/CAMERA_RGB.v" "CAMERA_Bayer_inst" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/CAMERA_RGB.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328013506 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 CAMERA_Bayer.v(61) " "Verilog HDL assignment warning at CAMERA_Bayer.v(61): truncated value with size 32 to match size of target (12)" {  } { { "Qsys/synthesis/submodules/CAMERA_Bayer.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/CAMERA_Bayer.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496328013506 "|DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 CAMERA_Bayer.v(90) " "Verilog HDL assignment warning at CAMERA_Bayer.v(90): truncated value with size 32 to match size of target (12)" {  } { { "Qsys/synthesis/submodules/CAMERA_Bayer.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/CAMERA_Bayer.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496328013506 "|DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bayer2RGB Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst " "Elaborating entity \"Bayer2RGB\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\"" {  } { { "Qsys/synthesis/submodules/CAMERA_RGB.v" "Bayer2RGB_inst" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/CAMERA_RGB.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328013556 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 12 Bayer2RGB.v(167) " "Verilog HDL assignment warning at Bayer2RGB.v(167): truncated value with size 14 to match size of target (12)" {  } { { "Qsys/synthesis/submodules/Bayer2RGB.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Bayer2RGB.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496328013556 "|DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Bayer2RGB.v(288) " "Verilog HDL assignment warning at Bayer2RGB.v(288): truncated value with size 32 to match size of target (20)" {  } { { "Qsys/synthesis/submodules/Bayer2RGB.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Bayer2RGB.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496328013566 "|DE1_SOC_D8M_SDRAM|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bayer_LineBuffer Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst " "Elaborating entity \"Bayer_LineBuffer\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\"" {  } { { "Qsys/synthesis/submodules/Bayer2RGB.v" "Bayer_LineBuffer_Inst" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Bayer2RGB.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328013636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "Qsys/synthesis/submodules/Bayer_LineBuffer.v" "ALTSHIFT_TAPS_component" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Bayer_LineBuffer.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328014006 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "Qsys/synthesis/submodules/Bayer_LineBuffer.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Bayer_LineBuffer.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328014036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328014036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328014036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328014036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 3 " "Parameter \"number_of_taps\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328014036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328014036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 640 " "Parameter \"tap_distance\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328014036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328014036 ""}  } { { "Qsys/synthesis/submodules/Bayer_LineBuffer.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Bayer_LineBuffer.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496328014036 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/shift_taps_tr81.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/shift_taps_tr81.tdf" 64 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1496328014156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_tr81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_tr81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_tr81 " "Found entity 1: shift_taps_tr81" {  } { { "db/shift_taps_tr81.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/shift_taps_tr81.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328014156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328014156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_tr81 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated " "Elaborating entity \"shift_taps_tr81\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328014166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6ej1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6ej1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6ej1 " "Found entity 1: altsyncram_6ej1" {  } { { "db/altsyncram_6ej1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_6ej1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328014336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328014336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6ej1 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|altsyncram_6ej1:altsyncram2 " "Elaborating entity \"altsyncram_6ej1\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|altsyncram_6ej1:altsyncram2\"" {  } { { "db/shift_taps_tr81.tdf" "altsyncram2" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/shift_taps_tr81.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328014336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lmf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lmf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lmf " "Found entity 1: cntr_lmf" {  } { { "db/cntr_lmf.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/cntr_lmf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328014536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328014536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lmf Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_lmf:cntr1 " "Elaborating entity \"cntr_lmf\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_lmf:cntr1\"" {  } { { "db/shift_taps_tr81.tdf" "cntr1" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/shift_taps_tr81.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328014536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pac " "Found entity 1: cmpr_pac" {  } { { "db/cmpr_pac.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/cmpr_pac.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328014686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328014686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_pac Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_lmf:cntr1\|cmpr_pac:cmpr6 " "Elaborating entity \"cmpr_pac\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_lmf:cntr1\|cmpr_pac:cmpr6\"" {  } { { "db/cntr_lmf.tdf" "cmpr6" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/cntr_lmf.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328014696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b6h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b6h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b6h " "Found entity 1: cntr_b6h" {  } { { "db/cntr_b6h.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/cntr_b6h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328014836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328014836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_b6h Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_b6h:cntr3 " "Elaborating entity \"cntr_b6h\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_b6h:cntr3\"" {  } { { "db/shift_taps_tr81.tdf" "cntr3" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/shift_taps_tr81.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328014836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add4 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1 " "Elaborating entity \"add4\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\"" {  } { { "Qsys/synthesis/submodules/Bayer2RGB.v" "add4_avg1" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Bayer2RGB.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328014876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component " "Elaborating entity \"parallel_add\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\"" {  } { { "Qsys/synthesis/submodules/add4.v" "parallel_add_component" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/add4.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328015046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\"" {  } { { "Qsys/synthesis/submodules/add4.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/add4.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328015076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component " "Instantiated megafunction \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328015076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328015076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328015076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328015076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 0 " "Parameter \"shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328015076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 4 " "Parameter \"size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328015076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328015076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 14 " "Parameter \"widthr\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328015076 ""}  } { { "Qsys/synthesis/submodules/add4.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/add4.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496328015076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_tne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_tne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_tne " "Found entity 1: par_add_tne" {  } { { "db/par_add_tne.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/par_add_tne.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328015206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328015206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_tne Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\|par_add_tne:auto_generated " "Elaborating entity \"par_add_tne\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\|par_add_tne:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/parallel_add.tdf" 148 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328015206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add2 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3 " "Elaborating entity \"add2\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\"" {  } { { "Qsys/synthesis/submodules/Bayer2RGB.v" "add2_avg3" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Bayer2RGB.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328015266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component " "Elaborating entity \"parallel_add\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\"" {  } { { "Qsys/synthesis/submodules/add2.v" "parallel_add_component" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/add2.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328015306 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\"" {  } { { "Qsys/synthesis/submodules/add2.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/add2.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328015336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component " "Instantiated megafunction \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328015336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328015336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328015336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328015336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 0 " "Parameter \"shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328015336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 2 " "Parameter \"size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328015336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328015336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 13 " "Parameter \"widthr\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328015336 ""}  } { { "Qsys/synthesis/submodules/add2.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/add2.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496328015336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_qne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_qne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_qne " "Found entity 1: par_add_qne" {  } { { "db/par_add_qne.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/par_add_qne.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328015456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328015456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_qne Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\|par_add_qne:auto_generated " "Elaborating entity \"par_add_qne\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\|par_add_qne:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/parallel_add.tdf" 148 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328015456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_fifo Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst " "Elaborating entity \"rgb_fifo\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\"" {  } { { "Qsys/synthesis/submodules/TERASIC_CAMERA.v" "rgb_fifo_inst" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/TERASIC_CAMERA.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328015516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "Qsys/synthesis/submodules/rgb_fifo.v" "dcfifo_component" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/rgb_fifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328015886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "Qsys/synthesis/submodules/rgb_fifo.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/rgb_fifo.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328015916 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328015926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328015926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328015926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328015926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328015926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328015926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328015926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328015926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328015926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328015926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328015926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328015926 ""}  } { { "Qsys/synthesis/submodules/rgb_fifo.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/rgb_fifo.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496328015926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_0go1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_0go1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_0go1 " "Found entity 1: dcfifo_0go1" {  } { { "db/dcfifo_0go1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/dcfifo_0go1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328016046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328016046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_0go1 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated " "Elaborating entity \"dcfifo_0go1\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328016046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qv6 " "Found entity 1: a_graycounter_qv6" {  } { { "db/a_graycounter_qv6.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/a_graycounter_qv6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328016206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328016206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qv6 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|a_graycounter_qv6:rdptr_g1p " "Elaborating entity \"a_graycounter_qv6\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|a_graycounter_qv6:rdptr_g1p\"" {  } { { "db/dcfifo_0go1.tdf" "rdptr_g1p" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/dcfifo_0go1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328016216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_mdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_mdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_mdc " "Found entity 1: a_graycounter_mdc" {  } { { "db/a_graycounter_mdc.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/a_graycounter_mdc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328016356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328016356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_mdc Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|a_graycounter_mdc:wrptr_g1p " "Elaborating entity \"a_graycounter_mdc\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|a_graycounter_mdc:wrptr_g1p\"" {  } { { "db/dcfifo_0go1.tdf" "wrptr_g1p" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/dcfifo_0go1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328016356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rl71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rl71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rl71 " "Found entity 1: altsyncram_rl71" {  } { { "db/altsyncram_rl71.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_rl71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328016516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328016516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rl71 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|altsyncram_rl71:fifo_ram " "Elaborating entity \"altsyncram_rl71\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|altsyncram_rl71:fifo_ram\"" {  } { { "db/dcfifo_0go1.tdf" "fifo_ram" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/dcfifo_0go1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328016526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_2e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_2e8 " "Found entity 1: alt_synch_pipe_2e8" {  } { { "db/alt_synch_pipe_2e8.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/alt_synch_pipe_2e8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328016606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328016606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_2e8 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|alt_synch_pipe_2e8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_2e8\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|alt_synch_pipe_2e8:rs_dgwp\"" {  } { { "db/dcfifo_0go1.tdf" "rs_dgwp" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/dcfifo_0go1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328016606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/dffpipe_se9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328016666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328016666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|alt_synch_pipe_2e8:rs_dgwp\|dffpipe_se9:dffpipe12 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|alt_synch_pipe_2e8:rs_dgwp\|dffpipe_se9:dffpipe12\"" {  } { { "db/alt_synch_pipe_2e8.tdf" "dffpipe12" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/alt_synch_pipe_2e8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328016666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_3e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_3e8 " "Found entity 1: alt_synch_pipe_3e8" {  } { { "db/alt_synch_pipe_3e8.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/alt_synch_pipe_3e8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328016726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328016726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_3e8 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|alt_synch_pipe_3e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_3e8\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|alt_synch_pipe_3e8:ws_dgrp\"" {  } { { "db/dcfifo_0go1.tdf" "ws_dgrp" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/dcfifo_0go1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328016726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/dffpipe_te9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328016776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328016776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|alt_synch_pipe_3e8:ws_dgrp\|dffpipe_te9:dffpipe15 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|alt_synch_pipe_3e8:ws_dgrp\|dffpipe_te9:dffpipe15\"" {  } { { "db/alt_synch_pipe_3e8.tdf" "dffpipe15" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/alt_synch_pipe_3e8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328016786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vu5 " "Found entity 1: cmpr_vu5" {  } { { "db/cmpr_vu5.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/cmpr_vu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328016916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328016916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vu5 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|cmpr_vu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_vu5\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|cmpr_vu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_0go1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/dcfifo_0go1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328016926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_uu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_uu5 " "Found entity 1: cmpr_uu5" {  } { { "db/cmpr_uu5.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/cmpr_uu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328017066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328017066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_uu5 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_uu5\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_0go1.tdf" "rdempty_eq_comp1_msb" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/dcfifo_0go1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328017076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/mux_5r7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328017246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328017246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_0go1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_0go1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/dcfifo_0go1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328017256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_alt_vip_cpr_0 Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0 " "Elaborating entity \"Qsys_alt_vip_cpr_0\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\"" {  } { { "Qsys/synthesis/Qsys.v" "alt_vip_cpr_0" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328017316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_avalon_st_input Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_avalon_st_input:din0 " "Elaborating entity \"alt_cusp150_avalon_st_input\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_avalon_st_input:din0\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" "din0" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328017526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_muxbin2 Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_muxbin2:dout0_takeb_muxinst " "Elaborating entity \"alt_cusp150_muxbin2\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_muxbin2:dout0_takeb_muxinst\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" "dout0_takeb_muxinst" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328017596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_muxhot16 Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_muxhot16:dout0_wdata_muxinst " "Elaborating entity \"alt_cusp150_muxhot16\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_muxhot16:dout0_wdata_muxinst\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" "dout0_wdata_muxinst" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328017636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_muxhot16 Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_muxhot16:dout0_eop_muxinst " "Elaborating entity \"alt_cusp150_muxhot16\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_muxhot16:dout0_eop_muxinst\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" "dout0_eop_muxinst" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328017726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AVALON_ST_OUTPUT Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|ALT_CUSP150_AVALON_ST_OUTPUT:dout0 " "Elaborating entity \"ALT_CUSP150_AVALON_ST_OUTPUT\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|ALT_CUSP150_AVALON_ST_OUTPUT:dout0\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" "dout0" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328017766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_reg:din0_non_img_buffer_regs " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_reg:din0_non_img_buffer_regs\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" "din0_non_img_buffer_regs" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328017796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_reg:din0_non_img_buffer_regs_17 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_reg:din0_non_img_buffer_regs_17\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" "din0_non_img_buffer_regs_17" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328017836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_reg:din0_non_img_buffer_regs_175 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_reg:din0_non_img_buffer_regs_175\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" "din0_non_img_buffer_regs_175" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328017916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_reg:din0_non_img_buffer_regs_176 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_reg:din0_non_img_buffer_regs_176\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" "din0_non_img_buffer_regs_176" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" 605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328017946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_reg:din0_non_img_buffer_regs_177 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_reg:din0_non_img_buffer_regs_177\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" "din0_non_img_buffer_regs_177" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328017976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_reg:din0_non_img_buffer_regs_1711 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_reg:din0_non_img_buffer_regs_1711\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" "din0_non_img_buffer_regs_1711" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328017996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_muxbin2 Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_muxbin2:plane_regs_d_muxinst " "Elaborating entity \"alt_cusp150_muxbin2\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_muxbin2:plane_regs_d_muxinst\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" "plane_regs_d_muxinst" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" 676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328018026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_reg:plane_regs " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_reg:plane_regs\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" "plane_regs" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328018056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_reg:plane_regs_23 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_reg:plane_regs_23\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" "plane_regs_23" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328018086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_reg:plane_regs_232 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_reg:plane_regs_232\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" "plane_regs_232" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328018116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_muxhot16 Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_muxhot16:pc_usenextpc_trigger_muxinst " "Elaborating entity \"alt_cusp150_muxhot16\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_muxhot16:pc_usenextpc_trigger_muxinst\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" "pc_usenextpc_trigger_muxinst" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328018146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_pc Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_pc:pc " "Elaborating entity \"alt_cusp150_pc\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_pc:pc\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" "pc" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328018196 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp150_pc.vhd(30) " "VHDL warning at alt_cusp150_pc.vhd(30): ignored assignment of value to null range" {  } { { "Qsys/synthesis/submodules/alt_cusp150_pc.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_pc.vhd" 30 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1496328018196 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp150_pc:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_pc:pc\|LPM_COUNTER:\\d2:lpm_counter_component " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_pc:pc\|LPM_COUNTER:\\d2:lpm_counter_component\"" {  } { { "Qsys/synthesis/submodules/alt_cusp150_pc.vhd" "\\d2:lpm_counter_component" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_pc.vhd" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328018356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_l3m " "Found entity 1: cntr_l3m" {  } { { "db/cntr_l3m.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/cntr_l3m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328018506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328018506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_l3m Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_pc:pc\|LPM_COUNTER:\\d2:lpm_counter_component\|cntr_l3m:auto_generated " "Elaborating entity \"cntr_l3m\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_pc:pc\|LPM_COUNTER:\\d2:lpm_counter_component\|cntr_l3m:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328018506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_reg:width_id_1003_line115 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_reg:width_id_1003_line115\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" "width_id_1003_line115" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" 919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328018556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_reg:header_type_0_0_id_1006_line232 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_reg:header_type_0_0_id_1006_line232\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" "header_type_0_0_id_1006_line232" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" 942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328018596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|ALT_CUSP150_AU:ctrl_cnt_id_1008_line254 " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|ALT_CUSP150_AU:ctrl_cnt_id_1008_line254\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" "ctrl_cnt_id_1008_line254" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" 969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328018626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_reg:just_read_din0_1_id_1013_line233 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_reg:just_read_din0_1_id_1013_line233\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" "just_read_din0_1_id_1013_line233" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" 997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328018666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_reg:x_cnt_orig_0_id_1017_line394 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_reg:x_cnt_orig_0_id_1017_line394\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" "x_cnt_orig_0_id_1017_line394" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" 1020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328018706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|ALT_CUSP150_AU:x_cnt_orig_1_id_1019_line394 " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|ALT_CUSP150_AU:x_cnt_orig_1_id_1019_line394\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" "x_cnt_orig_1_id_1019_line394" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" 1043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328018736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|ALT_CUSP150_AU:x_cnt_id_1021_line395 " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|ALT_CUSP150_AU:x_cnt_id_1021_line395\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" "x_cnt_id_1021_line395" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" 1075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328018776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_reg:din0_justread_0_id_1024_line378 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_reg:din0_justread_0_id_1024_line378\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" "din0_justread_0_id_1024_line378" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" 1103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328018816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_cmp Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_cmp:fu_id_1314_line242_28 " "Elaborating entity \"alt_cusp150_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_cmp:fu_id_1314_line242_28\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" "fu_id_1314_line242_28" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" 1126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328018856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_cmp Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_cmp:fu_id_1374_line271_85 " "Elaborating entity \"alt_cusp150_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_cmp:fu_id_1374_line271_85\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" "fu_id_1374_line271_85" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" 1143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328018916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_reg:din0_6_stage_1_id_1613 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_reg:din0_6_stage_1_id_1613\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" "din0_6_stage_1_id_1613" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" 1219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328018956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_reg:din0_6_stage_2_id_1616 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp150_reg:din0_6_stage_2_id_1616\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" "din0_6_stage_2_id_1616" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_0.vhd" 1242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328018986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_alt_vip_cpr_1 Qsys:u0\|Qsys_alt_vip_cpr_1:alt_vip_cpr_1 " "Elaborating entity \"Qsys_alt_vip_cpr_1\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_1:alt_vip_cpr_1\"" {  } { { "Qsys/synthesis/Qsys.v" "alt_vip_cpr_1" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328019026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_avalon_st_input Qsys:u0\|Qsys_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp150_avalon_st_input:din0 " "Elaborating entity \"alt_cusp150_avalon_st_input\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp150_avalon_st_input:din0\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_1.vhd" "din0" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_1.vhd" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328019246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_muxhot16 Qsys:u0\|Qsys_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp150_muxhot16:dout0_wdata_muxinst " "Elaborating entity \"alt_cusp150_muxhot16\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp150_muxhot16:dout0_wdata_muxinst\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_1.vhd" "dout0_wdata_muxinst" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_1.vhd" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328019306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_pc Qsys:u0\|Qsys_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp150_pc:pc " "Elaborating entity \"alt_cusp150_pc\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp150_pc:pc\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_1.vhd" "pc" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_1.vhd" 731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328019426 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp150_pc.vhd(30) " "VHDL warning at alt_cusp150_pc.vhd(30): ignored assignment of value to null range" {  } { { "Qsys/synthesis/submodules/alt_cusp150_pc.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_pc.vhd" 30 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1496328019426 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp150_pc:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp150_reg:width_id_819_line115 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp150_reg:width_id_819_line115\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_1.vhd" "width_id_819_line115" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_1.vhd" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328019486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp150_reg:header_type_0_0_id_822_line232 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp150_reg:header_type_0_0_id_822_line232\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_1.vhd" "header_type_0_0_id_822_line232" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_1.vhd" 857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328019526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_cpr_1:alt_vip_cpr_1\|ALT_CUSP150_AU:ctrl_cnt_id_824_line254 " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_1:alt_vip_cpr_1\|ALT_CUSP150_AU:ctrl_cnt_id_824_line254\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_1.vhd" "ctrl_cnt_id_824_line254" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_1.vhd" 884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328019546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp150_reg:just_read_din0_1_id_829_line233 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp150_reg:just_read_din0_1_id_829_line233\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_1.vhd" "just_read_din0_1_id_829_line233" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_1.vhd" 912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328019586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp150_reg:x_cnt_orig_0_id_831_line394 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp150_reg:x_cnt_orig_0_id_831_line394\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_1.vhd" "x_cnt_orig_0_id_831_line394" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_1.vhd" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328019626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_cpr_1:alt_vip_cpr_1\|ALT_CUSP150_AU:x_cnt_orig_1_id_833_line394 " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_1:alt_vip_cpr_1\|ALT_CUSP150_AU:x_cnt_orig_1_id_833_line394\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_1.vhd" "x_cnt_orig_1_id_833_line394" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_1.vhd" 958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328019646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_cpr_1:alt_vip_cpr_1\|ALT_CUSP150_AU:x_cnt_id_835_line395 " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_1:alt_vip_cpr_1\|ALT_CUSP150_AU:x_cnt_id_835_line395\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_1.vhd" "x_cnt_id_835_line395" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_1.vhd" 990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328019696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp150_reg:din0_justread_0_id_838_line378 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp150_reg:din0_justread_0_id_838_line378\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_1.vhd" "din0_justread_0_id_838_line378" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_1.vhd" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328019726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_cmp Qsys:u0\|Qsys_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp150_cmp:fu_id_1068_line242_28 " "Elaborating entity \"alt_cusp150_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp150_cmp:fu_id_1068_line242_28\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_1.vhd" "fu_id_1068_line242_28" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_1.vhd" 1041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328019756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_cmp Qsys:u0\|Qsys_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp150_cmp:fu_id_1128_line271_85 " "Elaborating entity \"alt_cusp150_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp150_cmp:fu_id_1128_line271_85\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_1.vhd" "fu_id_1128_line271_85" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_1.vhd" 1058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328019786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp150_reg:din0_6_stage_1_id_1347 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp150_reg:din0_6_stage_1_id_1347\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_1.vhd" "din0_6_stage_1_id_1347" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_1.vhd" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328019826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp150_reg:din0_6_stage_2_id_1350 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp150_reg:din0_6_stage_2_id_1350\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_cpr_1.vhd" "din0_6_stage_2_id_1350" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_cpr_1.vhd" 1147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328019846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0 " "Elaborating entity \"alt_vipitc131_IS2Vid\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\"" {  } { { "Qsys/synthesis/Qsys.v" "alt_vip_itc_0" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328019876 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_of_vsync alt_vipitc131_IS2Vid.sv(299) " "Verilog HDL or VHDL warning at alt_vipitc131_IS2Vid.sv(299): object \"start_of_vsync\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328019936 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_sync Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:enable_resync_sync " "Elaborating entity \"alt_vipitc131_common_sync\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:enable_resync_sync\"" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "enable_resync_sync" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328020066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_trigger_sync Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync " "Elaborating entity \"alt_vipitc131_common_trigger_sync\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\"" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "mode_change_trigger_sync" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328020116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_control Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_control:control " "Elaborating entity \"alt_vipitc131_IS2Vid_control\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_control:control\"" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "control" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328020166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_mode_banks Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks " "Elaborating entity \"alt_vipitc131_IS2Vid_mode_banks\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\"" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "mode_banks" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328020236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_calculate_mode Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode " "Elaborating entity \"alt_vipitc131_IS2Vid_calculate_mode\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode\"" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "u_calculate_mode" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328020306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_generic_count Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:h_counter " "Elaborating entity \"alt_vipitc131_common_generic_count\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:h_counter\"" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "h_counter" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328020386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_generic_count Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:v_counter " "Elaborating entity \"alt_vipitc131_common_generic_count\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:v_counter\"" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "v_counter" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328020416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_sync Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:genlock_enable_sync " "Elaborating entity \"alt_vipitc131_common_sync\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:genlock_enable_sync\"" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "genlock_enable_sync" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328020456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_fifo Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo " "Elaborating entity \"alt_vipitc131_common_fifo\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\"" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "input_fifo" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328020486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_common_fifo.v" "input_fifo" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328020866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborated megafunction instantiation \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328020896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Instantiated megafunction \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328020896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1028 " "Parameter \"lpm_numwords\" = \"1028\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328020896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328020896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328020896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328020896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328020896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328020896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328020896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328020896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328020896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328020896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328020896 ""}  } { { "Qsys/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496328020896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_rpq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_rpq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_rpq1 " "Found entity 1: dcfifo_rpq1" {  } { { "db/dcfifo_rpq1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/dcfifo_rpq1.tdf" 45 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328021016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328021016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_rpq1 Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_rpq1:auto_generated " "Elaborating entity \"dcfifo_rpq1\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_rpq1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328021016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_qab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_qab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_qab " "Found entity 1: a_gray2bin_qab" {  } { { "db/a_gray2bin_qab.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/a_gray2bin_qab.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328021076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328021076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_qab Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_rpq1:auto_generated\|a_gray2bin_qab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_qab\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_rpq1:auto_generated\|a_gray2bin_qab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_rpq1.tdf" "rdptr_g_gray2bin" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/dcfifo_rpq1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328021076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pv6 " "Found entity 1: a_graycounter_pv6" {  } { { "db/a_graycounter_pv6.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/a_graycounter_pv6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328021236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328021236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pv6 Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_rpq1:auto_generated\|a_graycounter_pv6:rdptr_g1p " "Elaborating entity \"a_graycounter_pv6\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_rpq1:auto_generated\|a_graycounter_pv6:rdptr_g1p\"" {  } { { "db/dcfifo_rpq1.tdf" "rdptr_g1p" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/dcfifo_rpq1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328021236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ldc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ldc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ldc " "Found entity 1: a_graycounter_ldc" {  } { { "db/a_graycounter_ldc.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/a_graycounter_ldc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328021376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328021376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ldc Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_rpq1:auto_generated\|a_graycounter_ldc:wrptr_g1p " "Elaborating entity \"a_graycounter_ldc\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_rpq1:auto_generated\|a_graycounter_ldc:wrptr_g1p\"" {  } { { "db/dcfifo_rpq1.tdf" "wrptr_g1p" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/dcfifo_rpq1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328021376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0t91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0t91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0t91 " "Found entity 1: altsyncram_0t91" {  } { { "db/altsyncram_0t91.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_0t91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328021526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328021526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0t91 Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_rpq1:auto_generated\|altsyncram_0t91:fifo_ram " "Elaborating entity \"altsyncram_0t91\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_rpq1:auto_generated\|altsyncram_0t91:fifo_ram\"" {  } { { "db/dcfifo_rpq1.tdf" "fifo_ram" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/dcfifo_rpq1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328021536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328021606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328021606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_rpq1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_rpq1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_rpq1.tdf" "rdaclr" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/dcfifo_rpq1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328021606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/dffpipe_ue9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328021656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328021656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_rpq1:auto_generated\|dffpipe_ue9:rs_brp " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_rpq1:auto_generated\|dffpipe_ue9:rs_brp\"" {  } { { "db/dcfifo_rpq1.tdf" "rs_brp" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/dcfifo_rpq1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328021656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_4e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_4e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_4e8 " "Found entity 1: alt_synch_pipe_4e8" {  } { { "db/alt_synch_pipe_4e8.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/alt_synch_pipe_4e8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328021706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328021706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_4e8 Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_rpq1:auto_generated\|alt_synch_pipe_4e8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_4e8\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_rpq1:auto_generated\|alt_synch_pipe_4e8:rs_dgwp\"" {  } { { "db/dcfifo_rpq1.tdf" "rs_dgwp" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/dcfifo_rpq1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328021716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ve9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ve9 " "Found entity 1: dffpipe_ve9" {  } { { "db/dffpipe_ve9.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/dffpipe_ve9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328021756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328021756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ve9 Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_rpq1:auto_generated\|alt_synch_pipe_4e8:rs_dgwp\|dffpipe_ve9:dffpipe13 " "Elaborating entity \"dffpipe_ve9\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_rpq1:auto_generated\|alt_synch_pipe_4e8:rs_dgwp\|dffpipe_ve9:dffpipe13\"" {  } { { "db/alt_synch_pipe_4e8.tdf" "dffpipe13" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/alt_synch_pipe_4e8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328021766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_5e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_5e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_5e8 " "Found entity 1: alt_synch_pipe_5e8" {  } { { "db/alt_synch_pipe_5e8.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/alt_synch_pipe_5e8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328021846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328021846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_5e8 Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_rpq1:auto_generated\|alt_synch_pipe_5e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_5e8\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_rpq1:auto_generated\|alt_synch_pipe_5e8:ws_dgrp\"" {  } { { "db/dcfifo_rpq1.tdf" "ws_dgrp" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/dcfifo_rpq1.tdf" 91 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328021856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0f9 " "Found entity 1: dffpipe_0f9" {  } { { "db/dffpipe_0f9.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/dffpipe_0f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328021906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328021906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0f9 Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_rpq1:auto_generated\|alt_synch_pipe_5e8:ws_dgrp\|dffpipe_0f9:dffpipe16 " "Elaborating entity \"dffpipe_0f9\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_rpq1:auto_generated\|alt_synch_pipe_5e8:ws_dgrp\|dffpipe_0f9:dffpipe16\"" {  } { { "db/alt_synch_pipe_5e8.tdf" "dffpipe16" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/alt_synch_pipe_5e8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328021906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_statemachine Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_statemachine:statemachine " "Elaborating entity \"alt_vipitc131_IS2Vid_statemachine\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_statemachine:statemachine\"" {  } { { "Qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "statemachine" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 1093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328021996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_alt_vip_mix_0 Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0 " "Elaborating entity \"Qsys_alt_vip_mix_0\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\"" {  } { { "Qsys/synthesis/Qsys.v" "alt_vip_mix_0" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328022056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_muxhot16 Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_muxhot16:to_output_wdata_muxinst " "Elaborating entity \"alt_cusp150_muxhot16\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_muxhot16:to_output_wdata_muxinst\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "to_output_wdata_muxinst" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328022556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_muxhot16 Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_muxhot16:to_output_writenext_trigger_muxinst " "Elaborating entity \"alt_cusp150_muxhot16\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_muxhot16:to_output_writenext_trigger_muxinst\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "to_output_writenext_trigger_muxinst" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328022616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_fifo Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_fifo:to_output " "Elaborating entity \"alt_cusp150_fifo\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_fifo:to_output\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "to_output" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328022676 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wrusedw alt_cusp150_fifo.vhd(56) " "Verilog HDL or VHDL warning at alt_cusp150_fifo.vhd(56): object \"wrusedw\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_fifo.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328022676 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_fifo:to_output"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "almost_full alt_cusp150_fifo.vhd(58) " "Verilog HDL or VHDL warning at alt_cusp150_fifo.vhd(58): object \"almost_full\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_fifo.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328022686 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_fifo:to_output"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdusedw alt_cusp150_fifo.vhd(59) " "Verilog HDL or VHDL warning at alt_cusp150_fifo.vhd(59): object \"rdusedw\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_fifo.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328022686 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_fifo:to_output"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "almost_empty alt_cusp150_fifo.vhd(61) " "Verilog HDL or VHDL warning at alt_cusp150_fifo.vhd(61): object \"almost_empty\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_fifo.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328022686 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_fifo:to_output"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_cusp150_fifo.vhd(158) " "VHDL Subtype or Type Declaration warning at alt_cusp150_fifo.vhd(158): subtype or type has null range" {  } { { "Qsys/synthesis/submodules/alt_cusp150_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_fifo.vhd" 158 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1496328022686 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_fifo:to_output"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_cusp150_fifo.vhd(172) " "VHDL Subtype or Type Declaration warning at alt_cusp150_fifo.vhd(172): subtype or type has null range" {  } { { "Qsys/synthesis/submodules/alt_cusp150_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_fifo.vhd" 172 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1496328022686 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_fifo:to_output"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_general_fifo Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_fifo:to_output\|alt_cusp150_general_fifo:the_fifo " "Elaborating entity \"alt_cusp150_general_fifo\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_fifo:to_output\|alt_cusp150_general_fifo:the_fifo\"" {  } { { "Qsys/synthesis/submodules/alt_cusp150_fifo.vhd" "the_fifo" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_fifo.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328022756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_fifo_usedw_calculator Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_fifo:to_output\|alt_cusp150_general_fifo:the_fifo\|alt_cusp150_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_cusp150_fifo_usedw_calculator\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_fifo:to_output\|alt_cusp150_general_fifo:the_fifo\|alt_cusp150_fifo_usedw_calculator:usedw_calculator\"" {  } { { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "usedw_calculator" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328022786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_one_bit_delay Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_fifo:to_output\|alt_cusp150_general_fifo:the_fifo\|alt_cusp150_fifo_usedw_calculator:usedw_calculator\|alt_cusp150_one_bit_delay:\\single_clock_gen:rdreq_delayer " "Elaborating entity \"alt_cusp150_one_bit_delay\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_fifo:to_output\|alt_cusp150_general_fifo:the_fifo\|alt_cusp150_fifo_usedw_calculator:usedw_calculator\|alt_cusp150_one_bit_delay:\\single_clock_gen:rdreq_delayer\"" {  } { { "Qsys/synthesis/submodules/alt_cusp150_fifo_usedw_calculator.vhd" "\\single_clock_gen:rdreq_delayer" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_fifo_usedw_calculator.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328022826 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_cusp150_one_bit_delay.vhd(66) " "VHDL Subtype or Type Declaration warning at alt_cusp150_one_bit_delay.vhd(66): subtype or type has null range" {  } { { "Qsys/synthesis/submodules/alt_cusp150_one_bit_delay.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_one_bit_delay.vhd" 66 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1496328022826 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_fifo:to_output|alt_cusp150_general_fifo:the_fifo|alt_cusp150_fifo_usedw_calculator:usedw_calculator|alt_cusp150_one_bit_delay:\single_clock_gen:rdreq_delayer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_one_bit_delay Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_fifo:to_output\|alt_cusp150_general_fifo:the_fifo\|alt_cusp150_fifo_usedw_calculator:usedw_calculator\|alt_cusp150_one_bit_delay:\\single_clock_gen:wrreq_delayer " "Elaborating entity \"alt_cusp150_one_bit_delay\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_fifo:to_output\|alt_cusp150_general_fifo:the_fifo\|alt_cusp150_fifo_usedw_calculator:usedw_calculator\|alt_cusp150_one_bit_delay:\\single_clock_gen:wrreq_delayer\"" {  } { { "Qsys/synthesis/submodules/alt_cusp150_fifo_usedw_calculator.vhd" "\\single_clock_gen:wrreq_delayer" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_fifo_usedw_calculator.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328022866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_logic_fifo Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_fifo:to_output\|alt_cusp150_general_fifo:the_fifo\|alt_cusp150_logic_fifo:\\single_clock_small_gen:logic_fifo " "Elaborating entity \"alt_cusp150_logic_fifo\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_fifo:to_output\|alt_cusp150_general_fifo:the_fifo\|alt_cusp150_logic_fifo:\\single_clock_small_gen:logic_fifo\"" {  } { { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "\\single_clock_small_gen:logic_fifo" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328022906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_fifo_usedw_calculator Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_fifo:to_output\|alt_cusp150_general_fifo:the_fifo\|alt_cusp150_logic_fifo:\\single_clock_small_gen:logic_fifo\|alt_cusp150_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_cusp150_fifo_usedw_calculator\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_fifo:to_output\|alt_cusp150_general_fifo:the_fifo\|alt_cusp150_logic_fifo:\\single_clock_small_gen:logic_fifo\|alt_cusp150_fifo_usedw_calculator:usedw_calculator\"" {  } { { "Qsys/synthesis/submodules/alt_cusp150_logic_fifo.vhd" "usedw_calculator" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_logic_fifo.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328022966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:output_read_reg " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:output_read_reg\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "output_read_reg" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328023026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:ctrl_packet_width_reg " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:ctrl_packet_width_reg\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "ctrl_packet_width_reg" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328023056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:ctrl_packet_height_reg " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:ctrl_packet_height_reg\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "ctrl_packet_height_reg" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328023096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:ispreviousendpacket_reg " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:ispreviousendpacket_reg\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "ispreviousendpacket_reg" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328023126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AU:ctrl_offset_au " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AU:ctrl_offset_au\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "ctrl_offset_au" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328023156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_avalon_st_input Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_avalon_st_input:din_0 " "Elaborating entity \"alt_cusp150_avalon_st_input\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_avalon_st_input:din_0\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "din_0" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 1007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328023196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_muxhot16 Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_muxhot16:din_1_takeb_trigger_muxinst " "Elaborating entity \"alt_cusp150_muxhot16\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_muxhot16:din_1_takeb_trigger_muxinst\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "din_1_takeb_trigger_muxinst" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 1040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328023246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_avalon_st_input Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_avalon_st_input:din_1 " "Elaborating entity \"alt_cusp150_avalon_st_input\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_avalon_st_input:din_1\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "din_1" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 1055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328023286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_muxbin2 Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_muxbin2:dout_wdata_muxinst " "Elaborating entity \"alt_cusp150_muxbin2\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_muxbin2:dout_wdata_muxinst\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "dout_wdata_muxinst" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328023356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AVALON_ST_OUTPUT Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AVALON_ST_OUTPUT:dout " "Elaborating entity \"ALT_CUSP150_AVALON_ST_OUTPUT\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AVALON_ST_OUTPUT:dout\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "dout" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 1168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328023426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_muxhot16 Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_muxhot16:control_addr_muxinst " "Elaborating entity \"alt_cusp150_muxhot16\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_muxhot16:control_addr_muxinst\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "control_addr_muxinst" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 1209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328023466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AVALON_MM_MEM_SLAVE Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AVALON_MM_MEM_SLAVE:control " "Elaborating entity \"ALT_CUSP150_AVALON_MM_MEM_SLAVE\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AVALON_MM_MEM_SLAVE:control\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "control" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 1223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328023506 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp150_avalon_mm_mem_slave.vhd(27) " "VHDL warning at alt_cusp150_avalon_mm_mem_slave.vhd(27): ignored assignment of value to null range" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_mem_slave.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_mem_slave.vhd" 27 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1496328023506 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AVALON_MM_MEM_SLAVE:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "internal_write alt_cusp150_avalon_mm_mem_slave.vhd(145) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_mem_slave.vhd(145): object \"internal_write\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_mem_slave.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_mem_slave.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328023506 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AVALON_MM_MEM_SLAVE:control"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp150_avalon_mm_mem_slave.vhd(241) " "VHDL warning at alt_cusp150_avalon_mm_mem_slave.vhd(241): ignored assignment of value to null range" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_mem_slave.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_mem_slave.vhd" 241 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1496328023506 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP150_AVALON_MM_MEM_SLAVE:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AVALON_MM_MEM_SLAVE:control\|altsyncram:\\ds1:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AVALON_MM_MEM_SLAVE:control\|altsyncram:\\ds1:altsyncram_component\"" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_mem_slave.vhd" "\\ds1:altsyncram_component" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_mem_slave.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328023686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b2o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b2o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b2o1 " "Found entity 1: altsyncram_b2o1" {  } { { "db/altsyncram_b2o1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_b2o1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328023856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328023856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b2o1 Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AVALON_MM_MEM_SLAVE:control\|altsyncram:\\ds1:altsyncram_component\|altsyncram_b2o1:auto_generated " "Elaborating entity \"altsyncram_b2o1\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AVALON_MM_MEM_SLAVE:control\|altsyncram:\\ds1:altsyncram_component\|altsyncram_b2o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328023856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AU:x_min_au " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AU:x_min_au\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "x_min_au" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 1264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328023916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AU:x_min_au_1 " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AU:x_min_au_1\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "x_min_au_1" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 1292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328023996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_muxbin2 Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_muxbin2:x_max_au_l_muxinst " "Elaborating entity \"alt_cusp150_muxbin2\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_muxbin2:x_max_au_l_muxinst\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "x_max_au_l_muxinst" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 1322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328024026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AU:x_max_au " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AU:x_max_au\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "x_max_au" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 1334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328024056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AU:x_max_au_1 " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AU:x_max_au_1\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "x_max_au_1" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 1372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328024096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:y_min_reg " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:y_min_reg\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "y_min_reg" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 1400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328024136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:y_min_reg_1 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:y_min_reg_1\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "y_min_reg_1" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 1423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328024166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AU:y_max_au " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AU:y_max_au\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "y_max_au" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 1446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328024196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AU:y_max_au_1 " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AU:y_max_au_1\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "y_max_au_1" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 1484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328024236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:just_read_reg " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:just_read_reg\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "just_read_reg" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 1541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328024286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:just_read_reg_39 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:just_read_reg_39\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "just_read_reg_39" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 1593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328024326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:widths_reg " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:widths_reg\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "widths_reg" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 1616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328024356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:widths_reg_41 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:widths_reg_41\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "widths_reg_41" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 1639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328024396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:heights_reg " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:heights_reg\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "heights_reg" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 1662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328024426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:heights_reg_43 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:heights_reg_43\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "heights_reg_43" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 1685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328024456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:layer_active_reg " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:layer_active_reg\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "layer_active_reg" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 1708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328024486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AU:pixel_sum_au " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AU:pixel_sum_au\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "pixel_sum_au" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 1731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328024516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AU:pixel_sum_au_47 " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AU:pixel_sum_au_47\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "pixel_sum_au_47" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 1759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328024566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AU:pixel_sum_au_472 " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AU:pixel_sum_au_472\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "pixel_sum_au_472" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 1787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328024596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AU:pixel_sum_au_473 " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AU:pixel_sum_au_473\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "pixel_sum_au_473" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 1815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328024636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AU:pixel_sum_au_474 " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AU:pixel_sum_au_474\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "pixel_sum_au_474" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 1843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328024676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AU:pixel_sum_au_475 " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AU:pixel_sum_au_475\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "pixel_sum_au_475" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 1871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328024716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:mix_this_layer_reg " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:mix_this_layer_reg\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "mix_this_layer_reg" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 1899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328024756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_muxbin2 Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_muxbin2:packetdimensions_reg_d_muxinst " "Elaborating entity \"alt_cusp150_muxbin2\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_muxbin2:packetdimensions_reg_d_muxinst\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "packetdimensions_reg_d_muxinst" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 1924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328024776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:packetdimensions_reg " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:packetdimensions_reg\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "packetdimensions_reg" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 1936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328024806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:packetdimensions_reg_110 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:packetdimensions_reg_110\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "packetdimensions_reg_110" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 1973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328024836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:packetdimensions_reg_1102 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:packetdimensions_reg_1102\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "packetdimensions_reg_1102" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 2010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328024866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:packetdimensions_reg_1103 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:packetdimensions_reg_1103\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "packetdimensions_reg_1103" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 2047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328024896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_muxhot16 Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_muxhot16:pc0_usenextpc_trigger_muxinst " "Elaborating entity \"alt_cusp150_muxhot16\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_muxhot16:pc0_usenextpc_trigger_muxinst\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "pc0_usenextpc_trigger_muxinst" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 2071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328024926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_pc Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_pc:pc0 " "Elaborating entity \"alt_cusp150_pc\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_pc:pc0\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "pc0" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 2111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328024966 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp150_pc.vhd(30) " "VHDL warning at alt_cusp150_pc.vhd(30): ignored assignment of value to null range" {  } { { "Qsys/synthesis/submodules/alt_cusp150_pc.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_pc.vhd" 30 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1496328024966 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_pc:pc0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_pc:pc0\|LPM_COUNTER:\\d2:lpm_counter_component " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_pc:pc0\|LPM_COUNTER:\\d2:lpm_counter_component\"" {  } { { "Qsys/synthesis/submodules/alt_cusp150_pc.vhd" "\\d2:lpm_counter_component" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_pc.vhd" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328025016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m3m " "Found entity 1: cntr_m3m" {  } { { "db/cntr_m3m.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/cntr_m3m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328025176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328025176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_m3m Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_pc:pc0\|LPM_COUNTER:\\d2:lpm_counter_component\|cntr_m3m:auto_generated " "Elaborating entity \"cntr_m3m\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_pc:pc0\|LPM_COUNTER:\\d2:lpm_counter_component\|cntr_m3m:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328025176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_muxhot16 Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_muxhot16:pc1_usenextpc_trigger_muxinst " "Elaborating entity \"alt_cusp150_muxhot16\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_muxhot16:pc1_usenextpc_trigger_muxinst\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "pc1_usenextpc_trigger_muxinst" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 2279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328025226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_pc Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_pc:pc1 " "Elaborating entity \"alt_cusp150_pc\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_pc:pc1\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "pc1" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 2298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328025266 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp150_pc.vhd(30) " "VHDL warning at alt_cusp150_pc.vhd(30): ignored assignment of value to null range" {  } { { "Qsys/synthesis/submodules/alt_cusp150_pc.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_pc.vhd" 30 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1496328025266 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_mix_0:alt_vip_mix_0|alt_cusp150_pc:pc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:backgroundpatternwidth_id_2588_line148 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:backgroundpatternwidth_id_2588_line148\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "backgroundpatternwidth_id_2588_line148" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 2442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328025336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:wordaddress_0_id_2592_line216 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:wordaddress_0_id_2592_line216\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "wordaddress_0_id_2592_line216" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 2465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328025366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:notdisabled_0_id_2594_line467 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:notdisabled_0_id_2594_line467\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "notdisabled_0_id_2594_line467" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 2488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328025396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:headertype_0_id_2596_line463 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:headertype_0_id_2596_line463\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "headertype_0_id_2596_line463" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 2511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328025426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:notdisabled_1_id_2600_line467 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:notdisabled_1_id_2600_line467\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "notdisabled_1_id_2600_line467" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 2534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328025446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:headertype_1_id_2602_line463 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:headertype_1_id_2602_line463\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "headertype_1_id_2602_line463" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 2557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328025476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:wordaddress_2_id_2604_line216 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:wordaddress_2_id_2604_line216\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "wordaddress_2_id_2604_line216" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 2580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328025506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:wordaddress_4_id_2608_line216 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:wordaddress_4_id_2608_line216\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "wordaddress_4_id_2608_line216" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328025536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:cond540_0_id_2610 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:cond540_0_id_2610\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "cond540_0_id_2610" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 2626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328025566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AU:i_id_2612_line409 " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AU:i_id_2612_line409\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "i_id_2612_line409" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 2653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328025596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:discard_complete_0_id_2615_line758 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:discard_complete_0_id_2615_line758\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "discard_complete_0_id_2615_line758" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 2681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328025626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:discard_complete_1_id_2617_line758 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:discard_complete_1_id_2617_line758\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "discard_complete_1_id_2617_line758" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 2704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328025656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AU:j_cp1_id_2619_line605 " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AU:j_cp1_id_2619_line605\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "j_cp1_id_2619_line605" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 2731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328025676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AU:j_id_2622_line606 " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AU:j_id_2622_line606\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "j_id_2622_line606" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 2763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328025716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:background_eop_0_id_2625_line629 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:background_eop_0_id_2625_line629\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "background_eop_0_id_2625_line629" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 2791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328025756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:background_eop_1_id_2627_line629 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:background_eop_1_id_2627_line629\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "background_eop_1_id_2627_line629" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328025776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:isbackgroundlayer_id_2629_line166 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:isbackgroundlayer_id_2629_line166\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "isbackgroundlayer_id_2629_line166" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 2841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328025806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AU:k_id_2632_line311 " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AU:k_id_2632_line311\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "k_id_2632_line311" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 2868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328025836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:replyflag_id_2635_line146 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:replyflag_id_2635_line146\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "replyflag_id_2635_line146" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 2910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328025866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:newcontrolpacketreceived_id_2638_line145 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:newcontrolpacketreceived_id_2638_line145\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "newcontrolpacketreceived_id_2638_line145" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 2947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328025916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:isnotimagedata_0_id_2641_line164 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:isnotimagedata_0_id_2641_line164\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "isnotimagedata_0_id_2641_line164" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 2970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328025946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:iscontrolpacket_0_id_2643_line165 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:iscontrolpacket_0_id_2643_line165\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "iscontrolpacket_0_id_2643_line165" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 2993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328025976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:cond205_0_id_2645 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:cond205_0_id_2645\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "cond205_0_id_2645" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 3016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328025996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:eop_id_2651_line303 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:eop_id_2651_line303\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "eop_id_2651_line303" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328026026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_muxbin2 Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_muxbin2:width_counter_id_2654_line304_a_muxinst " "Elaborating entity \"alt_cusp150_muxbin2\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_muxbin2:width_counter_id_2654_line304_a_muxinst\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "width_counter_id_2654_line304_a_muxinst" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 3064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328026056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AU:width_counter_id_2654_line304 " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AU:width_counter_id_2654_line304\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "width_counter_id_2654_line304" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 3080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328026086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:cond288_0_id_2659 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:cond288_0_id_2659\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "cond288_0_id_2659" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 3108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328026126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_cmp Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_cmp:fu_id_3690_line479_65 " "Elaborating entity \"alt_cusp150_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_cmp:fu_id_3690_line479_65\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "fu_id_3690_line479_65" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 3127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328026166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_cmp Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_cmp:fu_id_3754_line479_65 " "Elaborating entity \"alt_cusp150_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_cmp:fu_id_3754_line479_65\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "fu_id_3754_line479_65" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328026196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_cmp Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_cmp:fu_id_3817_line521_65 " "Elaborating entity \"alt_cusp150_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_cmp:fu_id_3817_line521_65\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "fu_id_3817_line521_65" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 3161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328026216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_cmp Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_cmp:fu_id_3840_line603_28 " "Elaborating entity \"alt_cusp150_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_cmp:fu_id_3840_line603_28\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "fu_id_3840_line603_28" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328026246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_cmp Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_cmp:fu_id_3902_line606_65 " "Elaborating entity \"alt_cusp150_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_cmp:fu_id_3902_line606_65\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "fu_id_3902_line606_65" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 3195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328026286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_cmp Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_cmp:fu_id_4054_line629_51 " "Elaborating entity \"alt_cusp150_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_cmp:fu_id_4054_line629_51\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "fu_id_4054_line629_51" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 3212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328026316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_cmp Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_cmp:fu_id_4140_line629_70 " "Elaborating entity \"alt_cusp150_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_cmp:fu_id_4140_line629_70\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "fu_id_4140_line629_70" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 3229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328026356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AU:fu_id_4212_line629_70 " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP150_AU:fu_id_4212_line629_70\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "fu_id_4212_line629_70" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 3250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328026376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_cmp Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_cmp:fu_id_4274_line637_96 " "Elaborating entity \"alt_cusp150_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_cmp:fu_id_4274_line637_96\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "fu_id_4274_line637_96" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 3274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328026416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_cmp Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_cmp:fu_id_4348_line638_72 " "Elaborating entity \"alt_cusp150_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_cmp:fu_id_4348_line638_72\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "fu_id_4348_line638_72" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 3291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328026456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_cmp Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_cmp:fu_id_4422_line639_68 " "Elaborating entity \"alt_cusp150_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_cmp:fu_id_4422_line639_68\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "fu_id_4422_line639_68" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 3308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328026486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_cmp Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_cmp:fu_id_4484_line639_122 " "Elaborating entity \"alt_cusp150_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_cmp:fu_id_4484_line639_122\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "fu_id_4484_line639_122" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 3325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328026516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_cmp Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_cmp:fu_id_4693_line245_69 " "Elaborating entity \"alt_cusp150_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_cmp:fu_id_4693_line245_69\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "fu_id_4693_line245_69" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 3342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328026556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_cmp Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_cmp:fu_id_4723_line253_47 " "Elaborating entity \"alt_cusp150_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_cmp:fu_id_4723_line253_47\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "fu_id_4723_line253_47" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 3359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328026586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:eop_0_comb_id_5863 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:eop_0_comb_id_5863\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "eop_0_comb_id_5863" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 3578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328026626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:eop_1_comb_id_5866 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:eop_1_comb_id_5866\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "eop_1_comb_id_5866" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 3601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328026646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:mix_this_layer_1_0_stage_1_id_5869 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:mix_this_layer_1_0_stage_1_id_5869\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "mix_this_layer_1_0_stage_1_id_5869" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 3624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328026676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:mix_this_layer_1_0_stage_2_id_5872 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:mix_this_layer_1_0_stage_2_id_5872\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "mix_this_layer_1_0_stage_2_id_5872" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 3647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328026706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:din_0_10_stage_1_id_5875 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:din_0_10_stage_1_id_5875\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "din_0_10_stage_1_id_5875" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 3670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328026736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:background_eop_1_stage_1_id_5878 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:background_eop_1_stage_1_id_5878\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "background_eop_1_stage_1_id_5878" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 3693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328026766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:background_eop_1_stage_2_id_5881 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:background_eop_1_stage_2_id_5881\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "background_eop_1_stage_2_id_5881" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 3716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328026796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:pixel_output_0_0_comb_id_5884 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:pixel_output_0_0_comb_id_5884\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "pixel_output_0_0_comb_id_5884" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 3739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328026826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:pixel_output_1_0_comb_id_5887 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:pixel_output_1_0_comb_id_5887\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "pixel_output_1_0_comb_id_5887" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 3762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328026856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:pixel_output_2_0_comb_id_5890 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:pixel_output_2_0_comb_id_5890\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "pixel_output_2_0_comb_id_5890" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 3785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328026886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:output_read_5_stage_1_id_5893 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:output_read_5_stage_1_id_5893\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "output_read_5_stage_1_id_5893" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 3808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328026926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:op_3099_comb_id_5896 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:op_3099_comb_id_5896\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "op_3099_comb_id_5896" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 3831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328026956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:justreadqueue_1_2_comb_id_5899 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:justreadqueue_1_2_comb_id_5899\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "justreadqueue_1_2_comb_id_5899" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 3854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328026976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:justreadqueue_2_2_comb_id_5902 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:justreadqueue_2_2_comb_id_5902\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "justreadqueue_2_2_comb_id_5902" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 3877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328027016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:justreadqueue_1_3_comb_id_5905 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp150_reg:justreadqueue_1_3_comb_id_5905\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" "justreadqueue_1_3_comb_id_5905" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_mix_0.vhd" 3900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328027046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_alt_vip_vfb_0 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0 " "Elaborating entity \"Qsys_alt_vip_vfb_0\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\"" {  } { { "Qsys/synthesis/Qsys.v" "alt_vip_vfb_0" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328027086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_muxbin2 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_muxbin2:vfb_writer_packet_write_address_au_l_muxinst " "Elaborating entity \"alt_cusp150_muxbin2\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_muxbin2:vfb_writer_packet_write_address_au_l_muxinst\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_packet_write_address_au_l_muxinst" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 1088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328027796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP150_AU:vfb_writer_packet_write_address_au " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP150_AU:vfb_writer_packet_write_address_au\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_packet_write_address_au" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 1114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328027836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP150_AU:vfb_writer_first_packet_id_au " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP150_AU:vfb_writer_first_packet_id_au\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_first_packet_id_au" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328027906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP150_AU:vfb_writer_next_to_last_packet_id_au " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP150_AU:vfb_writer_next_to_last_packet_id_au\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_next_to_last_packet_id_au" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 1216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328027946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP150_AU:vfb_writer_overflow_trigger_au " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP150_AU:vfb_writer_overflow_trigger_au\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_overflow_trigger_au" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 1258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328027986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_writer_overflow_flag_reg " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_writer_overflow_flag_reg\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_overflow_flag_reg" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 1304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328028016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP150_AU:vfb_writer_length_counter_au " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP150_AU:vfb_writer_length_counter_au\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_length_counter_au" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 1346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328028056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP150_AU:vfb_writer_word_counter_au " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP150_AU:vfb_writer_word_counter_au\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_word_counter_au" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 1404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328028116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP150_AU:vfb_writer_word_counter_trigger_au " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP150_AU:vfb_writer_word_counter_trigger_au\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_word_counter_trigger_au" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 1465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328028166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_writer_field_width_reg " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_writer_field_width_reg\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_field_width_reg" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 1493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328028196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_writer_field_height_reg " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_writer_field_height_reg\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_field_height_reg" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 1516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328028226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_writer_field_interlace_reg " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_writer_field_interlace_reg\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_field_interlace_reg" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 1567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328028266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_muxbin2 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_muxbin2:vfb_check_samples_width_au_l_muxinst " "Elaborating entity \"alt_cusp150_muxbin2\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_muxbin2:vfb_check_samples_width_au_l_muxinst\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_check_samples_width_au_l_muxinst" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 1592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328028286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP150_AU:vfb_check_samples_width_au " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP150_AU:vfb_check_samples_width_au\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_check_samples_width_au" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 1632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328028326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP150_AU:vfb_check_field_height_au " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP150_AU:vfb_check_field_height_au\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_check_field_height_au" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 1688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328028386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP150_AU:vfb_writer_write_address_au " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP150_AU:vfb_writer_write_address_au\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_write_address_au" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 1746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328028436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_writer_just_read_reg " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_writer_just_read_reg\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_just_read_reg" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 1790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328028486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:sizemismatch_reg " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:sizemismatch_reg\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "sizemismatch_reg" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 1842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328028526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP150_AU:vfb_reader_read_address_au " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP150_AU:vfb_reader_read_address_au\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_reader_read_address_au" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 1865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328028546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP150_AU:vfb_reader_packet_read_address_au " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP150_AU:vfb_reader_packet_read_address_au\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_reader_packet_read_address_au" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 1908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328028606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP150_AU:vfb_reader_current_packet_id_au " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP150_AU:vfb_reader_current_packet_id_au\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_reader_current_packet_id_au" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 1958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328028656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_avalon_st_input Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_st_input:din " "Elaborating entity \"alt_cusp150_avalon_st_input\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_st_input:din\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "din" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 1999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328028686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_muxhot16 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_muxhot16:dout_wdata_muxinst " "Elaborating entity \"alt_cusp150_muxhot16\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_muxhot16:dout_wdata_muxinst\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "dout_wdata_muxinst" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328028746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_muxbin2 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_muxbin2:read_master_len_be_muxinst " "Elaborating entity \"alt_cusp150_muxbin2\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_muxbin2:read_master_len_be_muxinst\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "read_master_len_be_muxinst" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328028836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_avalon_mm_bursting_master_fifo Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master " "Elaborating entity \"alt_cusp150_avalon_mm_bursting_master_fifo\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "read_master" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328028906 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrusedw alt_cusp150_avalon_mm_bursting_master_fifo.vhd(175) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(175): object \"wdata_fifo_wrusedw\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328028906 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_full alt_cusp150_avalon_mm_bursting_master_fifo.vhd(176) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(176): object \"wdata_fifo_full\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328028906 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_full alt_cusp150_avalon_mm_bursting_master_fifo.vhd(177) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(177): object \"wdata_fifo_almost_full\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328028906 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty alt_cusp150_avalon_mm_bursting_master_fifo.vhd(179) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(179): object \"wdata_fifo_empty\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328028906 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_empty alt_cusp150_avalon_mm_bursting_master_fifo.vhd(180) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(180): object \"wdata_fifo_almost_empty\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328028906 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrreq alt_cusp150_avalon_mm_bursting_master_fifo.vhd(181) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(181): object \"wdata_fifo_wrreq\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328028906 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_data alt_cusp150_avalon_mm_bursting_master_fifo.vhd(182) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(182): object \"wdata_fifo_data\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328028906 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_rdreq alt_cusp150_avalon_mm_bursting_master_fifo.vhd(183) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(183): object \"wdata_fifo_rdreq\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328028906 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_q alt_cusp150_avalon_mm_bursting_master_fifo.vhd(184) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(184): object \"wdata_fifo_q\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328028906 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty_next alt_cusp150_avalon_mm_bursting_master_fifo.vhd(186) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_empty_next\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328028906 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_full alt_cusp150_avalon_mm_bursting_master_fifo.vhd(190) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(190): object \"rdata_fifo_full\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328028906 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_full alt_cusp150_avalon_mm_bursting_master_fifo.vhd(191) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(191): object \"rdata_fifo_almost_full\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328028916 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_rdusedw alt_cusp150_avalon_mm_bursting_master_fifo.vhd(192) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(192): object \"rdata_fifo_rdusedw\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328028916 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_empty alt_cusp150_avalon_mm_bursting_master_fifo.vhd(194) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_empty\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328028916 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_wrusedw alt_cusp150_avalon_mm_bursting_master_fifo.vhd(209) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(209): object \"cmd_fifo_wrusedw\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328028916 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_full alt_cusp150_avalon_mm_bursting_master_fifo.vhd(211) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(211): object \"cmd_fifo_almost_full\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328028916 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_rdusedw alt_cusp150_avalon_mm_bursting_master_fifo.vhd(212) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_rdusedw\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328028916 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_empty alt_cusp150_avalon_mm_bursting_master_fifo.vhd(214) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_empty\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328028916 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writing alt_cusp150_avalon_mm_bursting_master_fifo.vhd(226) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(226): object \"writing\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328028916 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reading alt_cusp150_avalon_mm_bursting_master_fifo.vhd(226) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(226): object \"reading\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328028916 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_en alt_cusp150_avalon_mm_bursting_master_fifo.vhd(236) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(236): object \"wdata_en\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328028916 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_general_fifo Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo " "Elaborating entity \"alt_cusp150_general_fifo\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\"" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "\\read_used_gen_gen:rdata_fifo" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328029046 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_fifo_empty alt_cusp150_general_fifo.vhd(232) " "Verilog HDL or VHDL warning at alt_cusp150_general_fifo.vhd(232): object \"ram_fifo_empty\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 232 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328029056 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_fifo_usedw_calculator Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_cusp150_fifo_usedw_calculator\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_fifo_usedw_calculator:usedw_calculator\"" {  } { { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "usedw_calculator" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328029086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_one_bit_delay Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_fifo_usedw_calculator:usedw_calculator\|alt_cusp150_one_bit_delay:\\single_clock_gen:wrreq_delayer " "Elaborating entity \"alt_cusp150_one_bit_delay\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_fifo_usedw_calculator:usedw_calculator\|alt_cusp150_one_bit_delay:\\single_clock_gen:wrreq_delayer\"" {  } { { "Qsys/synthesis/submodules/alt_cusp150_fifo_usedw_calculator.vhd" "\\single_clock_gen:wrreq_delayer" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_fifo_usedw_calculator.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328029136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_ram_fifo Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_cusp150_ram_fifo\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328029176 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_cusp150_ram_fifo.vhd(130) " "Verilog HDL or VHDL warning at alt_cusp150_ram_fifo.vhd(130): object \"port_a_q\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328029176 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "ram" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328029256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_11s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_11s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_11s1 " "Found entity 1: altsyncram_11s1" {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328029476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328029476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_11s1 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated " "Elaborating entity \"altsyncram_11s1\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328029486 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2173 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1496328029486 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_general_fifo Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:cmd_fifo " "Elaborating entity \"alt_cusp150_general_fifo\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:cmd_fifo\"" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "cmd_fifo" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328029586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_fifo_usedw_calculator Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_cusp150_fifo_usedw_calculator\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_fifo_usedw_calculator:usedw_calculator\"" {  } { { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "usedw_calculator" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328029626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_logic_fifo Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_logic_fifo:\\single_clock_small_gen:logic_fifo " "Elaborating entity \"alt_cusp150_logic_fifo\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_logic_fifo:\\single_clock_small_gen:logic_fifo\"" {  } { { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "\\single_clock_small_gen:logic_fifo" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328029676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_pulling_width_adapter Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_pulling_width_adapter:read_master_pull " "Elaborating entity \"alt_cusp150_pulling_width_adapter\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_pulling_width_adapter:read_master_pull\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "read_master_pull" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328029756 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_cusp150_pulling_width_adapter.vhd(98) " "VHDL Subtype or Type Declaration warning at alt_cusp150_pulling_width_adapter.vhd(98): subtype or type has null range" {  } { { "Qsys/synthesis/submodules/alt_cusp150_pulling_width_adapter.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_pulling_width_adapter.vhd" 98 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1496328029756 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_pulling_width_adapter:read_master_pull"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp150_pulling_width_adapter.vhd(98) " "VHDL warning at alt_cusp150_pulling_width_adapter.vhd(98): ignored assignment of value to null range" {  } { { "Qsys/synthesis/submodules/alt_cusp150_pulling_width_adapter.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_pulling_width_adapter.vhd" 98 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1496328029756 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_pulling_width_adapter:read_master_pull"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_cusp150_pulling_width_adapter.vhd(110) " "VHDL Subtype or Type Declaration warning at alt_cusp150_pulling_width_adapter.vhd(110): subtype or type has null range" {  } { { "Qsys/synthesis/submodules/alt_cusp150_pulling_width_adapter.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_pulling_width_adapter.vhd" 110 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1496328029756 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_pulling_width_adapter:read_master_pull"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_cusp150_pulling_width_adapter.vhd(114) " "VHDL Subtype or Type Declaration warning at alt_cusp150_pulling_width_adapter.vhd(114): subtype or type has null range" {  } { { "Qsys/synthesis/submodules/alt_cusp150_pulling_width_adapter.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_pulling_width_adapter.vhd" 114 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1496328029756 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_pulling_width_adapter:read_master_pull"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp150_pulling_width_adapter.vhd(114) " "VHDL warning at alt_cusp150_pulling_width_adapter.vhd(114): ignored assignment of value to null range" {  } { { "Qsys/synthesis/submodules/alt_cusp150_pulling_width_adapter.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_pulling_width_adapter.vhd" 114 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1496328029756 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_pulling_width_adapter:read_master_pull"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_cusp150_pulling_width_adapter.vhd(143) " "VHDL Subtype or Type Declaration warning at alt_cusp150_pulling_width_adapter.vhd(143): subtype or type has null range" {  } { { "Qsys/synthesis/submodules/alt_cusp150_pulling_width_adapter.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_pulling_width_adapter.vhd" 143 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1496328029756 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_pulling_width_adapter:read_master_pull"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_avalon_mm_bursting_master_fifo Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master " "Elaborating entity \"alt_cusp150_avalon_mm_bursting_master_fifo\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "write_master" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328029816 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrusedw alt_cusp150_avalon_mm_bursting_master_fifo.vhd(175) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(175): object \"wdata_fifo_wrusedw\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328029826 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_full alt_cusp150_avalon_mm_bursting_master_fifo.vhd(177) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(177): object \"wdata_fifo_almost_full\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328029826 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty_next alt_cusp150_avalon_mm_bursting_master_fifo.vhd(186) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_empty_next\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328029826 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_wrusedw alt_cusp150_avalon_mm_bursting_master_fifo.vhd(189) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(189): object \"rdata_fifo_wrusedw\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328029826 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_full alt_cusp150_avalon_mm_bursting_master_fifo.vhd(190) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(190): object \"rdata_fifo_full\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328029826 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_full alt_cusp150_avalon_mm_bursting_master_fifo.vhd(191) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(191): object \"rdata_fifo_almost_full\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328029826 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_rdusedw alt_cusp150_avalon_mm_bursting_master_fifo.vhd(192) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(192): object \"rdata_fifo_rdusedw\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328029826 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_empty alt_cusp150_avalon_mm_bursting_master_fifo.vhd(193) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(193): object \"rdata_fifo_empty\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328029826 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_empty alt_cusp150_avalon_mm_bursting_master_fifo.vhd(194) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_empty\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328029826 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_wrreq alt_cusp150_avalon_mm_bursting_master_fifo.vhd(195) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(195): object \"rdata_fifo_wrreq\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328029826 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_data alt_cusp150_avalon_mm_bursting_master_fifo.vhd(196) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(196): object \"rdata_fifo_data\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328029826 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_rdreq alt_cusp150_avalon_mm_bursting_master_fifo.vhd(197) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(197): object \"rdata_fifo_rdreq\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328029826 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_q alt_cusp150_avalon_mm_bursting_master_fifo.vhd(198) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(198): object \"rdata_fifo_q\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328029826 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_wrusedw_safe alt_cusp150_avalon_mm_bursting_master_fifo.vhd(201) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(201): object \"rdata_fifo_wrusedw_safe\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328029826 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_has_space_next_threshold alt_cusp150_avalon_mm_bursting_master_fifo.vhd(202) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(202): object \"rdata_fifo_has_space_next_threshold\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328029826 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_has_space_next alt_cusp150_avalon_mm_bursting_master_fifo.vhd(203) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(203): object \"rdata_fifo_has_space_next\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328029826 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rdata_fifo_space_available alt_cusp150_avalon_mm_bursting_master_fifo.vhd(204) " "VHDL Signal Declaration warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(204): used explicit default value for signal \"rdata_fifo_space_available\" because signal was never assigned a value" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 204 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1496328029836 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_wrusedw alt_cusp150_avalon_mm_bursting_master_fifo.vhd(209) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(209): object \"cmd_fifo_wrusedw\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328029836 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_full alt_cusp150_avalon_mm_bursting_master_fifo.vhd(211) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(211): object \"cmd_fifo_almost_full\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328029836 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_rdusedw alt_cusp150_avalon_mm_bursting_master_fifo.vhd(212) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_rdusedw\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328029836 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_empty alt_cusp150_avalon_mm_bursting_master_fifo.vhd(214) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_empty\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328029836 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reading alt_cusp150_avalon_mm_bursting_master_fifo.vhd(226) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(226): object \"reading\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328029836 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_en alt_cusp150_avalon_mm_bursting_master_fifo.vhd(236) " "Verilog HDL or VHDL warning at alt_cusp150_avalon_mm_bursting_master_fifo.vhd(236): object \"rdata_en\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328029836 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_general_fifo Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo " "Elaborating entity \"alt_cusp150_general_fifo\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\"" {  } { { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "cmd_fifo" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328030036 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdreq_delay alt_cusp150_general_fifo.vhd(111) " "Verilog HDL or VHDL warning at alt_cusp150_general_fifo.vhd(111): object \"rdreq_delay\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328030036 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logic_fifo_full alt_cusp150_general_fifo.vhd(268) " "Verilog HDL or VHDL warning at alt_cusp150_general_fifo.vhd(268): object \"logic_fifo_full\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328030046 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_fifo_usedw_calculator Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_cusp150_fifo_usedw_calculator\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_fifo_usedw_calculator:usedw_calculator\"" {  } { { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "usedw_calculator" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328030086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_one_bit_delay Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_fifo_usedw_calculator:usedw_calculator\|alt_cusp150_one_bit_delay:\\single_clock_gen:wrreq_delayer " "Elaborating entity \"alt_cusp150_one_bit_delay\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_fifo_usedw_calculator:usedw_calculator\|alt_cusp150_one_bit_delay:\\single_clock_gen:wrreq_delayer\"" {  } { { "Qsys/synthesis/submodules/alt_cusp150_fifo_usedw_calculator.vhd" "\\single_clock_gen:wrreq_delayer" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_fifo_usedw_calculator.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328030126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_ram_fifo Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_cusp150_ram_fifo\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328030176 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_cusp150_ram_fifo.vhd(130) " "Verilog HDL or VHDL warning at alt_cusp150_ram_fifo.vhd(130): object \"port_a_q\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328030176 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "ram" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328030246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_trr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_trr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_trr1 " "Found entity 1: altsyncram_trr1" {  } { { "db/altsyncram_trr1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_trr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328030426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328030426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_trr1 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated " "Elaborating entity \"altsyncram_trr1\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328030426 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_trr1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1496328030426 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_fifo_usedw_calculator Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_cusp150_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_cusp150_fifo_usedw_calculator\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_cusp150_fifo_usedw_calculator:usedw_calculator\"" {  } { { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "usedw_calculator" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328030506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_logic_fifo Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo " "Elaborating entity \"alt_cusp150_logic_fifo\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\"" {  } { { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328030566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_one_bit_delay Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer " "Elaborating entity \"alt_cusp150_one_bit_delay\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer\"" {  } { { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328030656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_pushing_width_adapter Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_pushing_width_adapter:write_master_push " "Elaborating entity \"alt_cusp150_pushing_width_adapter\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_pushing_width_adapter:write_master_push\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "write_master_push" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328030696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_muxbin2 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_muxbin2:vfb_writer_packets_sample_length_reg_d_muxinst " "Elaborating entity \"alt_cusp150_muxbin2\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_muxbin2:vfb_writer_packets_sample_length_reg_d_muxinst\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_packets_sample_length_reg_d_muxinst" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328030736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_writer_packets_sample_length_reg " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_writer_packets_sample_length_reg\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_packets_sample_length_reg" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328030766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_writer_packets_word_length_reg " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_writer_packets_word_length_reg\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_packets_word_length_reg" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328030806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:msg_packets_sample_length_reg " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:msg_packets_sample_length_reg\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "msg_packets_sample_length_reg" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328030836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:msg_packets_word_length_reg " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:msg_packets_word_length_reg\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "msg_packets_word_length_reg" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328030866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:packetdimensions_reg_138 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:packetdimensions_reg_138\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "packetdimensions_reg_138" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328030906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:packetdimensions_reg_1382 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:packetdimensions_reg_1382\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "packetdimensions_reg_1382" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328030936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:packetdimensions_reg_1383 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:packetdimensions_reg_1383\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "packetdimensions_reg_1383" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328030966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:output_reg " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:output_reg\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "output_reg" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328030996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:output_reg_175 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:output_reg_175\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "output_reg_175" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328031036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:output_reg_1752 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:output_reg_1752\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "output_reg_1752" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328031076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:output_reg_1753 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:output_reg_1753\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "output_reg_1753" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328031106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:output_reg_1754 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:output_reg_1754\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "output_reg_1754" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328031146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:output_reg_1755 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:output_reg_1755\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "output_reg_1755" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328031186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:output_reg_1756 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:output_reg_1756\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "output_reg_1756" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328031206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:output_reg_1757 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:output_reg_1757\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "output_reg_1757" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328031236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:output_reg_1758 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:output_reg_1758\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "output_reg_1758" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328031266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_pc Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_pc:pc0 " "Elaborating entity \"alt_cusp150_pc\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_pc:pc0\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "pc0" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 3026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328031306 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp150_pc.vhd(30) " "VHDL warning at alt_cusp150_pc.vhd(30): ignored assignment of value to null range" {  } { { "Qsys/synthesis/submodules/alt_cusp150_pc.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_pc.vhd" 30 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1496328031306 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_pc:pc0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_muxhot16 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_muxhot16:pc1_usenextpc_trigger_muxinst " "Elaborating entity \"alt_cusp150_muxhot16\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_muxhot16:pc1_usenextpc_trigger_muxinst\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "pc1_usenextpc_trigger_muxinst" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 3147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328031376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_pc Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_pc:pc1 " "Elaborating entity \"alt_cusp150_pc\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_pc:pc1\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "pc1" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 3184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328031446 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp150_pc.vhd(30) " "VHDL warning at alt_cusp150_pc.vhd(30): ignored assignment of value to null range" {  } { { "Qsys/synthesis/submodules/alt_cusp150_pc.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_pc.vhd" 30 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1496328031446 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_pc:pc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_muxbin2 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_muxbin2:msg_buffer_reply_id_3395_line162_d_muxinst " "Elaborating entity \"alt_cusp150_muxbin2\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_muxbin2:msg_buffer_reply_id_3395_line162_d_muxinst\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "msg_buffer_reply_id_3395_line162_d_muxinst" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 3303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328031506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:msg_buffer_reply_id_3395_line162 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:msg_buffer_reply_id_3395_line162\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "msg_buffer_reply_id_3395_line162" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 3315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328031536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:msg_buffer_id_3400_line170 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:msg_buffer_id_3400_line170\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "msg_buffer_id_3400_line170" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 3352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328031576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_muxbin2 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_muxbin2:msg_field_width_id_3404_line172_d_muxinst " "Elaborating entity \"alt_cusp150_muxbin2\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_muxbin2:msg_field_width_id_3404_line172_d_muxinst\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "msg_field_width_id_3404_line172_d_muxinst" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 3377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328031596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:msg_field_width_id_3404_line172 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:msg_field_width_id_3404_line172\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "msg_field_width_id_3404_line172" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 3389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328031636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:msg_field_height_id_3408_line174 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:msg_field_height_id_3408_line174\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "msg_field_height_id_3408_line174" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 3426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328031666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:msg_field_interlace_id_3412_line176 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:msg_field_interlace_id_3412_line176\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "msg_field_interlace_id_3412_line176" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 3463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328031716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:msg_samples_in_field_id_3416_line178 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:msg_samples_in_field_id_3416_line178\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "msg_samples_in_field_id_3416_line178" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 3500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328031746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:msg_words_in_field_id_3420_line180 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:msg_words_in_field_id_3420_line180\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "msg_words_in_field_id_3420_line180" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 3537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328031826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:msg_first_packet_id_3424_line222 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:msg_first_packet_id_3424_line222\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "msg_first_packet_id_3424_line222" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 3574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328031866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:msg_next_to_last_packet_id_3428_line223 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:msg_next_to_last_packet_id_3428_line223\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "msg_next_to_last_packet_id_3428_line223" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 3611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328031906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_writer_buffer_id_3432_line228 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_writer_buffer_id_3432_line228\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_buffer_id_3432_line228" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 3634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328031956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:write_to_read_buf_id_3435_line153 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:write_to_read_buf_id_3435_line153\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "write_to_read_buf_id_3435_line153" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 3657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328032056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:write_to_read_ack_id_3438_line164 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:write_to_read_ack_id_3438_line164\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "write_to_read_ack_id_3438_line164" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 3680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328032076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_writer_packet_base_address_0_id_3441_line204 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_writer_packet_base_address_0_id_3441_line204\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_writer_packet_base_address_0_id_3441_line204" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 3703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328032106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:isnotimagedata_0_id_3443_line144 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:isnotimagedata_0_id_3443_line144\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "isnotimagedata_0_id_3443_line144" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 3726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328032196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:iscontrolpacket_0_id_3445_line202 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:iscontrolpacket_0_id_3445_line202\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "iscontrolpacket_0_id_3445_line202" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 3749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328032216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:no_last_burst_0_id_3447_line301 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:no_last_burst_0_id_3447_line301\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "no_last_burst_0_id_3447_line301" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 3772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328032266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_samples_width_0_id_3451_line255 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_samples_width_0_id_3451_line255\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_samples_width_0_id_3451_line255" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 3795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328032286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:no_last_burst_0_id_3453_line585 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:no_last_burst_0_id_3453_line585\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "no_last_burst_0_id_3453_line585" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 3818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328032326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:cond588_0_id_3455 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:cond588_0_id_3455\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "cond588_0_id_3455" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 3841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328032366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:drop_0_id_3457_line345 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:drop_0_id_3457_line345\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "drop_0_id_3457_line345" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 3864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328032386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:loop_repeat_0_id_3459_line367 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:loop_repeat_0_id_3459_line367\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "loop_repeat_0_id_3459_line367" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 3887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328032416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:burst_trigger_0_id_3461_line563 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:burst_trigger_0_id_3461_line563\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "burst_trigger_0_id_3461_line563" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 3910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328032446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:cond568_0_id_3463 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:cond568_0_id_3463\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "cond568_0_id_3463" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 3933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328032476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:cond290_0_id_3467 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:cond290_0_id_3467\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "cond290_0_id_3467" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 3956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328032506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_reader_buffer_id_3469_line865 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_reader_buffer_id_3469_line865\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_reader_buffer_id_3469_line865" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 3979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328032536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:read_to_write_ack_id_3472_line156 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:read_to_write_ack_id_3472_line156\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "read_to_write_ack_id_3472_line156" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 4002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328032576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:read_to_write_buf_id_3475_line160 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:read_to_write_buf_id_3475_line160\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "read_to_write_buf_id_3475_line160" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 4025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328032606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_reader_field_width_0_id_3478_line773 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_reader_field_width_0_id_3478_line773\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_reader_field_width_0_id_3478_line773" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 4048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328032636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_reader_samples_in_field_0_id_3480_line889 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_reader_samples_in_field_0_id_3480_line889\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_reader_samples_in_field_0_id_3480_line889" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 4071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328032666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_reader_field_height_0_id_3482_line775 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_reader_field_height_0_id_3482_line775\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_reader_field_height_0_id_3482_line775" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 4094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328032706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_reader_words_in_field_0_id_3484_line891 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_reader_words_in_field_0_id_3484_line891\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_reader_words_in_field_0_id_3484_line891" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 4117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328032736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_reader_field_interlace_0_id_3486_line777 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_reader_field_interlace_0_id_3486_line777\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_reader_field_interlace_0_id_3486_line777" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 4140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328032776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_reader_next_to_last_packet_id_0_id_3488_line876 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_reader_next_to_last_packet_id_0_id_3488_line876\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_reader_next_to_last_packet_id_0_id_3488_line876" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 4163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328032806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:reader_packets_sample_length_0_id_3490_line878 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:reader_packets_sample_length_0_id_3490_line878\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "reader_packets_sample_length_0_id_3490_line878" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 4186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328032836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:reader_packets_word_length_0_id_3492_line880 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:reader_packets_word_length_0_id_3492_line880\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "reader_packets_word_length_0_id_3492_line880" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 4209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328032856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_reader_packet_base_address_0_id_3494_line873 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_reader_packet_base_address_0_id_3494_line873\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_reader_packet_base_address_0_id_3494_line873" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 4232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328032886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP150_AU:wrap_packet_id_id_3496_line1077 " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP150_AU:wrap_packet_id_id_3496_line1077\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "wrap_packet_id_id_3496_line1077" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 4259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328032956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_reader_length_cnt_3_id_3499_line897 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_reader_length_cnt_3_id_3499_line897\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_reader_length_cnt_3_id_3499_line897" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 4287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328032986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_reader_word_cnt_0_id_3501_line898 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_reader_word_cnt_0_id_3501_line898\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_reader_word_cnt_0_id_3501_line898" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 4310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328033036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP150_AU:vfb_reader_length_cnt_4_id_3503_line897 " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP150_AU:vfb_reader_length_cnt_4_id_3503_line897\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_reader_length_cnt_4_id_3503_line897" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 4333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328033066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_muxbin2 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_muxbin2:vfb_reader_length_cnt_id_3505_line897_a_muxinst " "Elaborating entity \"alt_cusp150_muxbin2\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_muxbin2:vfb_reader_length_cnt_id_3505_line897_a_muxinst\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_reader_length_cnt_id_3505_line897_a_muxinst" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 4363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328033136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP150_AU:vfb_reader_length_cnt_id_3505_line897 " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP150_AU:vfb_reader_length_cnt_id_3505_line897\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_reader_length_cnt_id_3505_line897" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 4375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328033176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:repeat_0_id_3508_line1140 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:repeat_0_id_3508_line1140\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "repeat_0_id_3508_line1140" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 4403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328033236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:loop_repeat_0_id_3510_line1148 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:loop_repeat_0_id_3510_line1148\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "loop_repeat_0_id_3510_line1148" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 4426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328033266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:cond1203_0_id_3512 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:cond1203_0_id_3512\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "cond1203_0_id_3512" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 4449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328033296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP150_AU:vfb_reader_length_cnt_id_3514_line897 " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP150_AU:vfb_reader_length_cnt_id_3514_line897\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_reader_length_cnt_id_3514_line897" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 4486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328033336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:cond1113_0_id_3517 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:cond1113_0_id_3517\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "cond1113_0_id_3517" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 4514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328033406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_cmp:fu_id_4827_line325_93 " "Elaborating entity \"alt_cusp150_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_cmp:fu_id_4827_line325_93\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "fu_id_4827_line325_93" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 4533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328033446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_cmp:fu_id_4843_line325_52 " "Elaborating entity \"alt_cusp150_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_cmp:fu_id_4843_line325_52\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "fu_id_4843_line325_52" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 4550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328033476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_cmp:fu_id_4859_line201_52 " "Elaborating entity \"alt_cusp150_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_cmp:fu_id_4859_line201_52\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "fu_id_4859_line201_52" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 4567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328033506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_cmp:fu_id_5029_line202_58 " "Elaborating entity \"alt_cusp150_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_cmp:fu_id_5029_line202_58\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "fu_id_5029_line202_58" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 4584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328033556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_cmp:fu_id_5223_line330_94 " "Elaborating entity \"alt_cusp150_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_cmp:fu_id_5223_line330_94\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "fu_id_5223_line330_94" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 4601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328033586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_cmp:fu_id_5232_line331_96 " "Elaborating entity \"alt_cusp150_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_cmp:fu_id_5232_line331_96\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "fu_id_5232_line331_96" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 4618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328033626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_cmp:fu_id_5324_line633_71 " "Elaborating entity \"alt_cusp150_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_cmp:fu_id_5324_line633_71\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "fu_id_5324_line633_71" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 4635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328033646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_cmp:fu_id_5552_line696_38 " "Elaborating entity \"alt_cusp150_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_cmp:fu_id_5552_line696_38\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "fu_id_5552_line696_38" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 4652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328033696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_cmp:fu_id_6011_line510_66 " "Elaborating entity \"alt_cusp150_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_cmp:fu_id_6011_line510_66\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "fu_id_6011_line510_66" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 4669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328033766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP150_AU Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP150_AU:fu_id_6146_line527_89 " "Elaborating entity \"ALT_CUSP150_AU\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP150_AU:fu_id_6146_line527_89\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "fu_id_6146_line527_89" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 4690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328033806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_cmp:fu_id_6252_line563_105 " "Elaborating entity \"alt_cusp150_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_cmp:fu_id_6252_line563_105\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "fu_id_6252_line563_105" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 4714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328033856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_cmp:fu_id_6435_line933_38 " "Elaborating entity \"alt_cusp150_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_cmp:fu_id_6435_line933_38\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "fu_id_6435_line933_38" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 4731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328033886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_cmp:fu_id_6673_line1062_114 " "Elaborating entity \"alt_cusp150_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_cmp:fu_id_6673_line1062_114\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "fu_id_6673_line1062_114" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 4748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328033926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_cmp:fu_id_6689_line1063_112 " "Elaborating entity \"alt_cusp150_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_cmp:fu_id_6689_line1063_112\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "fu_id_6689_line1063_112" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 4765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328033956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_cmp:fu_id_6705_line1078_53 " "Elaborating entity \"alt_cusp150_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_cmp:fu_id_6705_line1078_53\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "fu_id_6705_line1078_53" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 4782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328033986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_cmp:fu_id_6714_line1094_53 " "Elaborating entity \"alt_cusp150_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_cmp:fu_id_6714_line1094_53\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "fu_id_6714_line1094_53" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 4799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328034056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_cmp:fu_id_6771_line1188_29 " "Elaborating entity \"alt_cusp150_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_cmp:fu_id_6771_line1188_29\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "fu_id_6771_line1188_29" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 4816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328034086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_cmp:fu_id_6906_line1248_53 " "Elaborating entity \"alt_cusp150_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_cmp:fu_id_6906_line1248_53\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "fu_id_6906_line1248_53" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 4833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328034126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_cmp:fu_id_7152_line1126_52 " "Elaborating entity \"alt_cusp150_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_cmp:fu_id_7152_line1126_52\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "fu_id_7152_line1126_52" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 4850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328034156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:ispreviousendpacket_0_comb_id_8404 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:ispreviousendpacket_0_comb_id_8404\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "ispreviousendpacket_0_comb_id_8404" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 5139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328034186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:justreadqueue_1_1_comb_id_8407 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:justreadqueue_1_1_comb_id_8407\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "justreadqueue_1_1_comb_id_8407" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 5162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328034216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:justreadqueue_2_1_comb_id_8410 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:justreadqueue_2_1_comb_id_8410\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "justreadqueue_2_1_comb_id_8410" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 5185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328034256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:justreadqueue_1_2_comb_id_8413 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:justreadqueue_1_2_comb_id_8413\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "justreadqueue_1_2_comb_id_8413" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 5208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328034286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:ispreviousendpacket_1_comb_id_8416 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:ispreviousendpacket_1_comb_id_8416\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "ispreviousendpacket_1_comb_id_8416" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 5231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328034346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:justreadaccesswire_3_comb_id_8419 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:justreadaccesswire_3_comb_id_8419\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "justreadaccesswire_3_comb_id_8419" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 5254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328034376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:justreadaccesswire_4_comb_id_8422 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:justreadaccesswire_4_comb_id_8422\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "justreadaccesswire_4_comb_id_8422" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 5277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328034556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:justreadqueue_1_4_comb_id_8425 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:justreadqueue_1_4_comb_id_8425\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "justreadqueue_1_4_comb_id_8425" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 5300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328034596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:justreadqueue_2_2_comb_id_8428 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:justreadqueue_2_2_comb_id_8428\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "justreadqueue_2_2_comb_id_8428" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 5323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328034616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:justreadqueue_1_5_comb_id_8431 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:justreadqueue_1_5_comb_id_8431\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "justreadqueue_1_5_comb_id_8431" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 5346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328034656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:ispreviousendpacket_2_comb_id_8434 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:ispreviousendpacket_2_comb_id_8434\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "ispreviousendpacket_2_comb_id_8434" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 5369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328034686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:justreadaccesswire_6_comb_id_8437 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:justreadaccesswire_6_comb_id_8437\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "justreadaccesswire_6_comb_id_8437" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 5392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328034716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:justreadaccesswire_7_comb_id_8440 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:justreadaccesswire_7_comb_id_8440\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "justreadaccesswire_7_comb_id_8440" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 5415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328034756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:justreadqueue_1_7_comb_id_8443 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:justreadqueue_1_7_comb_id_8443\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "justreadqueue_1_7_comb_id_8443" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 5438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328034796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:justreadqueue_2_3_comb_id_8446 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:justreadqueue_2_3_comb_id_8446\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "justreadqueue_2_3_comb_id_8446" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 5461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328034846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:justreadqueue_1_8_comb_id_8449 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:justreadqueue_1_8_comb_id_8449\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "justreadqueue_1_8_comb_id_8449" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 5484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328034886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_check_samples_width_1_stage_1_id_8503 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:vfb_check_samples_width_1_stage_1_id_8503\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "vfb_check_samples_width_1_stage_1_id_8503" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 5507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328034916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:din_11_stage_1_id_8506 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:din_11_stage_1_id_8506\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "din_11_stage_1_id_8506" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 5530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328034956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:din_11_stage_2_id_8509 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:din_11_stage_2_id_8509\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "din_11_stage_2_id_8509" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 5553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328034996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:word_counter_trigger_flag_0_comb_id_8512 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:word_counter_trigger_flag_0_comb_id_8512\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "word_counter_trigger_flag_0_comb_id_8512" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 5576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328035026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:op_2414_comb_id_8515 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:op_2414_comb_id_8515\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "op_2414_comb_id_8515" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 5599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328035046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:op_2414_comb_0_id_8518 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:op_2414_comb_0_id_8518\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "op_2414_comb_0_id_8518" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 5622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328035116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:op_4681_comb_id_8521 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:op_4681_comb_id_8521\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "op_4681_comb_id_8521" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 5645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328035146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:op_4683_comb_id_8524 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:op_4683_comb_id_8524\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "op_4683_comb_id_8524" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 5668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328035176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:op_3528_comb_id_8530 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:op_3528_comb_id_8530\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "op_3528_comb_id_8530" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 5691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328035216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:op_3528_comb_0_id_8533 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:op_3528_comb_0_id_8533\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "op_3528_comb_0_id_8533" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 5714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328035236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:op_4696_comb_id_8536 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:op_4696_comb_id_8536\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "op_4696_comb_id_8536" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 5737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328035266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:op_4697_comb_id_8539 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:op_4697_comb_id_8539\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "op_4697_comb_id_8539" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 5760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328035316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:cond1113_0_stage_1_id_8542 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:cond1113_0_stage_1_id_8542\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "cond1113_0_stage_1_id_8542" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 5783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328035336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:cond1113_0_stage_2_id_8545 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:cond1113_0_stage_2_id_8545\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "cond1113_0_stage_2_id_8545" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 5806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328035406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:cond1113_0_stage_3_id_8548 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:cond1113_0_stage_3_id_8548\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "cond1113_0_stage_3_id_8548" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 5829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328035436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:empty_image_0_comb_id_8551 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:empty_image_0_comb_id_8551\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "empty_image_0_comb_id_8551" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 5852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328035456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:cond1203_0_stage_1_id_8554 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:cond1203_0_stage_1_id_8554\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "cond1203_0_stage_1_id_8554" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 5875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328035486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:cond1203_0_stage_2_id_8557 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:cond1203_0_stage_2_id_8557\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "cond1203_0_stage_2_id_8557" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 5898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328035516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp150_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:cond1203_0_stage_3_id_8560 " "Elaborating entity \"alt_cusp150_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_reg:cond1203_0_stage_3_id_8560\"" {  } { { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "cond1203_0_stage_3_id_8560" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 5921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328035546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0 " "Elaborating entity \"alt_vipvfr131_vfr\" for hierarchy \"Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\"" {  } { { "Qsys/synthesis/Qsys.v" "alt_vip_vfr_0" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328035576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc " "Elaborating entity \"alt_vipvfr131_prc\" for hierarchy \"Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\"" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "prc" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328036626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc_read_master Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master " "Elaborating entity \"alt_vipvfr131_prc_read_master\" for hierarchy \"Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\"" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_prc.v" "read_master" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328037576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_bursting_master_fifo\" for hierarchy \"Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\"" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "master_fifo" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328037636 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 178 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1496328037636 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 181 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1496328037636 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 261 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1496328037636 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 262 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1496328037636 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): object \"wdata_fifo_wrusedw\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328037636 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179): object \"wdata_fifo_full\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328037636 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180): object \"wdata_fifo_almost_full\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328037636 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182): object \"wdata_fifo_empty\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328037636 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183): object \"wdata_fifo_almost_empty\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328037646 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrreq alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184): object \"wdata_fifo_wrreq\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328037646 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_data alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185): object \"wdata_fifo_data\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328037646 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_rdreq alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_rdreq\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328037646 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_q alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187): object \"wdata_fifo_q\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328037646 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty_next alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189): object \"wdata_fifo_empty_next\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328037646 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193): object \"rdata_fifo_full\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328037646 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_full\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328037646 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_rdusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195): object \"rdata_fifo_rdusedw\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328037646 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197): object \"rdata_fifo_almost_empty\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328037646 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_wrusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_wrusedw\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328037646 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_full\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328037646 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_rdusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215): object \"cmd_fifo_rdusedw\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328037646 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217): object \"cmd_fifo_almost_empty\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328037646 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writing alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"writing\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328037646 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reading alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"reading\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328037646 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_en alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239): object \"wdata_en\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328037646 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "byte_enable_next alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260) " "VHDL Signal Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal \"byte_enable_next\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 260 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1496328037646 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 424 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1496328037646 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 425 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1496328037646 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 437 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1496328037656 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "byte_enable alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "VHDL Process Statement warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable \"byte_enable\", which holds its previous value in one or more paths through the process" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1496328037666 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[0\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[0\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328037706 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[1\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[1\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328037706 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[2\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[2\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328037706 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[3\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[3\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328037706 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[4\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[4\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328037706 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[5\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[5\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328037706 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[6\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[6\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328037706 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[7\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[7\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328037706 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[8\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[8\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328037706 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[9\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[9\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328037706 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[10\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[10\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328037706 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[11\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[11\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328037706 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[12\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[12\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328037706 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[13\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[13\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328037706 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[14\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[14\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328037706 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[15\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[15\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328037706 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_general_fifo Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo " "Elaborating entity \"alt_vipvfr131_common_general_fifo\" for hierarchy \"Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\"" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "\\read_used_gen_gen:rdata_fifo" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328037796 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_fifo_empty alt_vipvfr131_common_general_fifo.vhd(230) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(230): object \"ram_fifo_empty\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328037806 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "usedw_calculator" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328037866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_gray_clock_crosser Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock " "Elaborating entity \"alt_vipvfr131_common_gray_clock_crosser\" for hierarchy \"Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock\"" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:wrcounter_to_rdclock" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328037916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer\"" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:writes_this_read_cycle_delayer" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328037966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_one_bit_delay Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_one_bit_delay:rdreq_delayer " "Elaborating entity \"alt_vipvfr131_common_one_bit_delay\" for hierarchy \"Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_one_bit_delay:rdreq_delayer\"" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "rdreq_delayer" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328038006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_ram_fifo Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_vipvfr131_common_ram_fifo\" for hierarchy \"Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328038046 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_vipvfr131_common_ram_fifo.vhd(129) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328038046 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "ram" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328038126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborated megafunction instantiation \"Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328038236 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Instantiated megafunction \"Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 128 " "Parameter \"WIDTH_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 128 " "Parameter \"WIDTH_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328038246 ""}  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496328038246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kvr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kvr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kvr1 " "Found entity 1: altsyncram_kvr1" {  } { { "db/altsyncram_kvr1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_kvr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328038436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328038436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kvr1 Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_kvr1:auto_generated " "Elaborating entity \"altsyncram_kvr1\" for hierarchy \"Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_kvr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328038436 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_kvr1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_kvr1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "Qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "Qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "Qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "Qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 473 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1496328038446 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_kvr1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_general_fifo Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo " "Elaborating entity \"alt_vipvfr131_common_general_fifo\" for hierarchy \"Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\"" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "cmd_fifo" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328038676 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logic_fifo_full alt_vipvfr131_common_general_fifo.vhd(264) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(264): object \"logic_fifo_full\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328038686 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "usedw_calculator" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328038726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_gray_clock_crosser Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock " "Elaborating entity \"alt_vipvfr131_common_gray_clock_crosser\" for hierarchy \"Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock\"" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:wrcounter_to_rdclock" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328038766 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_gray_clock_crosser.vhd(70) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_gray_clock_crosser.vhd(70): subtype or type has null range" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 70 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1496328038766 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer\"" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:writes_this_read_cycle_delayer" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328038806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:reads_this_write_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:reads_this_write_cycle_delayer\"" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:reads_this_write_cycle_delayer" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328038836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_ram_fifo Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_vipvfr131_common_ram_fifo\" for hierarchy \"Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328038886 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_vipvfr131_common_ram_fifo.vhd(129) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328038886 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "ram" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328038956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborated megafunction instantiation \"Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328039006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Instantiated megafunction \"Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328039016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 51 " "Parameter \"WIDTH_A\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328039016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 1 " "Parameter \"WIDTHAD_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328039016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2 " "Parameter \"NUMWORDS_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328039016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 51 " "Parameter \"WIDTH_B\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328039016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328039016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2 " "Parameter \"NUMWORDS_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328039016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328039016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328039016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328039016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328039016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328039016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328039016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328039016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328039016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328039016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328039016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328039016 ""}  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496328039016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gor1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gor1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gor1 " "Found entity 1: altsyncram_gor1" {  } { { "db/altsyncram_gor1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_gor1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328039176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328039176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gor1 Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated " "Elaborating entity \"altsyncram_gor1\" for hierarchy \"Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328039186 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_gor1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_gor1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "Qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "Qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "Qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "Qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 473 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1496328039186 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "usedw_calculator" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328039276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_logic_fifo Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo " "Elaborating entity \"alt_vipvfr131_common_logic_fifo\" for hierarchy \"Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\"" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328039356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "usedw_calculator" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328039436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_one_bit_delay Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer " "Elaborating entity \"alt_vipvfr131_common_one_bit_delay\" for hierarchy \"Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer\"" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328039496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_pulling_width_adapter Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_pulling_width_adapter:width_adaptor " "Elaborating entity \"alt_vipvfr131_common_pulling_width_adapter\" for hierarchy \"Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_pulling_width_adapter:width_adaptor\"" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "width_adaptor" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328039536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc_core Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core " "Elaborating entity \"alt_vipvfr131_prc_core\" for hierarchy \"Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\"" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_prc.v" "prc_core" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_prc.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328039666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_slave Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_slave\" for hierarchy \"Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave\"" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_prc.v" "avalon_mm_control_slave" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_prc.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328039786 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interrupt_register alt_vipvfr131_common_avalon_mm_slave.v(45) " "Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1496328039796 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 32 alt_vipvfr131_common_avalon_mm_slave.v(72) " "Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496328039796 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[4\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[4\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328039826 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[3\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[3\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328039826 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[2\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[2\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328039826 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr_controller Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_controller:controller " "Elaborating entity \"alt_vipvfr131_vfr_controller\" for hierarchy \"Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_controller:controller\"" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "controller" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328039896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_slave Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_avalon_mm_slave:slave " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_slave\" for hierarchy \"Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_avalon_mm_slave:slave\"" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "slave" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328039986 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interrupt_register alt_vipvfr131_common_avalon_mm_slave.v(45) " "Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1496328040006 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "49 32 alt_vipvfr131_common_avalon_mm_slave.v(72) " "Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496328040006 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[18\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[18\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040126 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[17\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[17\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040126 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[16\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[16\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040126 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[15\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[15\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040126 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[14\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[14\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040126 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[13\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[13\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040126 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[12\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[12\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040126 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[11\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[11\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040126 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[10\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[10\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040126 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[9\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[9\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040126 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[8\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[8\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040126 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[7\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[7\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040126 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[6\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[6\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040126 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[5\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[5\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040126 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[4\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[4\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040126 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[3\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[3\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040126 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[2\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[2\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040126 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr_control_packet_encoder Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_control_packet_encoder:encoder " "Elaborating entity \"alt_vipvfr131_vfr_control_packet_encoder\" for hierarchy \"Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_control_packet_encoder:encoder\"" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "encoder" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328040266 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "control_data alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Verilog HDL Always Construct warning at alt_vipvfr131_vfr_control_packet_encoder.v(62): inferring latch(es) for variable \"control_data\", which holds its previous value in one or more paths through the always construct" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1496328040266 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_vipvfr131_vfr_control_packet_encoder.v(82) " "Verilog HDL assignment warning at alt_vipvfr131_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496328040276 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[7..5\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[7..5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1496328040286 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[3..1\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[3..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1496328040286 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[7..5\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[7..5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1496328040286 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[3..1\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[3..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1496328040286 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[4\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040296 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[5\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040296 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[6\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[6\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040296 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[7\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040296 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[12\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[12\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040296 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[13\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[13\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040296 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[14\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[14\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040296 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[15\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[15\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040296 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[20\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[20\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040296 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[21\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[21\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040296 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[22\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[22\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040296 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[23\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[23\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040296 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[28\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[28\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040296 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[29\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[29\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040296 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[30\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[30\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040296 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[31\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[31\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040296 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[36\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[36\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040296 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[37\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[37\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040296 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[38\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[38\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040296 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[39\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[39\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040296 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[44\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[44\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040296 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[45\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[45\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040296 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[46\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[46\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040296 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[47\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[47\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040296 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[52\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[52\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040296 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[53\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[53\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040296 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[54\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[54\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040296 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[55\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[55\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040296 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[60\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[60\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040296 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[61\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[61\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040296 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[62\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[62\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040296 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[63\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[63\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040296 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[68\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[68\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040296 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[69\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[69\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040296 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[70\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[70\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040306 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[71\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[71\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040306 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[72\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[72\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040306 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[73\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[73\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040306 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[74\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[74\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040306 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[75\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[75\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040306 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[76\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[76\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040306 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[77\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[77\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040306 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[78\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[78\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040306 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[79\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[79\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040306 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[80\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[80\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040306 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[81\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[81\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040306 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[82\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[82\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040306 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[83\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[83\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040306 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[84\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[84\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040306 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[85\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[85\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040306 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[86\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[86\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040306 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[87\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[87\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040306 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[88\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[88\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040306 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[89\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[89\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040306 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[90\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[90\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040306 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[91\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[91\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040306 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[92\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[92\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040306 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[93\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[93\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040306 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[94\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[94\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040306 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[95\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[95\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496328040306 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_stream_output Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_stream_output:outputter " "Elaborating entity \"alt_vipvfr131_common_stream_output\" for hierarchy \"Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_stream_output:outputter\"" {  } { { "Qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "outputter" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328040366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_hps_0 Qsys:u0\|Qsys_hps_0:hps_0 " "Elaborating entity \"Qsys_hps_0\" for hierarchy \"Qsys:u0\|Qsys_hps_0:hps_0\"" {  } { { "Qsys/synthesis/Qsys.v" "hps_0" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328040466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_hps_0_fpga_interfaces Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"Qsys_hps_0_fpga_interfaces\" for hierarchy \"Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "Qsys/synthesis/submodules/Qsys_hps_0.v" "fpga_interfaces" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_hps_0.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328040596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_hps_0_hps_io Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io " "Elaborating entity \"Qsys_hps_0_hps_io\" for hierarchy \"Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\"" {  } { { "Qsys/synthesis/submodules/Qsys_hps_0.v" "hps_io" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_hps_0.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328040706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_hps_0_hps_io_border Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border " "Elaborating entity \"Qsys_hps_0_hps_io_border\" for hierarchy \"Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\"" {  } { { "Qsys/synthesis/submodules/Qsys_hps_0_hps_io.v" "border" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_hps_0_hps_io.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328040756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "Qsys/synthesis/submodules/Qsys_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_hps_0_hps_io_border.sv" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328040826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "Qsys/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328040956 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328040956 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "Qsys/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1496328040956 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "Qsys/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328040996 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "Qsys/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1496328041006 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "Qsys/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328041136 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1496328041146 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496328041156 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1496328041166 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1496328041166 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328041396 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328041396 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328041396 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328041436 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1496328041456 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1496328041456 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1496328041456 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1496328041456 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328041526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328041756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328041866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328041906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328041966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328042166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328042196 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328042196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328042196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328042196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328042196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328042196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328042196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328042196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328042196 ""}  } { { "Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496328042196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328042316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328042316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328042316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328042356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328042416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "Qsys/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328042536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "Qsys/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328043026 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "Qsys/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1496328043026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "Qsys/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328043066 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "Qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496328043166 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "Qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496328043166 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "Qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496328043166 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "Qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496328043166 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "Qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496328043166 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "Qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496328043166 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_hps_0:hps_0|Qsys_hps_0_hps_io:hps_io|Qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "Qsys/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"Qsys:u0\|Qsys_hps_0:hps_0\|Qsys_hps_0_hps_io:hps_io\|Qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "Qsys/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_opencores Qsys:u0\|i2c_opencores:i2c_opencores_camera " "Elaborating entity \"i2c_opencores\" for hierarchy \"Qsys:u0\|i2c_opencores:i2c_opencores_camera\"" {  } { { "Qsys/synthesis/Qsys.v" "i2c_opencores_camera" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst " "Elaborating entity \"i2c_master_top\" for hierarchy \"Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\"" {  } { { "Qsys/synthesis/submodules/i2c_opencores.v" "i2c_master_top_inst" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/i2c_opencores.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "Qsys/synthesis/submodules/i2c_master_top.v" "byte_controller" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/i2c_master_top.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "Qsys/synthesis/submodules/i2c_master_byte_ctrl.v" "bit_controller" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/i2c_master_byte_ctrl.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044456 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(361) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(361): all case item expressions in this case statement are onehot" {  } { { "Qsys/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/i2c_master_bit_ctrl.v" 361 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1496328044456 "|DE1_SOC_D8M_SDRAM|Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_key Qsys:u0\|Qsys_key:key " "Elaborating entity \"Qsys_key\" for hierarchy \"Qsys:u0\|Qsys_key:key\"" {  } { { "Qsys/synthesis/Qsys.v" "key" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_led Qsys:u0\|Qsys_led:led " "Elaborating entity \"Qsys_led\" for hierarchy \"Qsys:u0\|Qsys_led:led\"" {  } { { "Qsys/synthesis/Qsys.v" "led" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mipi_pwdn_n Qsys:u0\|Qsys_mipi_pwdn_n:mipi_pwdn_n " "Elaborating entity \"Qsys_mipi_pwdn_n\" for hierarchy \"Qsys:u0\|Qsys_mipi_pwdn_n:mipi_pwdn_n\"" {  } { { "Qsys/synthesis/Qsys.v" "mipi_pwdn_n" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_pll_sys Qsys:u0\|Qsys_pll_sys:pll_sys " "Elaborating entity \"Qsys_pll_sys\" for hierarchy \"Qsys:u0\|Qsys_pll_sys:pll_sys\"" {  } { { "Qsys/synthesis/Qsys.v" "pll_sys" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Qsys:u0\|Qsys_pll_sys:pll_sys\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Qsys:u0\|Qsys_pll_sys:pll_sys\|altera_pll:altera_pll_i\"" {  } { { "Qsys/synthesis/submodules/Qsys_pll_sys.v" "altera_pll_i" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_pll_sys.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044816 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1496328044906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|Qsys_pll_sys:pll_sys\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Qsys:u0\|Qsys_pll_sys:pll_sys\|altera_pll:altera_pll_i\"" {  } { { "Qsys/synthesis/submodules/Qsys_pll_sys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_pll_sys.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328044976 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|Qsys_pll_sys:pll_sys\|altera_pll:altera_pll_i " "Instantiated megafunction \"Qsys:u0\|Qsys_pll_sys:pll_sys\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 5 " "Parameter \"number_of_clocks\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 130.000000 MHz " "Parameter \"output_clock_frequency0\" = \"130.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 130.000000 MHz " "Parameter \"output_clock_frequency1\" = \"130.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3004 ps " "Parameter \"phase_shift1\" = \"-3004 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 130.000000 MHz " "Parameter \"output_clock_frequency2\" = \"130.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 65.000000 MHz " "Parameter \"output_clock_frequency3\" = \"65.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 20.000000 MHz " "Parameter \"output_clock_frequency4\" = \"20.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044986 ""}  } { { "Qsys/synthesis/submodules/Qsys_pll_sys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_pll_sys.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496328044986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_sdram Qsys:u0\|Qsys_sdram:sdram " "Elaborating entity \"Qsys_sdram\" for hierarchy \"Qsys:u0\|Qsys_sdram:sdram\"" {  } { { "Qsys/synthesis/Qsys.v" "sdram" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328044996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_sdram_input_efifo_module Qsys:u0\|Qsys_sdram:sdram\|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module " "Elaborating entity \"Qsys_sdram_input_efifo_module\" for hierarchy \"Qsys:u0\|Qsys_sdram:sdram\|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module\"" {  } { { "Qsys/synthesis/submodules/Qsys_sdram.v" "the_Qsys_sdram_input_efifo_module" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328045186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_sw Qsys:u0\|Qsys_sw:sw " "Elaborating entity \"Qsys_sw\" for hierarchy \"Qsys:u0\|Qsys_sw:sw\"" {  } { { "Qsys/synthesis/Qsys.v" "sw" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328045236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_sysid_qsys Qsys:u0\|Qsys_sysid_qsys:sysid_qsys " "Elaborating entity \"Qsys_sysid_qsys\" for hierarchy \"Qsys:u0\|Qsys_sysid_qsys:sysid_qsys\"" {  } { { "Qsys/synthesis/Qsys.v" "sysid_qsys" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328045276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Qsys_mm_interconnect_0\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Qsys/synthesis/Qsys.v" "mm_interconnect_0" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328045306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "alt_vip_vfr_0_avalon_master_translator" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328045796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_agent\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "alt_vip_vfr_0_avalon_master_agent" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328045886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "hps_0_f2h_axi_slave_agent" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328045956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "Qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328046126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "Qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328046166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "Qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328046246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_router Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router:router " "Elaborating entity \"Qsys_mm_interconnect_0_router\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router:router\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "router" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328046826 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address Qsys_mm_interconnect_0_router.sv(154) " "Verilog HDL or VHDL warning at Qsys_mm_interconnect_0_router.sv(154): object \"address\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328046886 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_router_default_decode Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router:router\|Qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router:router\|Qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328047096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_router_001 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Qsys_mm_interconnect_0_router_001\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_001:router_001\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "router_001" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328047126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_router_001_default_decode Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_001:router_001\|Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Qsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_001:router_001\|Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328047176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:alt_vip_vfr_0_avalon_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:alt_vip_vfr_0_avalon_master_limiter\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "alt_vip_vfr_0_avalon_master_limiter" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328047256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "hps_0_f2h_axi_slave_wr_burst_adapter" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328047346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328047416 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 10 to match size of target (9)" {  } { { "Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496328047446 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328047626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328047676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328047706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328047746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328047786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_cmd_demux Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "cmd_demux" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328047956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_cmd_mux Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "cmd_mux" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328048006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_rsp_demux Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "rsp_demux" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328048056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_rsp_mux Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "rsp_mux" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328048096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328048186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328048216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "crosser" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328048256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "Qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328048326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer\"" {  } { { "Qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328048566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer " "Elaborated megafunction instantiation \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer\"" {  } { { "Qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328048586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer " "Instantiated megafunction \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328048586 ""}  } { { "Qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496328048586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1 Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"Qsys_mm_interconnect_1\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\"" {  } { { "Qsys/synthesis/Qsys.v" "mm_interconnect_1" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328048666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" "alt_vip_vfr_0_avalon_slave_translator" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" 1045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328049936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" "i2c_opencores_mipi_avalon_slave_0_translator" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" 1109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328049986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:alt_vip_mix_0_control_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:alt_vip_mix_0_control_translator\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" "alt_vip_mix_0_control_translator" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" 1237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328050046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" "sysid_qsys_control_slave_translator" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" 1301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328050106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" "led_s1_translator" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" 1365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328050166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_agent" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" 1749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328050246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Qsys/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328050336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" "alt_vip_vfr_0_avalon_slave_agent" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" 1833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328050416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328050486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" "alt_vip_vfr_0_avalon_slave_agent_rsp_fifo" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" 1874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328050546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" "alt_vip_vfr_0_avalon_slave_agent_rdata_fifo" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" 1915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328050666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_router Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_router:router " "Elaborating entity \"Qsys_mm_interconnect_1_router\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_router:router\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" "router" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" 3425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328050896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_router_default_decode Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_router:router\|Qsys_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"Qsys_mm_interconnect_1_router_default_decode\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_router:router\|Qsys_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328050976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_router_002 Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"Qsys_mm_interconnect_1_router_002\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_router_002:router_002\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" "router_002" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" 3457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328051016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_router_002_default_decode Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_router_002:router_002\|Qsys_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"Qsys_mm_interconnect_1_router_002_default_decode\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_router_002:router_002\|Qsys_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328051056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" 3651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328051166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" "alt_vip_vfr_0_avalon_slave_burst_adapter" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" 3751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328051236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328051286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328051466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328051506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328051536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328051576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328051606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_cmd_demux Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"Qsys_mm_interconnect_1_cmd_demux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" "cmd_demux" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" 4272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328052406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_cmd_mux Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"Qsys_mm_interconnect_1_cmd_mux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" "cmd_mux" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" 4366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328052496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1_cmd_mux.sv" "arb" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328052566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_rsp_demux Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"Qsys_mm_interconnect_1_rsp_demux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" "rsp_demux" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" 4596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328052736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_rsp_demux_001 Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"Qsys_mm_interconnect_1_rsp_demux_001\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_rsp_demux_001:rsp_demux_001\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" "rsp_demux_001" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" 4619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328052786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_rsp_mux Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"Qsys_mm_interconnect_1_rsp_mux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" "rsp_mux" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" 4874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328052846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1_rsp_mux.sv" "arb" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_rsp_mux.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328053036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328053066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" "crosser" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" 4979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328053106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "Qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328053156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_avalon_st_adapter Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Qsys_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" "avalon_st_adapter" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" 5246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328053426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0 Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328053456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_2 Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"Qsys_mm_interconnect_2\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\"" {  } { { "Qsys/synthesis/Qsys.v" "mm_interconnect_2" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328053556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v" "alt_vip_vfb_0_read_master_translator" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328053836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v" "alt_vip_vfb_0_write_master_translator" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328053906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v" "sdram_s1_translator" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328053966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:alt_vip_vfb_0_read_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:alt_vip_vfb_0_read_master_agent\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v" "alt_vip_vfb_0_read_master_agent" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328054026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:alt_vip_vfb_0_write_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:alt_vip_vfb_0_write_master_agent\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v" "alt_vip_vfb_0_write_master_agent" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328054076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v" "sdram_s1_agent" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328054126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328054186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v" "sdram_s1_agent_rsp_fifo" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v" 650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328054256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v" "sdram_s1_agent_rdata_fifo" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328054516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_2_router Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|Qsys_mm_interconnect_2_router:router " "Elaborating entity \"Qsys_mm_interconnect_2_router\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|Qsys_mm_interconnect_2_router:router\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v" "router" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328054586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_2_router_default_decode Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|Qsys_mm_interconnect_2_router:router\|Qsys_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"Qsys_mm_interconnect_2_router_default_decode\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|Qsys_mm_interconnect_2_router:router\|Qsys_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router.sv" "the_default_decode" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328054666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_2_router_002 Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|Qsys_mm_interconnect_2_router_002:router_002 " "Elaborating entity \"Qsys_mm_interconnect_2_router_002\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|Qsys_mm_interconnect_2_router_002:router_002\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v" "router_002" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328054726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_2_router_002_default_decode Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|Qsys_mm_interconnect_2_router_002:router_002\|Qsys_mm_interconnect_2_router_002_default_decode:the_default_decode " "Elaborating entity \"Qsys_mm_interconnect_2_router_002_default_decode\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|Qsys_mm_interconnect_2_router_002:router_002\|Qsys_mm_interconnect_2_router_002_default_decode:the_default_decode\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_002.sv" "the_default_decode" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328054756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v" "sdram_s1_burst_adapter" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328054816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328054866 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 5 to match size of target (1)" {  } { { "Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496328054886 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328055006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328055056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328055076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328055126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328055156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_2_cmd_demux Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|Qsys_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"Qsys_mm_interconnect_2_cmd_demux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|Qsys_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v" "cmd_demux" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v" 806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328055256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_2_cmd_mux Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|Qsys_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"Qsys_mm_interconnect_2_cmd_mux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|Qsys_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v" "cmd_mux" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328055296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_2_rsp_demux Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|Qsys_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"Qsys_mm_interconnect_2_rsp_demux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|Qsys_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v" "rsp_demux" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v" 869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328055366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_2_rsp_mux Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|Qsys_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"Qsys_mm_interconnect_2_rsp_mux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|Qsys_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v" "rsp_mux" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328055406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v" "sdram_s1_rsp_width_adapter" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v" 969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328055456 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328055486 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328055486 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496328055486 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v" "sdram_s1_cmd_width_adapter" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v" 1035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328055616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_2_avalon_st_adapter Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|Qsys_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Qsys_mm_interconnect_2_avalon_st_adapter\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|Qsys_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v" "avalon_st_adapter" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v" 1064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328055726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0 Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|Qsys_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\|Qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|Qsys_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\|Qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_avalon_st_adapter.v" "error_adapter_0" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328055756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_irq_mapper Qsys:u0\|Qsys_irq_mapper:irq_mapper " "Elaborating entity \"Qsys_irq_mapper\" for hierarchy \"Qsys:u0\|Qsys_irq_mapper:irq_mapper\"" {  } { { "Qsys/synthesis/Qsys.v" "irq_mapper" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328055806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Qsys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Qsys:u0\|altera_reset_controller:rst_controller\"" {  } { { "Qsys/synthesis/Qsys.v" "rst_controller" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 1015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328055846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328055876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328055906 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fpsmonitor.v 1 1 " "Using design file fpsmonitor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FpsMonitor " "Found entity 1: FpsMonitor" {  } { { "fpsmonitor.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/fpsmonitor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328055996 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1496328055996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FpsMonitor FpsMonitor:uFps " "Elaborating entity \"FpsMonitor\" for hierarchy \"FpsMonitor:uFps\"" {  } { { "de1_soc_d8m_sdram.v" "uFps" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328055996 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1496328071816 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.06.01.17:41:25 Progress: Loading sld322223f8/alt_sld_fab_wrapper_hw.tcl " "2017.06.01.17:41:25 Progress: Loading sld322223f8/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1496328085336 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1496328091136 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1496328091646 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1496328096112 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1496328096172 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1496328096222 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1496328096352 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1496328096552 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1496328096592 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1496328097532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld322223f8/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld322223f8/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld322223f8/alt_sld_fab.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/ip/sld322223f8/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328097952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328097952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld322223f8/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld322223f8/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld322223f8/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/ip/sld322223f8/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328098032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328098032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld322223f8/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld322223f8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld322223f8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/ip/sld322223f8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328098042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328098042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld322223f8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld322223f8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld322223f8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/ip/sld322223f8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328098062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328098062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld322223f8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld322223f8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld322223f8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/ip/sld322223f8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328098162 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld322223f8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/ip/sld322223f8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328098162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328098162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld322223f8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld322223f8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld322223f8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/ip/sld322223f8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328098202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328098202 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[19\] " "Synthesized away node \"Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_gor1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_gor1.tdf" 650 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "Qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "Qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "Qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "Qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 473 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328107532 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[20\] " "Synthesized away node \"Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_gor1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_gor1.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "Qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "Qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "Qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "Qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 473 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328107532 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[21\] " "Synthesized away node \"Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_gor1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_gor1.tdf" 714 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "Qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "Qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "Qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "Qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 473 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328107532 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[22\] " "Synthesized away node \"Qsys:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_gor1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_gor1.tdf" 746 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "Qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "Qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "Qsys/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "Qsys/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 473 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328107532 "|DE1_SOC_D8M_SDRAM|Qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|q_b\[5\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_trr1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_trr1.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328107532 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|q_b\[6\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_trr1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_trr1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328107532 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[24\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 810 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2173 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328107532 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[25\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 842 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2173 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328107532 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[26\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 874 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2173 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328107532 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[27\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 906 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2173 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328107532 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[28\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2173 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328107532 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[29\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 970 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2173 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328107532 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[30\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 1002 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2173 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328107532 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[31\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 1034 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2173 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328107532 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:read_master|alt_cusp150_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1496328107532 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1496328107532 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "228 " "Ignored 228 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "228 " "Ignored 228 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1496328110142 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1496328110142 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496328164422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496328164422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496328164422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496328164422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496328164422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496328164422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496328164422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496328164422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496328164422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496328164422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496328164422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496328164422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496328164422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496328164422 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1496328164422 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1496328164422 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1496328164422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328164572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Qsys:u0\|Qsys_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328164572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328164572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328164572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328164572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328164572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328164572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328164572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328164572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328164572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328164572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328164572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328164572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328164572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328164572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496328164572 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496328164572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_40n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496328164692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496328164692 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Signal Tap " "\"Signal Tap\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1496328168612 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1496328168612 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "alt_vip_vfb " "Messages from megafunction that supports OpenCore Plus feature alt_vip_vfb" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "Frame Buffer MegaCore will be disabled after the timeout is reached " "Frame Buffer MegaCore will be disabled after the timeout is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1496328169062 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1496328169062 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "alt_vip_mix " "Messages from megafunction that supports OpenCore Plus feature alt_vip_mix" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "Alpha Blending Mixer MegaCore will be disabled after the timeout is reached " "Alpha Blending Mixer MegaCore will be disabled after the timeout is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1496328169062 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1496328169062 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "alt_vip_cpr " "Messages from megafunction that supports OpenCore Plus feature alt_vip_cpr" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "Color Plane Sequencer MegaCore will be disabled after the timeout is reached " "Color Plane Sequencer MegaCore will be disabled after the timeout is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1496328169062 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "Color Plane Sequencer MegaCore will be disabled after the timeout is reached " "Color Plane Sequencer MegaCore will be disabled after the timeout is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1496328169062 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1496328169062 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1496328169062 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1496328169072 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1496328169072 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "47 " "47 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1496328169182 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1496328214992 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1496328214992 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1496328214992 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1496328214992 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_CONV_USB_N " "bidirectional pin \"HPS_CONV_USB_N\" has no driver" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1496328214992 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_ENET_INT_N " "bidirectional pin \"HPS_ENET_INT_N\" has no driver" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1496328214992 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_GSENSOR_INT " "bidirectional pin \"HPS_GSENSOR_INT\" has no driver" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1496328214992 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C_CONTROL " "bidirectional pin \"HPS_I2C_CONTROL\" has no driver" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1496328214992 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_KEY " "bidirectional pin \"HPS_KEY\" has no driver" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1496328214992 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LED " "bidirectional pin \"HPS_LED\" has no driver" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1496328214992 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LTC_GPIO " "bidirectional pin \"HPS_LTC_GPIO\" has no driver" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1496328214992 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1496328214992 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1496328214992 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 125 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1496328214992 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1496328214992 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 0 1496328214992 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[0\]~synth " "Node \"HPS_FLASH_DATA\[0\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[1\]~synth " "Node \"HPS_FLASH_DATA\[1\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[2\]~synth " "Node \"HPS_FLASH_DATA\[2\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[3\]~synth " "Node \"HPS_FLASH_DATA\[3\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 96 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 101 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328216492 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1496328216492 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_CS_n GND " "Pin \"MIPI_CS_n\" is stuck at GND" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|MIPI_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_MCLK GND " "Pin \"MIPI_MCLK\" is stuck at GND" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|MIPI_MCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496328216512 "|DE1_SOC_D8M_SDRAM|DRAM_UDQM"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1496328216512 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328219552 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|q_b\[36\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_trr1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_trr1.tdf" 1194 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328220482 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|q_b\[35\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_trr1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_trr1.tdf" 1162 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328220482 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|q_b\[34\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_trr1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_trr1.tdf" 1130 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328220482 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|q_b\[33\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_trr1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_trr1.tdf" 1098 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328220482 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|q_b\[32\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_trr1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_trr1.tdf" 1066 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328220482 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|q_b\[31\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_trr1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_trr1.tdf" 1034 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328220482 "|DE1_SOC_D8M_SDRAM|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp150_avalon_mm_bursting_master_fifo:write_master|alt_cusp150_general_fifo:cmd_fifo|alt_cusp150_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1496328220482 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1496328220482 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "963 " "963 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1496328236762 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o " "Logic cell \"Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o\"" {  } { { "Qsys/synthesis/submodules/i2c_master_bit_ctrl.v" "scl_o" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/i2c_master_bit_ctrl.v" 159 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328236972 ""} { "Info" "ISCL_SCL_CELL_NAME" "Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o " "Logic cell \"Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o\"" {  } { { "Qsys/synthesis/submodules/i2c_master_bit_ctrl.v" "sda_o" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/i2c_master_bit_ctrl.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328236972 ""} { "Info" "ISCL_SCL_CELL_NAME" "Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o " "Logic cell \"Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o\"" {  } { { "Qsys/synthesis/submodules/i2c_master_bit_ctrl.v" "scl_o" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/i2c_master_bit_ctrl.v" 159 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328236972 ""} { "Info" "ISCL_SCL_CELL_NAME" "Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o " "Logic cell \"Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o\"" {  } { { "Qsys/synthesis/submodules/i2c_master_bit_ctrl.v" "sda_o" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/i2c_master_bit_ctrl.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328236972 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1496328236972 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Qsys_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"Qsys_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328238992 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328241322 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328242782 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/output_files/DE1_SOC_D8M_SDRAM.map.smsg " "Generated suppressed messages file C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/output_files/DE1_SOC_D8M_SDRAM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1496328247032 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "31 0 5 0 0 " "Adding 31 node(s), including 0 DDIO, 5 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1496328577327 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328577327 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK Qsys:u0\|Qsys_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance Qsys:u0\|Qsys_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1496328580217 ""}  } { { "altera_pll.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Quartus II" 0 -1 1496328580217 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a0 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a0 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580297 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a1 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a1 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580297 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a2 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a2 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580297 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a3 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a3 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580297 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a4 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a4 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580297 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a5 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a5 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580297 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a6 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a6 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580307 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a7 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a7 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580307 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a8 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a8 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580307 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a9 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a9 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580307 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a10 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a10 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580307 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a11 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a11 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580307 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a12 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a12 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580307 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a13 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a13 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580307 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a14 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a14 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580307 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a15 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a15 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580307 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a16 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a16 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580317 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a17 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a17 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580317 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a18 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a18 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580317 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a19 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a19 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580317 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a20 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a20 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580317 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a21 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a21 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580317 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a22 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a22 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580317 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a23 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a23 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580317 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a24 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a24 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580317 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a25 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a25 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580317 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a26 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a26 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580317 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a27 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a27 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580317 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a28 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a28 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580317 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a29 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a29 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580317 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a30 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a30 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580327 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a31 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a31 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580327 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a29 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a29 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580347 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a28 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a28 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580347 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a26 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a26 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580347 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a27 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a27 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580347 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a19 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a19 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580347 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a18 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a18 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580357 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a17 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a17 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580357 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a30 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a30 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580357 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a16 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a16 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580357 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a25 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a25 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580357 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a24 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a24 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580357 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a23 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a23 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580357 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a22 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a22 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580357 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a20 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a20 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580357 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a21 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a21 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580357 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a7 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a7 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580357 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a8 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a8 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580357 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a9 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a9 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580357 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a10 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a10 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580357 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a11 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a11 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580357 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a12 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a12 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580367 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a13 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a13 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580367 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a14 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a14 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580367 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a15 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a15 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580367 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a4 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a4 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580367 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a3 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a3 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580377 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a2 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a2 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580377 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a1 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a1 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580377 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a0 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:write_master\|alt_cusp150_general_fifo:cmd_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_trr1:auto_generated\|ram_block1a0 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_trr1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_trr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2299 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580377 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a0 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a0 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2173 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580397 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a1 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a1 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2173 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580397 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a3 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a3 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2173 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580397 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a2 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a2 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2173 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580397 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a16 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a16 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2173 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580407 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a17 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a17 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2173 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580407 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a19 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a19 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2173 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580407 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a18 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a18 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2173 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580407 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a20 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a20 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2173 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580417 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a4 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a4 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2173 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580417 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a21 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a21 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2173 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580417 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a5 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a5 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2173 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580417 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a22 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a22 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2173 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580417 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a6 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a6 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2173 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580417 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a23 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a23 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2173 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580417 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a7 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a7 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2173 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580417 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a8 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a8 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2173 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580417 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a9 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a9 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2173 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580417 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a10 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a10 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2173 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580417 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a11 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a11 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2173 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580417 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a12 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a12 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2173 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580417 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a13 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a13 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2173 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580417 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a14 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a14 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2173 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580417 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a15 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp150_avalon_mm_bursting_master_fifo:read_master\|alt_cusp150_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp150_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_11s1:auto_generated\|ram_block1a15 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_11s1.tdf" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/db/altsyncram_11s1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_ram_fifo.vhd" 145 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_general_fifo.vhd" 237 0 0 } } { "Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd" 2173 0 0 } } { "Qsys/synthesis/Qsys.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/Qsys/synthesis/Qsys.v" 439 0 0 } } { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 325 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Quartus II" 0 -1 1496328580417 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328582807 "|DE1_SOC_D8M_SDRAM|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328582807 "|DE1_SOC_D8M_SDRAM|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328582807 "|DE1_SOC_D8M_SDRAM|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328582807 "|DE1_SOC_D8M_SDRAM|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 113 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328582807 "|DE1_SOC_D8M_SDRAM|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328582807 "|DE1_SOC_D8M_SDRAM|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 133 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328582807 "|DE1_SOC_D8M_SDRAM|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 133 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328582807 "|DE1_SOC_D8M_SDRAM|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 133 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328582807 "|DE1_SOC_D8M_SDRAM|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 133 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328582807 "|DE1_SOC_D8M_SDRAM|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 133 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328582807 "|DE1_SOC_D8M_SDRAM|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 133 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328582807 "|DE1_SOC_D8M_SDRAM|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 133 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328582807 "|DE1_SOC_D8M_SDRAM|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 133 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328582807 "|DE1_SOC_D8M_SDRAM|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328582807 "|DE1_SOC_D8M_SDRAM|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "de1_soc_d8m_sdram.v" "" { Text "C:/altera/15.0/Projects/DE1_SOC_D8M_VIP_HPS_MIX/de1_soc_d8m_sdram.v" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496328582807 "|DE1_SOC_D8M_SDRAM|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1496328582807 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15639 " "Implemented 15639 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "60 " "Implemented 60 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1496328582927 ""} { "Info" "ICUT_CUT_TM_OPINS" "163 " "Implemented 163 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1496328582927 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "98 " "Implemented 98 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1496328582927 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14283 " "Implemented 14283 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1496328582927 ""} { "Info" "ICUT_CUT_TM_RAMS" "379 " "Implemented 379 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1496328582927 ""} { "Info" "ICUT_CUT_TM_PLLS" "5 " "Implemented 5 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1496328582927 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Quartus II" 0 -1 1496328582927 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1496328582927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 435 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 435 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1323 " "Peak virtual memory: 1323 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1496328583847 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 01 17:49:43 2017 " "Processing ended: Thu Jun 01 17:49:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1496328583847 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:10:56 " "Elapsed time: 00:10:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1496328583847 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:11:48 " "Total CPU time (on all processors): 00:11:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1496328583847 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1496328583847 ""}
