verilog work "half_adder.v"
verilog work "full_adder.v"
verilog work "alu_logic.v"
verilog work "adder.v"
verilog work "reg_file.v"
verilog work "next_address.v"
verilog work "ipcore_dir/KGPRISC.v"
verilog work "control_file.v"
verilog work "alu.v"
verilog work "Single_Cycle.v"
verilog work "Single_Cycle_test.v"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
