#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jan  2 13:44:23 2024
# Process ID: 12756
# Current directory: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1
# Command line: vivado -log dma_demo_v_tpg_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source dma_demo_v_tpg_0_2.tcl
# Log file: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2.vds
# Journal file: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/vivado.jou
#-----------------------------------------------------------
source dma_demo_v_tpg_0_2.tcl -notrace

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'rom41797' on host 'ei-lan-398.hs-regensburg.de' (Linux_x86_64 version 4.19.0-25-amd64) on Tue Jan 02 13:44:30 CET 2024
INFO: [HLS 200-10] On os Debian GNU/Linux 10 (buster)
INFO: [HLS 200-10] In directory '/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1'
Sourcing Tcl script '/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/runhls.tcl'
INFO: [HLS 200-1510] Running: open_project dma_demo_v_tpg_0_2 
INFO: [HLS 200-10] Creating and opening project '/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2'.
INFO: [HLS 200-1510] Running: set_top v_tpg 
INFO: [HLS 200-1510] Running: open_solution prj 
INFO: [HLS 200-10] Creating and opening solution '/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src  /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/v_tpg_config.h 
INFO: [HLS 200-10] Adding design file '/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/v_tpg_config.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src  /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/v_tpg.cpp 
INFO: [HLS 200-10] Adding design file '/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/v_tpg.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src  /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/v_tpg.h 
INFO: [HLS 200-10] Adding design file '/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/v_tpg.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src  /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/v_tpg_zoneplate.h 
INFO: [HLS 200-10] Adding design file '/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/v_tpg_zoneplate.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src  /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls_video.h 
INFO: [HLS 200-10] Adding design file '/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls_video.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src  /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file '/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls_opencv.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src  /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file '/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_axi_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src  /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file '/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_arithm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src  /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file '/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_core.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src  /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file '/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_fast.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src  /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file '/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_haar.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src  /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file '/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_harris.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src  /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file '/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_histogram.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src  /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file '/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_hough.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src  /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file '/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_imgbase.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src  /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file '/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_imgproc.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src  /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file '/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src  /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file '/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_mem.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src  /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file '/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_stereobm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src  /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file '/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_types.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls -I /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src  /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file '/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_undistort.h' to the project
INFO: [HLS 200-1510] Running: create_clock -period 6.734 -name ap_clk 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 6.734ns.
INFO: [HLS 200-1510] Running: config_schedule -verbose 
WARNING: [HLS 200-484] The 'config_schedule -verbose' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: config_rtl -prefix dma_demo_v_tpg_0_2_ 
WARNING: [HLS 200-483] The 'config_rtl -prefix' command is deprecated and will be removed in a future release. Use 'config_rtl -module_prefix' as its replacement.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 77.248 MB.
INFO: [HLS 200-10] Analyzing design file '/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/v_tpg.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
WARNING: [HLS 207-5496] the pragma is not supported and will be ignored: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_core.h:598:9
WARNING: [HLS 207-5496] the pragma is not supported and will be ignored: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_core.h:699:9
WARNING: [HLS 207-4610] the argument to '__builtin_assume' has side effects that will be discarded: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_io.h:162:23
WARNING: [HLS 207-4610] the argument to '__builtin_assume' has side effects that will be discarded: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_io.h:228:23
WARNING: [HLS 207-5301] unused parameter 'p0': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_arithm.h:116:67
WARNING: [HLS 207-5301] unused parameter 'p1': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_arithm.h:116:77
WARNING: [HLS 207-5301] unused parameter 'p2': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_arithm.h:116:87
WARNING: [HLS 207-5301] unused parameter 'p0': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_arithm.h:130:67
WARNING: [HLS 207-5301] unused parameter 'p1': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_arithm.h:130:77
WARNING: [HLS 207-5301] unused parameter 'p2': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_arithm.h:130:87
WARNING: [HLS 207-5301] unused parameter 'p0': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_arithm.h:144:67
WARNING: [HLS 207-5301] unused parameter 'p1': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_arithm.h:144:77
WARNING: [HLS 207-5301] unused parameter 'p2': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_arithm.h:144:87
WARNING: [HLS 207-5301] unused parameter 'p0': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_arithm.h:174:67
WARNING: [HLS 207-5301] unused parameter 'p1': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_arithm.h:174:77
WARNING: [HLS 207-5301] unused parameter 'p2': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_arithm.h:174:87
WARNING: [HLS 207-5301] unused parameter 'val': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_arithm.h:183:44
WARNING: [HLS 207-5301] unused parameter 'p0': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_arithm.h:183:65
WARNING: [HLS 207-5301] unused parameter 'p1': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_arithm.h:183:75
WARNING: [HLS 207-5301] unused parameter 'p2': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_arithm.h:183:85
WARNING: [HLS 207-5301] unused parameter 'src': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_arithm.h:192:31
WARNING: [HLS 207-5301] unused parameter 'p0': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_arithm.h:192:65
WARNING: [HLS 207-5301] unused parameter 'p1': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_arithm.h:192:75
WARNING: [HLS 207-5301] unused parameter 'p2': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_arithm.h:192:85
WARNING: [HLS 207-5301] unused parameter 'val': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_arithm.h:201:44
WARNING: [HLS 207-5301] unused parameter 'p2': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_arithm.h:201:85
WARNING: [HLS 207-5301] unused parameter 'p0': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_arithm.h:215:67
WARNING: [HLS 207-5301] unused parameter 'p1': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_arithm.h:215:77
WARNING: [HLS 207-5301] unused parameter 'p2': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_arithm.h:215:87
WARNING: [HLS 207-5301] unused parameter 'p0': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_arithm.h:226:67
WARNING: [HLS 207-5301] unused parameter 'p1': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_arithm.h:226:77
WARNING: [HLS 207-5301] unused parameter 'p2': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_arithm.h:226:87
WARNING: [HLS 207-5301] unused parameter 'p0': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_arithm.h:237:67
WARNING: [HLS 207-5301] unused parameter 'p1': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_arithm.h:237:77
WARNING: [HLS 207-5301] unused parameter 'p2': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_arithm.h:237:87
WARNING: [HLS 207-5301] unused parameter 'p1': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_arithm.h:248:78
WARNING: [HLS 207-5301] unused parameter 'p2': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_arithm.h:248:89
WARNING: [HLS 207-5301] unused parameter 'p0': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_arithm.h:261:67
WARNING: [HLS 207-5301] unused parameter 'p1': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_arithm.h:261:77
WARNING: [HLS 207-5301] unused parameter 'p2': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_arithm.h:261:87
WARNING: [HLS 207-5301] unused parameter 'p1': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_arithm.h:289:77
WARNING: [HLS 207-5301] unused parameter 'p2': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_arithm.h:289:87
WARNING: [HLS 207-5301] unused parameter 'sqsum': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_arithm.h:319:54
WARNING: [HLS 207-5301] unused parameter 'cast': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_imgproc.h:278:27
WARNING: [HLS 207-1017] unknown pragma ignored: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_imgproc.h:1157:9
WARNING: [HLS 207-5301] unused parameter 'flags': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_undistort.h:163:39
WARNING: [HLS 207-4610] the argument to '__builtin_assume' has side effects that will be discarded: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_undistort.h:380:35
WARNING: [HLS 207-5301] unused parameter 'x': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_undistort.h:435:24
WARNING: [HLS 207-5514] extra token before variable expression is ignored: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/src/hls/hls_video_haar.h:192:43
WARNING: [HLS 207-5514] extra token before variable expression is ignored: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:312:33
WARNING: [HLS 207-5514] extra token before variable expression is ignored: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:314:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:315:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:325:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:326:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:327:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:328:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:329:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:330:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:331:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:332:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:333:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:334:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:335:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:336:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:337:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:338:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:339:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:340:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:341:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:342:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:343:38
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:346:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:347:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:348:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:349:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:350:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:351:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:360:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:361:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:362:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:363:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:364:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:365:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:366:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:367:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:368:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:369:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:370:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:371:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:372:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:373:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:374:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:376:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:377:23
WARNING: [HLS 207-5514] extra token before variable expression is ignored: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:851:38
WARNING: [HLS 207-5301] unused parameter 'y': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1083:47
WARNING: [HLS 207-5301] unused parameter 'y': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1127:45
WARNING: [HLS 207-5301] unused parameter 'x': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1127:52
WARNING: [HLS 207-5301] unused parameter 'height': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1220:76
WARNING: [HLS 207-4586] operator '<<' has lower precedence than '-'; '-' will be evaluated first: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1287:26
INFO: [HLS 207-4423] place parentheses around the '-' expression to silence this warning: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1287:26
WARNING: [HLS 207-4586] operator '<<' has lower precedence than '-'; '-' will be evaluated first: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1287:110
INFO: [HLS 207-4423] place parentheses around the '-' expression to silence this warning: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1287:110
WARNING: [HLS 207-4586] operator '<<' has lower precedence than '-'; '-' will be evaluated first: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1288:26
INFO: [HLS 207-4423] place parentheses around the '-' expression to silence this warning: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1288:26
WARNING: [HLS 207-4586] operator '<<' has lower precedence than '-'; '-' will be evaluated first: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1288:114
INFO: [HLS 207-4423] place parentheses around the '-' expression to silence this warning: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1288:114
WARNING: [HLS 207-4586] operator '<<' has lower precedence than '-'; '-' will be evaluated first: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1289:26
INFO: [HLS 207-4423] place parentheses around the '-' expression to silence this warning: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1289:26
WARNING: [HLS 207-4586] operator '<<' has lower precedence than '-'; '-' will be evaluated first: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1289:116
INFO: [HLS 207-4423] place parentheses around the '-' expression to silence this warning: /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1289:116
WARNING: [HLS 207-5301] unused parameter 'y': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1279:39
WARNING: [HLS 207-5301] unused parameter 'rampStart': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1279:53
WARNING: [HLS 207-5301] unused parameter 'width': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1588:57
WARNING: [HLS 207-5301] unused parameter 'height': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1588:68
WARNING: [HLS 207-5301] unused parameter 'dpDynamicRange': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1588:89
WARNING: [HLS 207-5301] unused parameter 'dpYUVCoef': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1588:108
WARNING: [HLS 207-5301] unused parameter 'y': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1686:56
WARNING: [HLS 207-5301] unused parameter 'width': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1686:70
WARNING: [HLS 207-5301] unused parameter 'height': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1686:81
WARNING: [HLS 207-5301] unused parameter 'color': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1686:92
WARNING: [HLS 207-5301] unused parameter 'width': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1703:59
WARNING: [HLS 207-5301] unused parameter 'height': /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1703:70
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 23.84 seconds. CPU system time: 0.5 seconds. Elapsed time: 23.58 seconds; current allocated memory: 84.965 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternHorizontalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1087:21)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternVerticalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1108:21)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternTemporalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1130:21)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidRed(unsigned short, unsigned char)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1143:21)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidGreen(unsigned short, unsigned char)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1159:21)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidBlue(unsigned short, unsigned char)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1175:21)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidBlack(unsigned short, unsigned char)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1191:21)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidWhite(unsigned short, unsigned char)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1207:21)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternColorBars(unsigned short, unsigned short, unsigned short, unsigned char, unsigned short, unsigned short)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1223:21)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternZonePlate(unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1341:21)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1376:21)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1404:19)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1433:21)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternRainbow(unsigned short, unsigned short, unsigned short, unsigned char)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1282:21)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternVerticalHorizontalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1514:21)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1535:21)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPRBS(unsigned short, unsigned char)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1782:21)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1591:21)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1591:25)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternDPBlackWhiteVerticalLine(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1689:21)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1706:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::write(hls::Scalar<3, ap_uint<8> > const&)' into 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::operator<<(hls::Scalar<3, ap_uint<8> > const&)' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgBackground(unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:517:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::operator<<(hls::Scalar<3, ap_uint<8> > const&)' into 'tpgBackground(unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:708:20)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgBackground(unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:518:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::read(hls::Scalar<3, ap_uint<8> >&)' into 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::operator>>(hls::Scalar<3, ap_uint<8> >&)' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternMask(hls::Scalar<3, ap_uint<8> >, unsigned char, unsigned char)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1929:21)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:740:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::operator<<(hls::Scalar<3, ap_uint<8> > const&)' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:779:20)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:741:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:742:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::operator>>(hls::Scalar<3, ap_uint<8> >&)' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:750:9)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::operator<<(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:262:86)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:904:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::operator<<(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1020:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::operator>>(hls::Scalar<3, ap_uint<8> >&)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:993:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::stream()' into 'v_tpg(unsigned short&, unsigned short&, unsigned short&, bool&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, bool&)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:390:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::stream()' into 'v_tpg(unsigned short&, unsigned short&, unsigned short&, bool&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, bool&)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:391:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::stream()' into 'v_tpg(unsigned short&, unsigned short&, unsigned short&, bool&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, bool&)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:393:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::stream()' into 'v_tpg(unsigned short&, unsigned short&, unsigned short&, bool&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, bool&)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:393:48)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::stream()' into 'v_tpg(unsigned short&, unsigned short&, unsigned short&, bool&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, bool&)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:396:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::stream()' into 'v_tpg(unsigned short&, unsigned short&, unsigned short&, bool&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, bool&)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:396:41)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::stream()' into 'v_tpg(unsigned short&, unsigned short&, unsigned short&, bool&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, bool&)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:396:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::stream()' into 'v_tpg(unsigned short&, unsigned short&, unsigned short&, bool&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, bool&)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:396:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::stream()' into 'v_tpg(unsigned short&, unsigned short&, unsigned short&, bool&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, bool&)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:394:48)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::stream()' into 'v_tpg(unsigned short&, unsigned short&, unsigned short&, bool&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, bool&)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:394:25)
INFO: [HLS 214-210] Disaggregating variable 'tmp'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp23'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp22'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp21'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp20'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp19'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp18'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp17'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp16'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp15'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp14'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp13'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp12'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp11'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp10'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp9'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp8'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp7'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp6'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp'
INFO: [HLS 214-210] Disaggregating variable 'outpix'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp9'
INFO: [HLS 214-210] Disaggregating variable 'pix'
INFO: [HLS 214-210] Disaggregating variable 'intpix'
INFO: [HLS 214-210] Disaggregating variable 'outpix'
INFO: [HLS 214-210] Disaggregating variable 'pix'
INFO: [HLS 214-178] Inlining function 'tpgPatternHorizontalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:513:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternVerticalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:513:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternTemporalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:513:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidRed(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:513:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidGreen(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:513:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidBlue(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:513:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidBlack(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:513:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidWhite(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:513:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternColorBars(unsigned short, unsigned short, unsigned short, unsigned char, unsigned short, unsigned short)' into 'tpgBackground(unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:513:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternZonePlate(unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:513:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:513:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternRainbow(unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:513:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternVerticalHorizontalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:513:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:513:0)
INFO: [HLS 214-178] Inlining function 'tpgPRBS(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:513:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:513:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternDPBlackWhiteVerticalLine(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:513:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternBox(hls::Scalar<3, ap_uint<8> >, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:734:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternCrossHair(hls::Scalar<3, ap_uint<8> >, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:734:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternMask(hls::Scalar<3, ap_uint<8> >, unsigned char, unsigned char)' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:734:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_class.hls::Scalars' into 'tpgBackground(unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_class.hls::Scalars' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.16 seconds. CPU system time: 0.15 seconds. Elapsed time: 5.32 seconds; current allocated memory: 89.250 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 89.255 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 100.512 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:414: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 115.855 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_962_2' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:952) in function 'MultiPixStream2AXIvideo' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_998_4' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:906) in function 'MultiPixStream2AXIvideo' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'outpix.val.V' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:517) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp16'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1591) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp23'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:904) in dimension 1 completely.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'v_tpg' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:272)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
Resolution: For help on HLS 200-786 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-786.html
INFO: [XFORM 203-712] Applying dataflow to function 'v_tpg' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:272), detected/extracted 3 process function(s): 
	 'tpgBackground'
	 'tpgForeground'
	 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1748:19) to (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1776:5) in function 'tpgPatternDPColorSquare'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:772:17) in function 'tpgForeground'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1286:13) to (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1324:26) in function 'tpgBackground'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1599:10) to (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:675:14) in function 'tpgBackground'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1256:9) in function 'tpgBackground'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1422:132) to (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1424:36) in function 'tpgBackground'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1580:138) to (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1582:36) in function 'tpgBackground'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) to (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1047:21) in function 'MultiPixStream2AXIvideo'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'tpgForeground' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:720)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'tpgBackground' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:493)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.27 seconds; current allocated memory: 152.922 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.53 seconds; current allocated memory: 290.699 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_tpg' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<ap_uint<10> >' to 'reg_ap_uint_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<int>' to 'reg_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_stable' on port 'fid' changing to the default 'ap_vld' mode.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternDPColorSquare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 10	0	14	106	29	2.1	3	2.1	3	13	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternDPColorSquare'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, function 'tpgPatternDPColorSquare'
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 291.831 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 292.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_ap_uint_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<ap_uint<10> >'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<ap_uint<10> >'
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 292.420 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 292.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCrossHatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 8	0	3	84	8	2.7	3	2	2	5	1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCrossHatch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, function 'tpgPatternCrossHatch'
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 292.842 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 293.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<int>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<int>'
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 293.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 293.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<unsigned short>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<unsigned short>'
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 293.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 293.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgBackground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1303_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('b', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1289)
   b  constant 16363
   c  constant 32896
  DSP Expression: add_ln1303_1 = zext_ln1301_2 * 16363 + 32896
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1303) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('g', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1288)
   b  constant 65429
   c  'bitconcatenate' operation ('shl_ln2', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1303)
  DSP Expression: add_ln1303 = zext_ln1301_1 * 65429 + zext_ln1303
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1302) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('r', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1287)
   b  constant 32725
   c  'add' operation ('add_ln1302', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1302)
  DSP Expression: add_ln1302_1 = add_ln1302 + zext_ln1301 * 32725
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1302_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('g', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1288)
   b  constant 65451
   c  constant 32896
  DSP Expression: add_ln1302 = zext_ln1301_1 * 65451 + 32896
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1301_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('g', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1288)
   b  constant 150
   c  'add' operation ('add_ln1301', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1301)
  DSP Expression: add_ln1301_1 = zext_ln1301_1 * 150 + zext_ln1301_5
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1301) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('r', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1287)
   b  constant 77
   c  constant 4224
  DSP Expression: add_ln1301 = zext_ln1301 * 77 + 4224
WARNING: [SYN 201-303] Root Node mul_ln1301_2 mapped to expression  {mul a b}, but failed in bitwidth check.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1363) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('tpgSinTableArray_load', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1363) on array 'tpgSinTableArray'
   b  constant 221
  DSP Expression: mul_ln1363 = sext_ln1363 * 221
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1357_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  wire read on port 'ZplateHorContDelta'
   b  'call' operation ('tmp_1', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1357) to 'reg<int>'
   c  'add' operation ('add_ln1361_1', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1361)
  DSP Expression: add_ln1361 = add_ln1361_1 + Zplate_Hor_Control_Delta * trunc_ln1357
WARNING: [SYN 201-303] Root Node mul_ln1357 mapped to expression  {mul {add d a} b}, but failed in bitwidth check.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1357) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'add' operation ('add_ln1357', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1357)
   b  'phi' operation ('x') with incoming values : ('x', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527)
  DSP Expression: mul_ln1357 = sext_ln1357_1 * zext_ln527
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 53	0	25	633	51	2	3	2	3	26	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_527_2'.
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 4 to 13 with current asap = 4, alap = 13
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 18, loop 'VITIS_LOOP_527_2'
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
WARNING: [HLS 200-871] Estimated clock period (4.995ns) exceeds the target (target clock period: 6.734ns, clock uncertainty: 1.81818ns, effective delay budget: 4.91582ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tpgBackground' consists of the following:	'phi' operation ('x') with incoming values : ('x', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:527) [234]  (0 ns)
	'add' operation ('add_ln1288', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1288) [452]  (1.64 ns)
	'getelementptr' operation ('tpgSinTableArray_9bit_addr_1', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1288) [454]  (0 ns)
	'load' operation ('tpgSinTableArray_9bit_load_1', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1288) on array 'tpgSinTableArray_9bit' [455]  (3.25 ns)
	blocking operation 0.102 ns on control path)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 296.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 309.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgForeground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 11	0	7	137	17	2.4	5	2.1	3	8	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_746_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_746_2'
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
WARNING: [HLS 200-871] Estimated clock period (6.6486ns) exceeds the target (target clock period: 6.734ns, clock uncertainty: 1.81818ns, effective delay budget: 4.91582ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tpgForeground' consists of the following:	'load' operation ('boxLeft_load', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1849) on local variable 'boxLeft' [93]  (0 ns)
	'icmp' operation ('icmp_ln1849', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1849) [102]  (2.43 ns)
	multiplexor before 'phi' operation ('empty_61') [108]  (1.59 ns)
	'phi' operation ('empty_61') [108]  (0 ns)
	'select' operation ('select_ln1864_1', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1864) [131]  (0.805 ns)
	'store' operation ('boxLeft_write_ln1868', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1868) of variable 'select_ln1864_1', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1864 on local variable 'boxLeft' [133]  (1.83 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 310.153 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 311.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 2	0	0	56	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_962_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_962_2'
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 312.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 312.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_tpg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	4	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 312.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 313.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternDPColorSquare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_V_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternDPColorSquare'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 314.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_ap_uint_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_ap_uint_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 316.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCrossHatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'yCount_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vHatch' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_V_2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCrossHatch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 317.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_int_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 319.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 319.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgBackground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampStart' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rampVal_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rampVal' is power-on initialization.
WARNING: [RTGEN 206-101] Register 's' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zonePlateVAddr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vBarSel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdata' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vBarSel_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rampVal_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xBar_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zonePlateVDelta' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'gSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bSerie_V' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_7s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_14ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8s_15ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_9ns_15ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_20s_9ns_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgBackground'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 325.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgForeground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'boxHCoord' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'boxVCoord' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hDir' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vDir' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgForeground'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.47 seconds; current allocated memory: 339.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 342.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_tpg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/height' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/width' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/field_id' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/fid_in' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bckgndId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ovrlayId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/maskId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/motionSpeed' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/colorFormat' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairX' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairY' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContStart' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContDelta' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContStart' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContDelta' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxSize' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorR' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorG' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorB' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpDynamicRange' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpYUVCoef' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bck_motion_en' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/fid' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'v_tpg' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'height', 'width', 'bckgndId', 'ovrlayId', 'maskId', 'motionSpeed', 'colorFormat', 'crossHairX', 'crossHairY', 'ZplateHorContStart', 'ZplateHorContDelta', 'ZplateVerContStart', 'ZplateVerContDelta', 'boxSize', 'boxColorR', 'boxColorG', 'boxColorB', 'dpDynamicRange', 'dpYUVCoef', 'field_id', 'bck_motion_en' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_tpg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 344.134 MB.
INFO: [RTMG 210-279] Implementing memory 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarArray_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dma_demo_v_tpg_0_2_tpgPatternCrossHatch_whiYuv_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dma_demo_v_tpg_0_2_tpgPatternCrossHatch_blkYuv_1_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'dma_demo_v_tpg_0_2_mul_8ns_6ns_13_1_1_Multiplier_0'
INFO: [RTMG 210-279] Implementing memory 'dma_demo_v_tpg_0_2_tpgBackground_redYuv_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dma_demo_v_tpg_0_2_tpgBackground_grnYuv_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dma_demo_v_tpg_0_2_tpgBackground_bluYuv_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dma_demo_v_tpg_0_2_tpgBackground_tpgBarSelYuv_y_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dma_demo_v_tpg_0_2_tpgBackground_tpgBarSelYuv_v_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dma_demo_v_tpg_0_2_tpgBackground_tpgBarSelYuv_u_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dma_demo_v_tpg_0_2_tpgBackground_tpgSinTableArray_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dma_demo_v_tpg_0_2_tpgBackground_tpgTartanBarArray_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dma_demo_v_tpg_0_2_tpgBackground_tpgSinTableArray_9bit_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dma_demo_v_tpg_0_2_tpgBackground_tpgCheckerBoardArray_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dma_demo_v_tpg_0_2_tpgForeground_whiYuv_2_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'bckgndYUV_U(dma_demo_v_tpg_0_2_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ovrlayYUV_U(dma_demo_v_tpg_0_2_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_tpgForeground_U0_U(dma_demo_v_tpg_0_2_start_for_tpgForeground_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MultiPixStream2AXIvideo_U0_U(dma_demo_v_tpg_0_2_start_for_MultiPixStream2AXIvideo_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.06 seconds; current allocated memory: 349.842 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for v_tpg with prefix dma_demo_v_tpg_0_2_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_tpg with prefix dma_demo_v_tpg_0_2_.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 150.41 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 42.72 seconds. CPU system time: 0.92 seconds. Elapsed time: 42.9 seconds; current allocated memory: 351.156 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -vendor xilinx.com -library ip -version 8.1 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Jan  2 13:45:23 2024...
INFO: [HLS 200-802] Generated output file dma_demo_v_tpg_0_2/prj/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 9.2 seconds. CPU system time: 0.39 seconds. Elapsed time: 10.65 seconds; current allocated memory: 356.396 MB.
INFO: [HLS 200-112] Total CPU user time: 52.91 seconds. Total CPU system time: 1.45 seconds. Total elapsed time: 54.36 seconds; peak allocated memory: 349.842 MB.
INFO: [Common 17-206] Exiting vitis_hls at Tue Jan  2 13:45:24 2024...
compile_c: Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 2332.086 ; gain = 0.000 ; free physical = 14347 ; free virtual = 59028
Command: synth_design -top dma_demo_v_tpg_0_2 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12987
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2332.203 ; gain = 0.000 ; free physical = 12955 ; free virtual = 57636
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/synth/dma_demo_v_tpg_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_v_tpg' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_v_tpg.v:12]
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_CTRL_s_axi' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_CTRL_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 8'b00000000 
	Parameter ADDR_GIE bound to: 8'b00000100 
	Parameter ADDR_IER bound to: 8'b00001000 
	Parameter ADDR_ISR bound to: 8'b00001100 
	Parameter ADDR_HEIGHT_DATA_0 bound to: 8'b00010000 
	Parameter ADDR_HEIGHT_CTRL bound to: 8'b00010100 
	Parameter ADDR_WIDTH_DATA_0 bound to: 8'b00011000 
	Parameter ADDR_WIDTH_CTRL bound to: 8'b00011100 
	Parameter ADDR_BCKGNDID_DATA_0 bound to: 8'b00100000 
	Parameter ADDR_BCKGNDID_CTRL bound to: 8'b00100100 
	Parameter ADDR_OVRLAYID_DATA_0 bound to: 8'b00101000 
	Parameter ADDR_OVRLAYID_CTRL bound to: 8'b00101100 
	Parameter ADDR_MASKID_DATA_0 bound to: 8'b00110000 
	Parameter ADDR_MASKID_CTRL bound to: 8'b00110100 
	Parameter ADDR_MOTIONSPEED_DATA_0 bound to: 8'b00111000 
	Parameter ADDR_MOTIONSPEED_CTRL bound to: 8'b00111100 
	Parameter ADDR_COLORFORMAT_DATA_0 bound to: 8'b01000000 
	Parameter ADDR_COLORFORMAT_CTRL bound to: 8'b01000100 
	Parameter ADDR_CROSSHAIRX_DATA_0 bound to: 8'b01001000 
	Parameter ADDR_CROSSHAIRX_CTRL bound to: 8'b01001100 
	Parameter ADDR_CROSSHAIRY_DATA_0 bound to: 8'b01010000 
	Parameter ADDR_CROSSHAIRY_CTRL bound to: 8'b01010100 
	Parameter ADDR_ZPLATEHORCONTSTART_DATA_0 bound to: 8'b01011000 
	Parameter ADDR_ZPLATEHORCONTSTART_CTRL bound to: 8'b01011100 
	Parameter ADDR_ZPLATEHORCONTDELTA_DATA_0 bound to: 8'b01100000 
	Parameter ADDR_ZPLATEHORCONTDELTA_CTRL bound to: 8'b01100100 
	Parameter ADDR_ZPLATEVERCONTSTART_DATA_0 bound to: 8'b01101000 
	Parameter ADDR_ZPLATEVERCONTSTART_CTRL bound to: 8'b01101100 
	Parameter ADDR_ZPLATEVERCONTDELTA_DATA_0 bound to: 8'b01110000 
	Parameter ADDR_ZPLATEVERCONTDELTA_CTRL bound to: 8'b01110100 
	Parameter ADDR_BOXSIZE_DATA_0 bound to: 8'b01111000 
	Parameter ADDR_BOXSIZE_CTRL bound to: 8'b01111100 
	Parameter ADDR_BOXCOLORR_DATA_0 bound to: 8'b10000000 
	Parameter ADDR_BOXCOLORR_CTRL bound to: 8'b10000100 
	Parameter ADDR_BOXCOLORG_DATA_0 bound to: 8'b10001000 
	Parameter ADDR_BOXCOLORG_CTRL bound to: 8'b10001100 
	Parameter ADDR_BOXCOLORB_DATA_0 bound to: 8'b10010000 
	Parameter ADDR_BOXCOLORB_CTRL bound to: 8'b10010100 
	Parameter ADDR_DPDYNAMICRANGE_DATA_0 bound to: 8'b11000000 
	Parameter ADDR_DPDYNAMICRANGE_CTRL bound to: 8'b11000100 
	Parameter ADDR_DPYUVCOEF_DATA_0 bound to: 8'b11001000 
	Parameter ADDR_DPYUVCOEF_CTRL bound to: 8'b11001100 
	Parameter ADDR_FIELD_ID_DATA_0 bound to: 8'b11010000 
	Parameter ADDR_FIELD_ID_CTRL bound to: 8'b11010100 
	Parameter ADDR_BCK_MOTION_EN_DATA_0 bound to: 8'b11011000 
	Parameter ADDR_BCK_MOTION_EN_CTRL bound to: 8'b11011100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_CTRL_s_axi.v:353]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_CTRL_s_axi' (1#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_CTRL_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state21 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground_redYuv' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_redYuv.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground_redYuv_rom' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_redYuv.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dma_demo_v_tpg_0_2_tpgBackground_redYuv_rom.dat' is read successfully [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_redYuv.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground_redYuv_rom' (2#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_redYuv.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground_redYuv' (3#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_redYuv.v:39]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground_grnYuv' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_grnYuv.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground_grnYuv_rom' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_grnYuv.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dma_demo_v_tpg_0_2_tpgBackground_grnYuv_rom.dat' is read successfully [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_grnYuv.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground_grnYuv_rom' (4#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_grnYuv.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground_grnYuv' (5#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_grnYuv.v:39]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground_bluYuv' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_bluYuv.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground_bluYuv_rom' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_bluYuv.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dma_demo_v_tpg_0_2_tpgBackground_bluYuv_rom.dat' is read successfully [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_bluYuv.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground_bluYuv_rom' (6#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_bluYuv.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground_bluYuv' (7#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_bluYuv.v:39]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternCrossHatch_blkYuv_1' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternCrossHatch_blkYuv_1.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternCrossHatch_blkYuv_1_rom' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternCrossHatch_blkYuv_1.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dma_demo_v_tpg_0_2_tpgPatternCrossHatch_blkYuv_1_rom.dat' is read successfully [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternCrossHatch_blkYuv_1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternCrossHatch_blkYuv_1_rom' (8#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternCrossHatch_blkYuv_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternCrossHatch_blkYuv_1' (9#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternCrossHatch_blkYuv_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternCrossHatch_whiYuv_1' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternCrossHatch_whiYuv_1.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternCrossHatch_whiYuv_1_rom' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternCrossHatch_whiYuv_1.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dma_demo_v_tpg_0_2_tpgPatternCrossHatch_whiYuv_1_rom.dat' is read successfully [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternCrossHatch_whiYuv_1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternCrossHatch_whiYuv_1_rom' (10#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternCrossHatch_whiYuv_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternCrossHatch_whiYuv_1' (11#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternCrossHatch_whiYuv_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_rom' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_rom.dat' is read successfully [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_rom' (12#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r' (13#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r.v:39]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g_rom' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g_rom.dat' is read successfully [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g_rom' (14#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g' (15#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g.v:39]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_rom' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_rom.dat' is read successfully [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_rom' (16#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b' (17#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b.v:39]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground_tpgBarSelYuv_y' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_tpgBarSelYuv_y.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground_tpgBarSelYuv_y_rom' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_tpgBarSelYuv_y.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dma_demo_v_tpg_0_2_tpgBackground_tpgBarSelYuv_y_rom.dat' is read successfully [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_tpgBarSelYuv_y.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground_tpgBarSelYuv_y_rom' (18#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_tpgBarSelYuv_y.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground_tpgBarSelYuv_y' (19#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_tpgBarSelYuv_y.v:39]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground_tpgBarSelYuv_v' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_tpgBarSelYuv_v.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground_tpgBarSelYuv_v_rom' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_tpgBarSelYuv_v.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dma_demo_v_tpg_0_2_tpgBackground_tpgBarSelYuv_v_rom.dat' is read successfully [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_tpgBarSelYuv_v.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground_tpgBarSelYuv_v_rom' (20#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_tpgBarSelYuv_v.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground_tpgBarSelYuv_v' (21#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_tpgBarSelYuv_v.v:39]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground_tpgBarSelYuv_u' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_tpgBarSelYuv_u.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground_tpgBarSelYuv_u_rom' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_tpgBarSelYuv_u.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dma_demo_v_tpg_0_2_tpgBackground_tpgBarSelYuv_u_rom.dat' is read successfully [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_tpgBarSelYuv_u.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground_tpgBarSelYuv_u_rom' (22#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_tpgBarSelYuv_u.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground_tpgBarSelYuv_u' (23#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_tpgBarSelYuv_u.v:39]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground_tpgSinTableArray' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_tpgSinTableArray.v:39]
	Parameter DataWidth bound to: 20 - type: integer 
	Parameter AddressRange bound to: 2048 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground_tpgSinTableArray_rom' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_tpgSinTableArray.v:6]
	Parameter DWIDTH bound to: 20 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 2048 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dma_demo_v_tpg_0_2_tpgBackground_tpgSinTableArray_rom.dat' is read successfully [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_tpgSinTableArray.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground_tpgSinTableArray_rom' (24#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_tpgSinTableArray.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground_tpgSinTableArray' (25#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_tpgSinTableArray.v:39]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground_tpgTartanBarArray' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_tpgTartanBarArray.v:39]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground_tpgTartanBarArray_rom' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_tpgTartanBarArray.v:6]
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dma_demo_v_tpg_0_2_tpgBackground_tpgTartanBarArray_rom.dat' is read successfully [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_tpgTartanBarArray.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground_tpgTartanBarArray_rom' (26#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_tpgTartanBarArray.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground_tpgTartanBarArray' (27#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_tpgTartanBarArray.v:39]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground_tpgSinTableArray_9bit' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_tpgSinTableArray_9bit.v:67]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 2048 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground_tpgSinTableArray_9bit_rom' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_tpgSinTableArray_9bit.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 2048 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dma_demo_v_tpg_0_2_tpgBackground_tpgSinTableArray_9bit_rom.dat' is read successfully [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_tpgSinTableArray_9bit.v:28]
INFO: [Synth 8-3876] $readmem data file './dma_demo_v_tpg_0_2_tpgBackground_tpgSinTableArray_9bit_rom.dat' is read successfully [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_tpgSinTableArray_9bit.v:29]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground_tpgSinTableArray_9bit_rom' (28#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_tpgSinTableArray_9bit.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground_tpgSinTableArray_9bit' (29#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_tpgSinTableArray_9bit.v:67]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground_tpgCheckerBoardArray' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_tpgCheckerBoardArray.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground_tpgCheckerBoardArray_rom' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_tpgCheckerBoardArray.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dma_demo_v_tpg_0_2_tpgBackground_tpgCheckerBoardArray_rom.dat' is read successfully [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_tpgCheckerBoardArray.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground_tpgCheckerBoardArray_rom' (30#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_tpgCheckerBoardArray.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground_tpgCheckerBoardArray' (31#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground_tpgCheckerBoardArray.v:39]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarArray' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarArray.v:39]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarArray_rom' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarArray.v:6]
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarArray_rom.dat' is read successfully [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarArray.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarArray_rom' (32#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarArray.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarArray' (33#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarArray.v:39]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r.v:39]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r_rom' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r.v:6]
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r_rom.dat' is read successfully [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r_rom' (34#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r' (35#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r.v:39]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g.v:39]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g_rom' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g.v:6]
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g_rom.dat' is read successfully [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g_rom' (36#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g' (37#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g.v:39]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b.v:39]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b_rom' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b.v:6]
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b_rom.dat' is read successfully [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b_rom' (38#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b' (39#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b.v:39]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y_rom' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y_rom.dat' is read successfully [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y_rom' (40#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y' (41#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y.v:39]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v_rom' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v_rom.dat' is read successfully [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v_rom' (42#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v' (43#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v.v:39]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y_rom' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y_rom.dat' is read successfully [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y_rom' (44#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y' (45#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y.v:39]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v_rom' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v_rom.dat' is read successfully [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v_rom' (46#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v' (47#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v.v:39]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u_rom' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u_rom.dat' is read successfully [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u_rom' (48#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u' (49#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u.v:39]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u_rom' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u_rom.dat' is read successfully [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u_rom' (50#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u' (51#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u.v:39]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternDPColorSquare' (52#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternDPColorSquare.v:10]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternCrossHatch' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternCrossHatch.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_reg_ap_uint_10_s' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_reg_ap_uint_10_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_reg_ap_uint_10_s' (53#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_reg_ap_uint_10_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgPatternCrossHatch' (54#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgPatternCrossHatch.v:10]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_reg_int_s' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_reg_int_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_reg_int_s' (55#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_reg_int_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_reg_unsigned_short_s' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_reg_unsigned_short_s' (56#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_mul_8ns_6ns_13_1_1' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_mul_8ns_6ns_13_1_1.v:16]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_mul_8ns_6ns_13_1_1_Multiplier_0' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_mul_8ns_6ns_13_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_mul_8ns_6ns_13_1_1_Multiplier_0' (57#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_mul_8ns_6ns_13_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_mul_8ns_6ns_13_1_1' (58#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_mul_8ns_6ns_13_1_1.v:16]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_mul_mul_17s_16ns_32_4_1' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_mul_mul_17s_16ns_32_4_1.v:32]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_mul_mul_17s_16ns_32_4_1_DSP48_0' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_mul_mul_17s_16ns_32_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_mul_mul_17s_16ns_32_4_1_DSP48_0' (59#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_mul_mul_17s_16ns_32_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_mul_mul_17s_16ns_32_4_1' (60#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_mul_mul_17s_16ns_32_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_mac_muladd_8ns_8ns_14ns_15_4_1' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_mac_muladd_8ns_8ns_14ns_15_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_mac_muladd_8ns_8ns_14ns_15_4_1_DSP48_1' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_mac_muladd_8ns_8ns_14ns_15_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_mac_muladd_8ns_8ns_14ns_15_4_1_DSP48_1' (61#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_mac_muladd_8ns_8ns_14ns_15_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_mac_muladd_8ns_8ns_14ns_15_4_1' (62#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_mac_muladd_8ns_8ns_14ns_15_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_16s_16_4_1' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_16s_16_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_16s_16_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2' (63#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_16s_16_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_16s_16_4_1' (64#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_16s_16_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_15ns_16_4_1' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_15ns_16_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_15ns_16_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3' (65#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_15ns_16_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_15ns_16_4_1' (66#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_15ns_16_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_mac_muladd_8ns_9ns_15ns_16_4_1' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_mac_muladd_8ns_9ns_15ns_16_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_mac_muladd_8ns_9ns_15ns_16_4_1_DSP48_4' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_mac_muladd_8ns_9ns_15ns_16_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_mac_muladd_8ns_9ns_15ns_16_4_1_DSP48_4' (67#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_mac_muladd_8ns_9ns_15ns_16_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_mac_muladd_8ns_9ns_15ns_16_4_1' (68#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_mac_muladd_8ns_9ns_15ns_16_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_mac_muladd_8ns_7s_16s_16_4_1' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_mac_muladd_8ns_7s_16s_16_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_mac_muladd_8ns_7s_16s_16_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5' (69#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_mac_muladd_8ns_7s_16s_16_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_mac_muladd_8ns_7s_16s_16_4_1' (70#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_mac_muladd_8ns_7s_16s_16_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_mac_muladd_16s_16s_16ns_16_4_1' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_mac_muladd_16s_16s_16ns_16_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_mac_muladd_16s_16s_16ns_16_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6' (71#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_mac_muladd_16s_16s_16ns_16_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_mac_muladd_16s_16s_16ns_16_4_1' (72#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_mac_muladd_16s_16s_16ns_16_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_mul_mul_20s_9ns_28_4_1' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_mul_mul_20s_9ns_28_4_1.v:32]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_mul_mul_20s_9ns_28_4_1_DSP48_7' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_mul_mul_20s_9ns_28_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_mul_mul_20s_9ns_28_4_1_DSP48_7' (73#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_mul_mul_20s_9ns_28_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_mul_mul_20s_9ns_28_4_1' (74#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_mul_mul_20s_9ns_28_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_mac_muladd_8ns_6s_16s_16_4_1' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_mac_muladd_8ns_6s_16s_16_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_mac_muladd_8ns_6s_16s_16_4_1_DSP48_8' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_mac_muladd_8ns_6s_16s_16_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_mac_muladd_8ns_6s_16s_16_4_1_DSP48_8' (75#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_mac_muladd_8ns_6s_16s_16_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_mac_muladd_8ns_6s_16s_16_4_1' (76#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_mac_muladd_8ns_6s_16s_16_4_1.v:46]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgBackground' (77#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgBackground.v:10]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgForeground' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgForeground.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgForeground_whiYuv_2' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgForeground_whiYuv_2.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_tpgForeground_whiYuv_2_rom' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgForeground_whiYuv_2.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dma_demo_v_tpg_0_2_tpgForeground_whiYuv_2_rom.dat' is read successfully [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgForeground_whiYuv_2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgForeground_whiYuv_2_rom' (78#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgForeground_whiYuv_2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgForeground_whiYuv_2' (79#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgForeground_whiYuv_2.v:39]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_tpgForeground' (80#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_tpgForeground.v:10]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_MultiPixStream2AXIvideo' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_MultiPixStream2AXIvideo.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_regslice_both' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_regslice_both.v:8]
	Parameter DataWidth bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_regslice_both' (81#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_regslice_both__parameterized0' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_regslice_both.v:8]
	Parameter DataWidth bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_regslice_both__parameterized0' (81#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_regslice_both__parameterized1' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_regslice_both.v:8]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_regslice_both__parameterized1' (81#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_MultiPixStream2AXIvideo' (82#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_MultiPixStream2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_fifo_w24_d16_S' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_fifo_w24_d16_S.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_fifo_w24_d16_S_shiftReg' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_fifo_w24_d16_S.v:8]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_fifo_w24_d16_S_shiftReg' (83#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_fifo_w24_d16_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_fifo_w24_d16_S' (84#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_fifo_w24_d16_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_start_for_tpgForeground_U0' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_start_for_tpgForeground_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_start_for_tpgForeground_U0_shiftReg' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_start_for_tpgForeground_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_start_for_tpgForeground_U0_shiftReg' (85#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_start_for_tpgForeground_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_start_for_tpgForeground_U0' (86#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_start_for_tpgForeground_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_start_for_MultiPixStream2AXIvideo_U0' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_start_for_MultiPixStream2AXIvideo_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'dma_demo_v_tpg_0_2_start_for_MultiPixStream2AXIvideo_U0_shiftReg' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_start_for_MultiPixStream2AXIvideo_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_start_for_MultiPixStream2AXIvideo_U0_shiftReg' (87#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_start_for_MultiPixStream2AXIvideo_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_start_for_MultiPixStream2AXIvideo_U0' (88#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_start_for_MultiPixStream2AXIvideo_U0.v:42]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2_v_tpg' (89#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/hdl/verilog/dma_demo_v_tpg_0_2_v_tpg.v:12]
WARNING: [Synth 8-7071] port 'fid_ap_vld' of module 'dma_demo_v_tpg_0_2_v_tpg' is unconnected for instance 'inst' [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/synth/dma_demo_v_tpg_0_2.v:161]
WARNING: [Synth 8-7023] instance 'inst' of module 'dma_demo_v_tpg_0_2_v_tpg' has 32 connections declared, but only 31 given [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/synth/dma_demo_v_tpg_0_2.v:161]
INFO: [Synth 8-6155] done synthesizing module 'dma_demo_v_tpg_0_2' (90#1) [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/synth/dma_demo_v_tpg_0_2.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2332.203 ; gain = 0.000 ; free physical = 13602 ; free virtual = 58286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2332.203 ; gain = 0.000 ; free physical = 13605 ; free virtual = 58288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2332.203 ; gain = 0.000 ; free physical = 13605 ; free virtual = 58288
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2332.203 ; gain = 0.000 ; free physical = 13591 ; free virtual = 58275
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/dma_demo_v_tpg_0_2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/dma_demo_v_tpg_0_2_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dont_touch.xdc]
Parsing XDC File [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/dma_demo_v_tpg_0_2.xdc] for cell 'inst'
Finished Parsing XDC File [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_v_tpg_0_2/dma_demo_v_tpg_0_2.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2396.117 ; gain = 0.000 ; free physical = 13417 ; free virtual = 58100
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2396.117 ; gain = 0.000 ; free physical = 13415 ; free virtual = 58099
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2396.117 ; gain = 63.914 ; free physical = 13576 ; free virtual = 58260
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2396.117 ; gain = 63.914 ; free physical = 13576 ; free virtual = 58260
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2396.117 ; gain = 63.914 ; free physical = 13576 ; free virtual = 58260
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'dma_demo_v_tpg_0_2_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'dma_demo_v_tpg_0_2_CTRL_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'dma_demo_v_tpg_0_2_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'dma_demo_v_tpg_0_2_CTRL_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2396.117 ; gain = 63.914 ; free physical = 13564 ; free virtual = 58250
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/MultiPixStream2AXIvideo_U0/regslice_both_AXI_video_strm_V_id_V_U' (dma_demo_v_tpg_0_2_regslice_both__parameterized1) to 'inst/MultiPixStream2AXIvideo_U0/regslice_both_AXI_video_strm_V_dest_V_U'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 6     
	   3 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 11    
	   3 Input   16 Bit       Adders := 4     
	   2 Input   14 Bit       Adders := 5     
	   3 Input   13 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 5     
	   3 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 7     
	   3 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 5     
	   2 Input    8 Bit       Adders := 6     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               32 Bit    Registers := 13    
	               28 Bit    Registers := 5     
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 7     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 56    
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 17    
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 9     
	                8 Bit    Registers := 180   
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 17    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 15    
	                2 Bit    Registers := 21    
	                1 Bit    Registers := 341   
+---ROMs : 
	                    ROMs := 4     
+---Muxes : 
	  26 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 23    
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 10    
	   2 Input   11 Bit        Muxes := 8     
	   3 Input   11 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 5     
	   4 Input    8 Bit        Muxes := 8     
	   9 Input    8 Bit        Muxes := 9     
	   2 Input    8 Bit        Muxes := 152   
	   3 Input    8 Bit        Muxes := 5     
	   9 Input    6 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 7     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 13    
	   3 Input    4 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 17    
	  17 Input    3 Bit        Muxes := 1     
	   9 Input    2 Bit        Muxes := 6     
	   3 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 9     
	   4 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 117   
	   5 Input    1 Bit        Muxes := 1     
	  20 Input    1 Bit        Muxes := 2     
	  24 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_mul_17s_16ns_32_4_1_U30/dma_demo_v_tpg_0_2_mul_mul_17s_16ns_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_16ns_32_4_1_U30/dma_demo_v_tpg_0_2_mul_mul_17s_16ns_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_16ns_32_4_1_U30/dma_demo_v_tpg_0_2_mul_mul_17s_16ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_16ns_32_4_1_U30/dma_demo_v_tpg_0_2_mul_mul_17s_16ns_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_17s_16ns_32_4_1_U30/dma_demo_v_tpg_0_2_mul_mul_17s_16ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_16ns_32_4_1_U30/dma_demo_v_tpg_0_2_mul_mul_17s_16ns_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_16ns_32_4_1_U30/dma_demo_v_tpg_0_2_mul_mul_17s_16ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_16ns_32_4_1_U30/dma_demo_v_tpg_0_2_mul_mul_17s_16ns_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_16ns_32_4_1_U30/dma_demo_v_tpg_0_2_mul_mul_17s_16ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_16ns_32_4_1_U30/dma_demo_v_tpg_0_2_mul_mul_17s_16ns_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_16ns_32_4_1_U30/dma_demo_v_tpg_0_2_mul_mul_17s_16ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8ns_14ns_15_4_1_U31/dma_demo_v_tpg_0_2_mac_muladd_8ns_8ns_14ns_15_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C:0x1080)+(A2*(B:0x4d)')'.
DSP Report: register mac_muladd_8ns_8ns_14ns_15_4_1_U31/dma_demo_v_tpg_0_2_mac_muladd_8ns_8ns_14ns_15_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_14ns_15_4_1_U31/dma_demo_v_tpg_0_2_mac_muladd_8ns_8ns_14ns_15_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_14ns_15_4_1_U31/dma_demo_v_tpg_0_2_mac_muladd_8ns_8ns_14ns_15_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_14ns_15_4_1_U31/dma_demo_v_tpg_0_2_mac_muladd_8ns_8ns_14ns_15_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_14ns_15_4_1_U31/dma_demo_v_tpg_0_2_mac_muladd_8ns_8ns_14ns_15_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_14ns_15_4_1_U31/dma_demo_v_tpg_0_2_mac_muladd_8ns_8ns_14ns_15_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_14ns_15_4_1_U31/dma_demo_v_tpg_0_2_mac_muladd_8ns_8ns_14ns_15_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_14ns_15_4_1_U31/dma_demo_v_tpg_0_2_mac_muladd_8ns_8ns_14ns_15_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8ns_14ns_15_4_1_U31/dma_demo_v_tpg_0_2_mac_muladd_8ns_8ns_14ns_15_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8ns_8ns_14ns_15_4_1_U31/dma_demo_v_tpg_0_2_mac_muladd_8ns_8ns_14ns_15_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8ns_14ns_15_4_1_U31/dma_demo_v_tpg_0_2_mac_muladd_8ns_8ns_14ns_15_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8ns_8ns_14ns_15_4_1_U31/dma_demo_v_tpg_0_2_mac_muladd_8ns_8ns_14ns_15_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_9ns_15ns_16_4_1_U34/dma_demo_v_tpg_0_2_mac_muladd_8ns_9ns_15ns_16_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*(B:0x96)')')'.
DSP Report: register mac_muladd_8ns_9ns_15ns_16_4_1_U34/dma_demo_v_tpg_0_2_mac_muladd_8ns_9ns_15ns_16_4_1_DSP48_4_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_9ns_15ns_16_4_1_U34/dma_demo_v_tpg_0_2_mac_muladd_8ns_9ns_15ns_16_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_9ns_15ns_16_4_1_U34/dma_demo_v_tpg_0_2_mac_muladd_8ns_9ns_15ns_16_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_9ns_15ns_16_4_1_U34/dma_demo_v_tpg_0_2_mac_muladd_8ns_9ns_15ns_16_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_9ns_15ns_16_4_1_U34/dma_demo_v_tpg_0_2_mac_muladd_8ns_9ns_15ns_16_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_9ns_15ns_16_4_1_U34/dma_demo_v_tpg_0_2_mac_muladd_8ns_9ns_15ns_16_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_9ns_15ns_16_4_1_U34/dma_demo_v_tpg_0_2_mac_muladd_8ns_9ns_15ns_16_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_9ns_15ns_16_4_1_U34/dma_demo_v_tpg_0_2_mac_muladd_8ns_9ns_15ns_16_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_9ns_15ns_16_4_1_U34/dma_demo_v_tpg_0_2_mac_muladd_8ns_9ns_15ns_16_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_9ns_15ns_16_4_1_U34/dma_demo_v_tpg_0_2_mac_muladd_8ns_9ns_15ns_16_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_9ns_15ns_16_4_1_U34/dma_demo_v_tpg_0_2_mac_muladd_8ns_9ns_15ns_16_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_8ns_9ns_15ns_16_4_1_U34/dma_demo_v_tpg_0_2_mac_muladd_8ns_9ns_15ns_16_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_9ns_15ns_16_4_1_U34/dma_demo_v_tpg_0_2_mac_muladd_8ns_9ns_15ns_16_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_8ns_9ns_15ns_16_4_1_U34/dma_demo_v_tpg_0_2_mac_muladd_8ns_9ns_15ns_16_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U36/dma_demo_v_tpg_0_2_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U36/dma_demo_v_tpg_0_2_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U36/dma_demo_v_tpg_0_2_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U36/dma_demo_v_tpg_0_2_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U36/dma_demo_v_tpg_0_2_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U36/dma_demo_v_tpg_0_2_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U36/dma_demo_v_tpg_0_2_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U36/dma_demo_v_tpg_0_2_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U36/dma_demo_v_tpg_0_2_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U36/dma_demo_v_tpg_0_2_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U36/dma_demo_v_tpg_0_2_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U36/dma_demo_v_tpg_0_2_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U36/dma_demo_v_tpg_0_2_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_20s_9ns_28_4_1_U37/dma_demo_v_tpg_0_2_mul_mul_20s_9ns_28_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A''*(B:0xdd)')'.
DSP Report: register mul_mul_20s_9ns_28_4_1_U37/dma_demo_v_tpg_0_2_mul_mul_20s_9ns_28_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_20s_9ns_28_4_1_U37/dma_demo_v_tpg_0_2_mul_mul_20s_9ns_28_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register tpgSinTableArray_load_reg_4818_reg is absorbed into DSP mul_mul_20s_9ns_28_4_1_U37/dma_demo_v_tpg_0_2_mul_mul_20s_9ns_28_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_20s_9ns_28_4_1_U37/dma_demo_v_tpg_0_2_mul_mul_20s_9ns_28_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_20s_9ns_28_4_1_U37/dma_demo_v_tpg_0_2_mul_mul_20s_9ns_28_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_20s_9ns_28_4_1_U37/dma_demo_v_tpg_0_2_mul_mul_20s_9ns_28_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_20s_9ns_28_4_1_U37/dma_demo_v_tpg_0_2_mul_mul_20s_9ns_28_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_20s_9ns_28_4_1_U37/dma_demo_v_tpg_0_2_mul_mul_20s_9ns_28_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_20s_9ns_28_4_1_U37/dma_demo_v_tpg_0_2_mul_mul_20s_9ns_28_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_20s_9ns_28_4_1_U37/dma_demo_v_tpg_0_2_mul_mul_20s_9ns_28_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_20s_9ns_28_4_1_U37/dma_demo_v_tpg_0_2_mul_mul_20s_9ns_28_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_16s_16_4_1_U32/dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A2*(B:0x3ffab)')')'.
DSP Report: register mac_muladd_8ns_8s_16s_16_4_1_U32/dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U32/dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_16s_16_4_1_U32/dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U32/dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_16s_16_4_1_U32/dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U32/dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_16s_16_4_1_U32/dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U32/dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_16s_16_4_1_U32/dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U32/dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_16s_16_4_1_U32/dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U32/dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_7s_16s_16_4_1_U35/dma_demo_v_tpg_0_2_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (PCIN+(A''*(B:0x3ffd5)')')'.
DSP Report: register mac_muladd_8ns_7s_16s_16_4_1_U35/dma_demo_v_tpg_0_2_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_7s_16s_16_4_1_U35/dma_demo_v_tpg_0_2_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_7s_16s_16_4_1_U35/dma_demo_v_tpg_0_2_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_7s_16s_16_4_1_U35/dma_demo_v_tpg_0_2_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_7s_16s_16_4_1_U35/dma_demo_v_tpg_0_2_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_7s_16s_16_4_1_U35/dma_demo_v_tpg_0_2_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_7s_16s_16_4_1_U35/dma_demo_v_tpg_0_2_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_7s_16s_16_4_1_U35/dma_demo_v_tpg_0_2_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_7s_16s_16_4_1_U35/dma_demo_v_tpg_0_2_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_7s_16s_16_4_1_U35/dma_demo_v_tpg_0_2_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_7s_16s_16_4_1_U35/dma_demo_v_tpg_0_2_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_8ns_7s_16s_16_4_1_U35/dma_demo_v_tpg_0_2_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_7s_16s_16_4_1_U35/dma_demo_v_tpg_0_2_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_8ns_7s_16s_16_4_1_U35/dma_demo_v_tpg_0_2_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_15ns_16_4_1_U33/dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3ff95)')')'.
DSP Report: register mac_muladd_8ns_8s_15ns_16_4_1_U33/dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_8s_15ns_16_4_1_U33/dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_15ns_16_4_1_U33/dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_15ns_16_4_1_U33/dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_15ns_16_4_1_U33/dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_15ns_16_4_1_U33/dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_15ns_16_4_1_U33/dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_15ns_16_4_1_U33/dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_15ns_16_4_1_U33/dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_15ns_16_4_1_U33/dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_15ns_16_4_1_U33/dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8ns_8s_15ns_16_4_1_U33/dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_15ns_16_4_1_U33/dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8ns_8s_15ns_16_4_1_U33/dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_6s_16s_16_4_1_U38/dma_demo_v_tpg_0_2_mac_muladd_8ns_6s_16s_16_4_1_DSP48_8_U/p_reg_reg, operation Mode is: (C+(A''*(B:0x3ffeb)')')'.
DSP Report: register mac_muladd_8ns_6s_16s_16_4_1_U38/dma_demo_v_tpg_0_2_mac_muladd_8ns_6s_16s_16_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_6s_16s_16_4_1_U38/dma_demo_v_tpg_0_2_mac_muladd_8ns_6s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_6s_16s_16_4_1_U38/dma_demo_v_tpg_0_2_mac_muladd_8ns_6s_16s_16_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_6s_16s_16_4_1_U38/dma_demo_v_tpg_0_2_mac_muladd_8ns_6s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_6s_16s_16_4_1_U38/dma_demo_v_tpg_0_2_mac_muladd_8ns_6s_16s_16_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_6s_16s_16_4_1_U38/dma_demo_v_tpg_0_2_mac_muladd_8ns_6s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_6s_16s_16_4_1_U38/dma_demo_v_tpg_0_2_mac_muladd_8ns_6s_16s_16_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_6s_16s_16_4_1_U38/dma_demo_v_tpg_0_2_mac_muladd_8ns_6s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_6s_16s_16_4_1_U38/dma_demo_v_tpg_0_2_mac_muladd_8ns_6s_16s_16_4_1_DSP48_8_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_6s_16s_16_4_1_U38/dma_demo_v_tpg_0_2_mac_muladd_8ns_6s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_6s_16s_16_4_1_U38/dma_demo_v_tpg_0_2_mac_muladd_8ns_6s_16s_16_4_1_DSP48_8_U/p is absorbed into DSP mac_muladd_8ns_6s_16s_16_4_1_U38/dma_demo_v_tpg_0_2_mac_muladd_8ns_6s_16s_16_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_6s_16s_16_4_1_U38/dma_demo_v_tpg_0_2_mac_muladd_8ns_6s_16s_16_4_1_DSP48_8_U/m is absorbed into DSP mac_muladd_8ns_6s_16s_16_4_1_U38/dma_demo_v_tpg_0_2_mac_muladd_8ns_6s_16s_16_4_1_DSP48_8_U/p_reg_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2396.117 ; gain = 63.914 ; free physical = 13516 ; free virtual = 58212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+----------------------------------------------------------+---------------------------------------------------------------------------------------------+---------------+----------------+
|Module Name                                               | RTL Object                                                                                  | Depth x Width | Implemented As | 
+----------------------------------------------------------+---------------------------------------------------------------------------------------------+---------------+----------------+
|dma_demo_v_tpg_0_2_tpgBackground_tpgTartanBarArray_rom    | p_0_out                                                                                     | 64x3          | LUT            | 
|dma_demo_v_tpg_0_2_tpgBackground_tpgCheckerBoardArray_rom | p_0_out                                                                                     | 32x1          | LUT            | 
|dma_demo_v_tpg_0_2_tpgBackground                          | tpgSinTableArray_9bit_U/dma_demo_v_tpg_0_2_tpgBackground_tpgSinTableArray_9bit_rom_U/q0_reg | 2048x9        | Block RAM      | 
|dma_demo_v_tpg_0_2_tpgBackground                          | tpgSinTableArray_9bit_U/dma_demo_v_tpg_0_2_tpgBackground_tpgSinTableArray_9bit_rom_U/q2_reg | 2048x9        | Block RAM      | 
|dma_demo_v_tpg_0_2_tpgBackground                          | tpgSinTableArray_9bit_U/dma_demo_v_tpg_0_2_tpgBackground_tpgSinTableArray_9bit_rom_U/q1_reg | 2048x9        | Block RAM      | 
|dma_demo_v_tpg_0_2_tpgBackground                          | lshr_ln1_reg_4808_reg                                                                       | 2048x20       | Block RAM      | 
|dma_demo_v_tpg_0_2_tpgBackground                          | p_0_out                                                                                     | 64x3          | LUT            | 
|dma_demo_v_tpg_0_2_tpgBackground                          | p_0_out                                                                                     | 32x1          | LUT            | 
+----------------------------------------------------------+---------------------------------------------------------------------------------------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+----------------------------------------------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                               | DSP Mapping                 | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dma_demo_v_tpg_0_2_tpgBackground                          | (A2*B2)'                    | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dma_demo_v_tpg_0_2_mac_muladd_8ns_8ns_14ns_15_4_1_DSP48_1 | (C:0x1080)+(A2*(B:0x4d)')'  | 15     | 15     | 14     | -      | 15     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|dma_demo_v_tpg_0_2_mac_muladd_8ns_9ns_15ns_16_4_1_DSP48_4 | (C+(A''*(B:0x96)')')'       | 16     | 16     | 16     | -      | 16     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|dma_demo_v_tpg_0_2_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6 | (C+(A2*B2)')'               | 16     | 16     | 16     | -      | 16     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|dma_demo_v_tpg_0_2_mul_mul_20s_9ns_28_4_1_DSP48_7         | (A''*(B:0xdd)')'            | 20     | 10     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2   | (C+(A2*(B:0x3ffab)')')'     | 16     | 16     | 16     | -      | 16     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|dma_demo_v_tpg_0_2_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5   | (PCIN+(A''*(B:0x3ffd5)')')' | 16     | 16     | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3  | (C'+(A2*(B:0x3ff95)')')'    | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|dma_demo_v_tpg_0_2_mac_muladd_8ns_6s_16s_16_4_1_DSP48_8   | (C+(A''*(B:0x3ffeb)')')'    | 16     | 16     | 16     | -      | 16     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
+----------------------------------------------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2396.117 ; gain = 63.914 ; free physical = 13361 ; free virtual = 58057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2416.477 ; gain = 84.273 ; free physical = 13280 ; free virtual = 57975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2424.484 ; gain = 92.281 ; free physical = 13272 ; free virtual = 57967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2427.453 ; gain = 95.250 ; free physical = 13272 ; free virtual = 57968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2427.453 ; gain = 95.250 ; free physical = 13272 ; free virtual = 57968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2427.453 ; gain = 95.250 ; free physical = 13272 ; free virtual = 57968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2427.453 ; gain = 95.250 ; free physical = 13272 ; free virtual = 57968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2427.453 ; gain = 95.250 ; free physical = 13272 ; free virtual = 57968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2427.453 ; gain = 95.250 ; free physical = 13272 ; free virtual = 57968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------------+----------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name              | RTL Name                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------------+----------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dma_demo_v_tpg_0_2_v_tpg | tpgBackground_U0/grp_tpgPatternDPColorSquare_fu_1154/and_ln1765_reg_769_pp0_iter3_reg_reg[0] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dma_demo_v_tpg_0_2_v_tpg | tpgBackground_U0/icmp_ln527_reg_4606_pp0_iter15_reg_reg[0]                                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dma_demo_v_tpg_0_2_v_tpg | tpgBackground_U0/x_reg_904_pp0_iter9_reg_reg[15]                                             | 8      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dma_demo_v_tpg_0_2_v_tpg | tpgBackground_U0/icmp_ln1089_reg_4610_pp0_iter9_reg_reg[0]                                   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dma_demo_v_tpg_0_2_v_tpg | tpgBackground_U0/icmp_ln1110_reg_4669_pp0_iter13_reg_reg[0]                                  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dma_demo_v_tpg_0_2_v_tpg | tpgBackground_U0/b_reg_4718_pp0_iter5_reg_reg[7]                                             | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|dma_demo_v_tpg_0_2_v_tpg | tpgBackground_U0/icmp_ln1599_reg_4618_pp0_iter13_reg_reg[0]                                  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dma_demo_v_tpg_0_2_v_tpg | tpgBackground_U0/outpix_val_V_0_20_reg_4585_pp0_iter12_reg_reg[0]                            | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dma_demo_v_tpg_0_2_v_tpg | tpgBackground_U0/r_reg_4707_pp0_iter6_reg_reg[7]                                             | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|dma_demo_v_tpg_0_2_v_tpg | tpgBackground_U0/outpix_val_V_0_19_reg_4797_pp0_iter14_reg_reg[7]                            | 7      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|dma_demo_v_tpg_0_2_v_tpg | tpgBackground_U0/rSerie_V_reg[3]                                                             | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|dma_demo_v_tpg_0_2_v_tpg | tpgBackground_U0/rSerie_V_reg[0]                                                             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dma_demo_v_tpg_0_2_v_tpg | tpgBackground_U0/g_reg_4713_pp0_iter6_reg_reg[7]                                             | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|dma_demo_v_tpg_0_2_v_tpg | tpgBackground_U0/g_2_reg_4802_pp0_iter14_reg_reg[7]                                          | 7      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|dma_demo_v_tpg_0_2_v_tpg | tpgBackground_U0/add_ln1303_reg_4759_pp0_iter14_reg_reg[15]                                  | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dma_demo_v_tpg_0_2_v_tpg | tpgBackground_U0/b_reg_4718_pp0_iter9_reg_reg[7]                                             | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|dma_demo_v_tpg_0_2_v_tpg | tpgBackground_U0/b_reg_4718_pp0_iter14_reg_reg[7]                                            | 5      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|dma_demo_v_tpg_0_2_v_tpg | tpgBackground_U0/gSerie_V_reg[3]                                                             | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|dma_demo_v_tpg_0_2_v_tpg | tpgBackground_U0/gSerie_V_reg[0]                                                             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dma_demo_v_tpg_0_2_v_tpg | tpgBackground_U0/bSerie_V_reg[3]                                                             | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|dma_demo_v_tpg_0_2_v_tpg | tpgBackground_U0/bSerie_V_reg[0]                                                             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dma_demo_v_tpg_0_2_v_tpg | tpgBackground_U0/icmp_ln878_3_reg_4659_pp0_iter11_reg_reg[0]                                 | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dma_demo_v_tpg_0_2_v_tpg | tpgBackground_U0/icmp_ln1545_reg_4623_pp0_iter8_reg_reg[0]                                   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dma_demo_v_tpg_0_2_v_tpg | tpgBackground_U0/and_ln1550_reg_4673_pp0_iter9_reg_reg[0]                                    | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dma_demo_v_tpg_0_2_v_tpg | tpgBackground_U0/icmp_ln878_5_reg_4677_pp0_iter10_reg_reg[0]                                 | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dma_demo_v_tpg_0_2_v_tpg | tpgBackground_U0/icmp_ln878_4_reg_4703_pp0_iter10_reg_reg[0]                                 | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dma_demo_v_tpg_0_2_v_tpg | tpgBackground_U0/icmp_ln1386_reg_4642_pp0_iter8_reg_reg[0]                                   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dma_demo_v_tpg_0_2_v_tpg | tpgBackground_U0/and_ln1391_reg_4699_pp0_iter9_reg_reg[0]                                    | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dma_demo_v_tpg_0_2_v_tpg | tpgBackground_U0/and_ln1348_reg_4650_pp0_iter4_reg_reg[0]                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------------------+----------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[15] | 24     | 24         | 24     | 0       | 0      | 0      | 0      | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   236|
|2     |DSP48E1  |     9|
|8     |LUT1     |   114|
|9     |LUT2     |   475|
|10    |LUT3     |   745|
|11    |LUT4     |   348|
|12    |LUT5     |   577|
|13    |LUT6     |   992|
|14    |MUXF7    |    16|
|15    |MUXF8    |     3|
|16    |RAMB18E1 |     3|
|19    |RAMB36E1 |     1|
|20    |SRL16E   |   153|
|21    |SRLC32E  |     3|
|22    |FDRE     |  2132|
|23    |FDSE     |    73|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2427.453 ; gain = 95.250 ; free physical = 13272 ; free virtual = 57968
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2427.453 ; gain = 31.336 ; free physical = 13334 ; free virtual = 58030
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2427.461 ; gain = 95.250 ; free physical = 13334 ; free virtual = 58030
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2427.461 ; gain = 0.000 ; free physical = 13423 ; free virtual = 58119
INFO: [Netlist 29-17] Analyzing 268 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2459.469 ; gain = 0.000 ; free physical = 13373 ; free virtual = 58068
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
235 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:44 . Memory (MB): peak = 2459.469 ; gain = 127.383 ; free physical = 13486 ; free virtual = 58181
INFO: [Common 17-1381] The checkpoint '/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP dma_demo_v_tpg_0_2, cache-ID = a6cdaf9b16bfbf75
INFO: [Coretcl 2-1174] Renamed 86 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dma_demo_v_tpg_0_2_utilization_synth.rpt -pb dma_demo_v_tpg_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan  2 13:46:10 2024...
