-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Fri Oct 20 18:46:43 2023
-- Host        : gold1 running 64-bit Ubuntu 18.04.6 LTS
-- Command     : write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_5dca_hbm_inst_0_stub.vhdl
-- Design      : bd_5dca_hbm_inst_0
-- Purpose     : Stub declaration of top-level module interface
-- Device      : xcu280-fsvh2892-2L-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  Port ( 
    HBM_REF_CLK_0 : in STD_LOGIC;
    HBM_REF_CLK_1 : in STD_LOGIC;
    AXI_00_ACLK : in STD_LOGIC;
    AXI_00_ARESET_N : in STD_LOGIC;
    AXI_00_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_00_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_00_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_00_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_00_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_00_ARVALID : in STD_LOGIC;
    AXI_00_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_00_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_00_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_00_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_00_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_00_AWVALID : in STD_LOGIC;
    AXI_00_RREADY : in STD_LOGIC;
    AXI_00_BREADY : in STD_LOGIC;
    AXI_00_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_00_WLAST : in STD_LOGIC;
    AXI_00_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_00_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_00_WVALID : in STD_LOGIC;
    AXI_01_ACLK : in STD_LOGIC;
    AXI_01_ARESET_N : in STD_LOGIC;
    AXI_01_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_01_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_01_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_01_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_01_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_01_ARVALID : in STD_LOGIC;
    AXI_01_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_01_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_01_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_01_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_01_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_01_AWVALID : in STD_LOGIC;
    AXI_01_RREADY : in STD_LOGIC;
    AXI_01_BREADY : in STD_LOGIC;
    AXI_01_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_01_WLAST : in STD_LOGIC;
    AXI_01_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_01_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_01_WVALID : in STD_LOGIC;
    AXI_02_ACLK : in STD_LOGIC;
    AXI_02_ARESET_N : in STD_LOGIC;
    AXI_02_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_02_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_02_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_02_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_02_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_02_ARVALID : in STD_LOGIC;
    AXI_02_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_02_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_02_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_02_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_02_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_02_AWVALID : in STD_LOGIC;
    AXI_02_RREADY : in STD_LOGIC;
    AXI_02_BREADY : in STD_LOGIC;
    AXI_02_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_02_WLAST : in STD_LOGIC;
    AXI_02_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_02_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_02_WVALID : in STD_LOGIC;
    AXI_03_ACLK : in STD_LOGIC;
    AXI_03_ARESET_N : in STD_LOGIC;
    AXI_03_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_03_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_03_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_03_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_03_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_03_ARVALID : in STD_LOGIC;
    AXI_03_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_03_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_03_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_03_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_03_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_03_AWVALID : in STD_LOGIC;
    AXI_03_RREADY : in STD_LOGIC;
    AXI_03_BREADY : in STD_LOGIC;
    AXI_03_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_03_WLAST : in STD_LOGIC;
    AXI_03_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_03_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_03_WVALID : in STD_LOGIC;
    AXI_04_ACLK : in STD_LOGIC;
    AXI_04_ARESET_N : in STD_LOGIC;
    AXI_04_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_04_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_04_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_04_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_04_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_04_ARVALID : in STD_LOGIC;
    AXI_04_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_04_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_04_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_04_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_04_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_04_AWVALID : in STD_LOGIC;
    AXI_04_RREADY : in STD_LOGIC;
    AXI_04_BREADY : in STD_LOGIC;
    AXI_04_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_04_WLAST : in STD_LOGIC;
    AXI_04_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_04_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_04_WVALID : in STD_LOGIC;
    AXI_05_ACLK : in STD_LOGIC;
    AXI_05_ARESET_N : in STD_LOGIC;
    AXI_05_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_05_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_05_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_05_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_05_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_05_ARVALID : in STD_LOGIC;
    AXI_05_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_05_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_05_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_05_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_05_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_05_AWVALID : in STD_LOGIC;
    AXI_05_RREADY : in STD_LOGIC;
    AXI_05_BREADY : in STD_LOGIC;
    AXI_05_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_05_WLAST : in STD_LOGIC;
    AXI_05_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_05_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_05_WVALID : in STD_LOGIC;
    AXI_06_ACLK : in STD_LOGIC;
    AXI_06_ARESET_N : in STD_LOGIC;
    AXI_06_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_06_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_06_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_06_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_06_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_06_ARVALID : in STD_LOGIC;
    AXI_06_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_06_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_06_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_06_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_06_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_06_AWVALID : in STD_LOGIC;
    AXI_06_RREADY : in STD_LOGIC;
    AXI_06_BREADY : in STD_LOGIC;
    AXI_06_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_06_WLAST : in STD_LOGIC;
    AXI_06_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_06_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_06_WVALID : in STD_LOGIC;
    AXI_07_ACLK : in STD_LOGIC;
    AXI_07_ARESET_N : in STD_LOGIC;
    AXI_07_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_07_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_07_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_07_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_07_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_07_ARVALID : in STD_LOGIC;
    AXI_07_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_07_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_07_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_07_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_07_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_07_AWVALID : in STD_LOGIC;
    AXI_07_RREADY : in STD_LOGIC;
    AXI_07_BREADY : in STD_LOGIC;
    AXI_07_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_07_WLAST : in STD_LOGIC;
    AXI_07_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_07_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_07_WVALID : in STD_LOGIC;
    AXI_08_ACLK : in STD_LOGIC;
    AXI_08_ARESET_N : in STD_LOGIC;
    AXI_08_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_08_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_08_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_08_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_08_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_08_ARVALID : in STD_LOGIC;
    AXI_08_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_08_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_08_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_08_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_08_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_08_AWVALID : in STD_LOGIC;
    AXI_08_RREADY : in STD_LOGIC;
    AXI_08_BREADY : in STD_LOGIC;
    AXI_08_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_08_WLAST : in STD_LOGIC;
    AXI_08_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_08_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_08_WVALID : in STD_LOGIC;
    AXI_09_ACLK : in STD_LOGIC;
    AXI_09_ARESET_N : in STD_LOGIC;
    AXI_09_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_09_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_09_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_09_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_09_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_09_ARVALID : in STD_LOGIC;
    AXI_09_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_09_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_09_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_09_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_09_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_09_AWVALID : in STD_LOGIC;
    AXI_09_RREADY : in STD_LOGIC;
    AXI_09_BREADY : in STD_LOGIC;
    AXI_09_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_09_WLAST : in STD_LOGIC;
    AXI_09_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_09_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_09_WVALID : in STD_LOGIC;
    AXI_10_ACLK : in STD_LOGIC;
    AXI_10_ARESET_N : in STD_LOGIC;
    AXI_10_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_10_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_10_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_10_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_10_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_10_ARVALID : in STD_LOGIC;
    AXI_10_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_10_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_10_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_10_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_10_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_10_AWVALID : in STD_LOGIC;
    AXI_10_RREADY : in STD_LOGIC;
    AXI_10_BREADY : in STD_LOGIC;
    AXI_10_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_10_WLAST : in STD_LOGIC;
    AXI_10_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_10_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_10_WVALID : in STD_LOGIC;
    AXI_11_ACLK : in STD_LOGIC;
    AXI_11_ARESET_N : in STD_LOGIC;
    AXI_11_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_11_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_11_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_11_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_11_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_11_ARVALID : in STD_LOGIC;
    AXI_11_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_11_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_11_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_11_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_11_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_11_AWVALID : in STD_LOGIC;
    AXI_11_RREADY : in STD_LOGIC;
    AXI_11_BREADY : in STD_LOGIC;
    AXI_11_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_11_WLAST : in STD_LOGIC;
    AXI_11_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_11_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_11_WVALID : in STD_LOGIC;
    AXI_12_ACLK : in STD_LOGIC;
    AXI_12_ARESET_N : in STD_LOGIC;
    AXI_12_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_12_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_12_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_12_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_12_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_12_ARVALID : in STD_LOGIC;
    AXI_12_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_12_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_12_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_12_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_12_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_12_AWVALID : in STD_LOGIC;
    AXI_12_RREADY : in STD_LOGIC;
    AXI_12_BREADY : in STD_LOGIC;
    AXI_12_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_12_WLAST : in STD_LOGIC;
    AXI_12_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_12_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_12_WVALID : in STD_LOGIC;
    AXI_13_ACLK : in STD_LOGIC;
    AXI_13_ARESET_N : in STD_LOGIC;
    AXI_13_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_13_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_13_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_13_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_13_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_13_ARVALID : in STD_LOGIC;
    AXI_13_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_13_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_13_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_13_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_13_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_13_AWVALID : in STD_LOGIC;
    AXI_13_RREADY : in STD_LOGIC;
    AXI_13_BREADY : in STD_LOGIC;
    AXI_13_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_13_WLAST : in STD_LOGIC;
    AXI_13_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_13_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_13_WVALID : in STD_LOGIC;
    AXI_14_ACLK : in STD_LOGIC;
    AXI_14_ARESET_N : in STD_LOGIC;
    AXI_14_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_14_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_14_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_14_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_14_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_14_ARVALID : in STD_LOGIC;
    AXI_14_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_14_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_14_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_14_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_14_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_14_AWVALID : in STD_LOGIC;
    AXI_14_RREADY : in STD_LOGIC;
    AXI_14_BREADY : in STD_LOGIC;
    AXI_14_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_14_WLAST : in STD_LOGIC;
    AXI_14_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_14_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_14_WVALID : in STD_LOGIC;
    AXI_15_ACLK : in STD_LOGIC;
    AXI_15_ARESET_N : in STD_LOGIC;
    AXI_15_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_15_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_15_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_15_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_15_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_15_ARVALID : in STD_LOGIC;
    AXI_15_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_15_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_15_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_15_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_15_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_15_AWVALID : in STD_LOGIC;
    AXI_15_RREADY : in STD_LOGIC;
    AXI_15_BREADY : in STD_LOGIC;
    AXI_15_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_15_WLAST : in STD_LOGIC;
    AXI_15_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_15_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_15_WVALID : in STD_LOGIC;
    AXI_16_ACLK : in STD_LOGIC;
    AXI_16_ARESET_N : in STD_LOGIC;
    AXI_16_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_16_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_16_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_16_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_16_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_16_ARVALID : in STD_LOGIC;
    AXI_16_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_16_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_16_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_16_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_16_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_16_AWVALID : in STD_LOGIC;
    AXI_16_RREADY : in STD_LOGIC;
    AXI_16_BREADY : in STD_LOGIC;
    AXI_16_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_16_WLAST : in STD_LOGIC;
    AXI_16_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_16_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_16_WVALID : in STD_LOGIC;
    AXI_17_ACLK : in STD_LOGIC;
    AXI_17_ARESET_N : in STD_LOGIC;
    AXI_17_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_17_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_17_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_17_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_17_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_17_ARVALID : in STD_LOGIC;
    AXI_17_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_17_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_17_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_17_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_17_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_17_AWVALID : in STD_LOGIC;
    AXI_17_RREADY : in STD_LOGIC;
    AXI_17_BREADY : in STD_LOGIC;
    AXI_17_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_17_WLAST : in STD_LOGIC;
    AXI_17_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_17_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_17_WVALID : in STD_LOGIC;
    AXI_18_ACLK : in STD_LOGIC;
    AXI_18_ARESET_N : in STD_LOGIC;
    AXI_18_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_18_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_18_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_18_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_18_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_18_ARVALID : in STD_LOGIC;
    AXI_18_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_18_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_18_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_18_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_18_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_18_AWVALID : in STD_LOGIC;
    AXI_18_RREADY : in STD_LOGIC;
    AXI_18_BREADY : in STD_LOGIC;
    AXI_18_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_18_WLAST : in STD_LOGIC;
    AXI_18_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_18_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_18_WVALID : in STD_LOGIC;
    AXI_19_ACLK : in STD_LOGIC;
    AXI_19_ARESET_N : in STD_LOGIC;
    AXI_19_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_19_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_19_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_19_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_19_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_19_ARVALID : in STD_LOGIC;
    AXI_19_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_19_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_19_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_19_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_19_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_19_AWVALID : in STD_LOGIC;
    AXI_19_RREADY : in STD_LOGIC;
    AXI_19_BREADY : in STD_LOGIC;
    AXI_19_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_19_WLAST : in STD_LOGIC;
    AXI_19_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_19_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_19_WVALID : in STD_LOGIC;
    AXI_20_ACLK : in STD_LOGIC;
    AXI_20_ARESET_N : in STD_LOGIC;
    AXI_20_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_20_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_20_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_20_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_20_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_20_ARVALID : in STD_LOGIC;
    AXI_20_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_20_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_20_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_20_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_20_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_20_AWVALID : in STD_LOGIC;
    AXI_20_RREADY : in STD_LOGIC;
    AXI_20_BREADY : in STD_LOGIC;
    AXI_20_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_20_WLAST : in STD_LOGIC;
    AXI_20_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_20_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_20_WVALID : in STD_LOGIC;
    AXI_21_ACLK : in STD_LOGIC;
    AXI_21_ARESET_N : in STD_LOGIC;
    AXI_21_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_21_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_21_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_21_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_21_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_21_ARVALID : in STD_LOGIC;
    AXI_21_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_21_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_21_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_21_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_21_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_21_AWVALID : in STD_LOGIC;
    AXI_21_RREADY : in STD_LOGIC;
    AXI_21_BREADY : in STD_LOGIC;
    AXI_21_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_21_WLAST : in STD_LOGIC;
    AXI_21_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_21_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_21_WVALID : in STD_LOGIC;
    AXI_22_ACLK : in STD_LOGIC;
    AXI_22_ARESET_N : in STD_LOGIC;
    AXI_22_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_22_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_22_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_22_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_22_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_22_ARVALID : in STD_LOGIC;
    AXI_22_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_22_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_22_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_22_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_22_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_22_AWVALID : in STD_LOGIC;
    AXI_22_RREADY : in STD_LOGIC;
    AXI_22_BREADY : in STD_LOGIC;
    AXI_22_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_22_WLAST : in STD_LOGIC;
    AXI_22_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_22_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_22_WVALID : in STD_LOGIC;
    AXI_23_ACLK : in STD_LOGIC;
    AXI_23_ARESET_N : in STD_LOGIC;
    AXI_23_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_23_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_23_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_23_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_23_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_23_ARVALID : in STD_LOGIC;
    AXI_23_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_23_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_23_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_23_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_23_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_23_AWVALID : in STD_LOGIC;
    AXI_23_RREADY : in STD_LOGIC;
    AXI_23_BREADY : in STD_LOGIC;
    AXI_23_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_23_WLAST : in STD_LOGIC;
    AXI_23_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_23_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_23_WVALID : in STD_LOGIC;
    AXI_24_ACLK : in STD_LOGIC;
    AXI_24_ARESET_N : in STD_LOGIC;
    AXI_24_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_24_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_24_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_24_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_24_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_24_ARVALID : in STD_LOGIC;
    AXI_24_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_24_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_24_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_24_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_24_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_24_AWVALID : in STD_LOGIC;
    AXI_24_RREADY : in STD_LOGIC;
    AXI_24_BREADY : in STD_LOGIC;
    AXI_24_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_24_WLAST : in STD_LOGIC;
    AXI_24_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_24_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_24_WVALID : in STD_LOGIC;
    AXI_25_ACLK : in STD_LOGIC;
    AXI_25_ARESET_N : in STD_LOGIC;
    AXI_25_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_25_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_25_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_25_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_25_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_25_ARVALID : in STD_LOGIC;
    AXI_25_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_25_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_25_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_25_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_25_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_25_AWVALID : in STD_LOGIC;
    AXI_25_RREADY : in STD_LOGIC;
    AXI_25_BREADY : in STD_LOGIC;
    AXI_25_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_25_WLAST : in STD_LOGIC;
    AXI_25_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_25_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_25_WVALID : in STD_LOGIC;
    AXI_26_ACLK : in STD_LOGIC;
    AXI_26_ARESET_N : in STD_LOGIC;
    AXI_26_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_26_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_26_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_26_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_26_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_26_ARVALID : in STD_LOGIC;
    AXI_26_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_26_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_26_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_26_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_26_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_26_AWVALID : in STD_LOGIC;
    AXI_26_RREADY : in STD_LOGIC;
    AXI_26_BREADY : in STD_LOGIC;
    AXI_26_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_26_WLAST : in STD_LOGIC;
    AXI_26_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_26_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_26_WVALID : in STD_LOGIC;
    AXI_27_ACLK : in STD_LOGIC;
    AXI_27_ARESET_N : in STD_LOGIC;
    AXI_27_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_27_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_27_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_27_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_27_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_27_ARVALID : in STD_LOGIC;
    AXI_27_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_27_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_27_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_27_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_27_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_27_AWVALID : in STD_LOGIC;
    AXI_27_RREADY : in STD_LOGIC;
    AXI_27_BREADY : in STD_LOGIC;
    AXI_27_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_27_WLAST : in STD_LOGIC;
    AXI_27_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_27_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_27_WVALID : in STD_LOGIC;
    AXI_28_ACLK : in STD_LOGIC;
    AXI_28_ARESET_N : in STD_LOGIC;
    AXI_28_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_28_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_28_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_28_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_28_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_28_ARVALID : in STD_LOGIC;
    AXI_28_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_28_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_28_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_28_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_28_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_28_AWVALID : in STD_LOGIC;
    AXI_28_RREADY : in STD_LOGIC;
    AXI_28_BREADY : in STD_LOGIC;
    AXI_28_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_28_WLAST : in STD_LOGIC;
    AXI_28_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_28_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_28_WVALID : in STD_LOGIC;
    AXI_29_ACLK : in STD_LOGIC;
    AXI_29_ARESET_N : in STD_LOGIC;
    AXI_29_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_29_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_29_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_29_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_29_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_29_ARVALID : in STD_LOGIC;
    AXI_29_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_29_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_29_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_29_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_29_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_29_AWVALID : in STD_LOGIC;
    AXI_29_RREADY : in STD_LOGIC;
    AXI_29_BREADY : in STD_LOGIC;
    AXI_29_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_29_WLAST : in STD_LOGIC;
    AXI_29_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_29_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_29_WVALID : in STD_LOGIC;
    AXI_30_ACLK : in STD_LOGIC;
    AXI_30_ARESET_N : in STD_LOGIC;
    AXI_30_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_30_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_30_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_30_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_30_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_30_ARVALID : in STD_LOGIC;
    AXI_30_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_30_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_30_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_30_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_30_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_30_AWVALID : in STD_LOGIC;
    AXI_30_RREADY : in STD_LOGIC;
    AXI_30_BREADY : in STD_LOGIC;
    AXI_30_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_30_WLAST : in STD_LOGIC;
    AXI_30_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_30_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_30_WVALID : in STD_LOGIC;
    APB_0_PWDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    APB_0_PADDR : in STD_LOGIC_VECTOR ( 21 downto 0 );
    APB_0_PCLK : in STD_LOGIC;
    APB_0_PENABLE : in STD_LOGIC;
    APB_0_PRESET_N : in STD_LOGIC;
    APB_0_PSEL : in STD_LOGIC;
    APB_0_PWRITE : in STD_LOGIC;
    APB_1_PWDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    APB_1_PADDR : in STD_LOGIC_VECTOR ( 21 downto 0 );
    APB_1_PCLK : in STD_LOGIC;
    APB_1_PENABLE : in STD_LOGIC;
    APB_1_PRESET_N : in STD_LOGIC;
    APB_1_PSEL : in STD_LOGIC;
    APB_1_PWRITE : in STD_LOGIC;
    AXI_00_ARREADY : out STD_LOGIC;
    AXI_00_AWREADY : out STD_LOGIC;
    AXI_00_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_00_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_00_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_00_RLAST : out STD_LOGIC;
    AXI_00_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_00_RVALID : out STD_LOGIC;
    AXI_00_WREADY : out STD_LOGIC;
    AXI_00_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_00_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_00_BVALID : out STD_LOGIC;
    AXI_01_ARREADY : out STD_LOGIC;
    AXI_01_AWREADY : out STD_LOGIC;
    AXI_01_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_01_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_01_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_01_RLAST : out STD_LOGIC;
    AXI_01_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_01_RVALID : out STD_LOGIC;
    AXI_01_WREADY : out STD_LOGIC;
    AXI_01_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_01_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_01_BVALID : out STD_LOGIC;
    AXI_02_ARREADY : out STD_LOGIC;
    AXI_02_AWREADY : out STD_LOGIC;
    AXI_02_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_02_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_02_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_02_RLAST : out STD_LOGIC;
    AXI_02_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_02_RVALID : out STD_LOGIC;
    AXI_02_WREADY : out STD_LOGIC;
    AXI_02_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_02_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_02_BVALID : out STD_LOGIC;
    AXI_03_ARREADY : out STD_LOGIC;
    AXI_03_AWREADY : out STD_LOGIC;
    AXI_03_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_03_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_03_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_03_RLAST : out STD_LOGIC;
    AXI_03_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_03_RVALID : out STD_LOGIC;
    AXI_03_WREADY : out STD_LOGIC;
    AXI_03_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_03_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_03_BVALID : out STD_LOGIC;
    AXI_04_ARREADY : out STD_LOGIC;
    AXI_04_AWREADY : out STD_LOGIC;
    AXI_04_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_04_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_04_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_04_RLAST : out STD_LOGIC;
    AXI_04_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_04_RVALID : out STD_LOGIC;
    AXI_04_WREADY : out STD_LOGIC;
    AXI_04_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_04_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_04_BVALID : out STD_LOGIC;
    AXI_05_ARREADY : out STD_LOGIC;
    AXI_05_AWREADY : out STD_LOGIC;
    AXI_05_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_05_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_05_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_05_RLAST : out STD_LOGIC;
    AXI_05_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_05_RVALID : out STD_LOGIC;
    AXI_05_WREADY : out STD_LOGIC;
    AXI_05_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_05_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_05_BVALID : out STD_LOGIC;
    AXI_06_ARREADY : out STD_LOGIC;
    AXI_06_AWREADY : out STD_LOGIC;
    AXI_06_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_06_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_06_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_06_RLAST : out STD_LOGIC;
    AXI_06_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_06_RVALID : out STD_LOGIC;
    AXI_06_WREADY : out STD_LOGIC;
    AXI_06_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_06_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_06_BVALID : out STD_LOGIC;
    AXI_07_ARREADY : out STD_LOGIC;
    AXI_07_AWREADY : out STD_LOGIC;
    AXI_07_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_07_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_07_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_07_RLAST : out STD_LOGIC;
    AXI_07_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_07_RVALID : out STD_LOGIC;
    AXI_07_WREADY : out STD_LOGIC;
    AXI_07_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_07_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_07_BVALID : out STD_LOGIC;
    AXI_08_ARREADY : out STD_LOGIC;
    AXI_08_AWREADY : out STD_LOGIC;
    AXI_08_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_08_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_08_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_08_RLAST : out STD_LOGIC;
    AXI_08_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_08_RVALID : out STD_LOGIC;
    AXI_08_WREADY : out STD_LOGIC;
    AXI_08_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_08_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_08_BVALID : out STD_LOGIC;
    AXI_09_ARREADY : out STD_LOGIC;
    AXI_09_AWREADY : out STD_LOGIC;
    AXI_09_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_09_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_09_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_09_RLAST : out STD_LOGIC;
    AXI_09_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_09_RVALID : out STD_LOGIC;
    AXI_09_WREADY : out STD_LOGIC;
    AXI_09_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_09_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_09_BVALID : out STD_LOGIC;
    AXI_10_ARREADY : out STD_LOGIC;
    AXI_10_AWREADY : out STD_LOGIC;
    AXI_10_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_10_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_10_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_10_RLAST : out STD_LOGIC;
    AXI_10_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_10_RVALID : out STD_LOGIC;
    AXI_10_WREADY : out STD_LOGIC;
    AXI_10_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_10_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_10_BVALID : out STD_LOGIC;
    AXI_11_ARREADY : out STD_LOGIC;
    AXI_11_AWREADY : out STD_LOGIC;
    AXI_11_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_11_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_11_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_11_RLAST : out STD_LOGIC;
    AXI_11_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_11_RVALID : out STD_LOGIC;
    AXI_11_WREADY : out STD_LOGIC;
    AXI_11_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_11_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_11_BVALID : out STD_LOGIC;
    AXI_12_ARREADY : out STD_LOGIC;
    AXI_12_AWREADY : out STD_LOGIC;
    AXI_12_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_12_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_12_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_12_RLAST : out STD_LOGIC;
    AXI_12_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_12_RVALID : out STD_LOGIC;
    AXI_12_WREADY : out STD_LOGIC;
    AXI_12_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_12_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_12_BVALID : out STD_LOGIC;
    AXI_13_ARREADY : out STD_LOGIC;
    AXI_13_AWREADY : out STD_LOGIC;
    AXI_13_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_13_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_13_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_13_RLAST : out STD_LOGIC;
    AXI_13_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_13_RVALID : out STD_LOGIC;
    AXI_13_WREADY : out STD_LOGIC;
    AXI_13_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_13_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_13_BVALID : out STD_LOGIC;
    AXI_14_ARREADY : out STD_LOGIC;
    AXI_14_AWREADY : out STD_LOGIC;
    AXI_14_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_14_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_14_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_14_RLAST : out STD_LOGIC;
    AXI_14_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_14_RVALID : out STD_LOGIC;
    AXI_14_WREADY : out STD_LOGIC;
    AXI_14_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_14_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_14_BVALID : out STD_LOGIC;
    AXI_15_ARREADY : out STD_LOGIC;
    AXI_15_AWREADY : out STD_LOGIC;
    AXI_15_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_15_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_15_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_15_RLAST : out STD_LOGIC;
    AXI_15_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_15_RVALID : out STD_LOGIC;
    AXI_15_WREADY : out STD_LOGIC;
    AXI_15_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_15_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_15_BVALID : out STD_LOGIC;
    AXI_16_ARREADY : out STD_LOGIC;
    AXI_16_AWREADY : out STD_LOGIC;
    AXI_16_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_16_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_16_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_16_RLAST : out STD_LOGIC;
    AXI_16_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_16_RVALID : out STD_LOGIC;
    AXI_16_WREADY : out STD_LOGIC;
    AXI_16_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_16_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_16_BVALID : out STD_LOGIC;
    AXI_17_ARREADY : out STD_LOGIC;
    AXI_17_AWREADY : out STD_LOGIC;
    AXI_17_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_17_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_17_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_17_RLAST : out STD_LOGIC;
    AXI_17_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_17_RVALID : out STD_LOGIC;
    AXI_17_WREADY : out STD_LOGIC;
    AXI_17_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_17_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_17_BVALID : out STD_LOGIC;
    AXI_18_ARREADY : out STD_LOGIC;
    AXI_18_AWREADY : out STD_LOGIC;
    AXI_18_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_18_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_18_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_18_RLAST : out STD_LOGIC;
    AXI_18_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_18_RVALID : out STD_LOGIC;
    AXI_18_WREADY : out STD_LOGIC;
    AXI_18_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_18_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_18_BVALID : out STD_LOGIC;
    AXI_19_ARREADY : out STD_LOGIC;
    AXI_19_AWREADY : out STD_LOGIC;
    AXI_19_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_19_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_19_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_19_RLAST : out STD_LOGIC;
    AXI_19_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_19_RVALID : out STD_LOGIC;
    AXI_19_WREADY : out STD_LOGIC;
    AXI_19_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_19_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_19_BVALID : out STD_LOGIC;
    AXI_20_ARREADY : out STD_LOGIC;
    AXI_20_AWREADY : out STD_LOGIC;
    AXI_20_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_20_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_20_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_20_RLAST : out STD_LOGIC;
    AXI_20_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_20_RVALID : out STD_LOGIC;
    AXI_20_WREADY : out STD_LOGIC;
    AXI_20_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_20_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_20_BVALID : out STD_LOGIC;
    AXI_21_ARREADY : out STD_LOGIC;
    AXI_21_AWREADY : out STD_LOGIC;
    AXI_21_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_21_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_21_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_21_RLAST : out STD_LOGIC;
    AXI_21_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_21_RVALID : out STD_LOGIC;
    AXI_21_WREADY : out STD_LOGIC;
    AXI_21_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_21_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_21_BVALID : out STD_LOGIC;
    AXI_22_ARREADY : out STD_LOGIC;
    AXI_22_AWREADY : out STD_LOGIC;
    AXI_22_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_22_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_22_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_22_RLAST : out STD_LOGIC;
    AXI_22_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_22_RVALID : out STD_LOGIC;
    AXI_22_WREADY : out STD_LOGIC;
    AXI_22_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_22_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_22_BVALID : out STD_LOGIC;
    AXI_23_ARREADY : out STD_LOGIC;
    AXI_23_AWREADY : out STD_LOGIC;
    AXI_23_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_23_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_23_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_23_RLAST : out STD_LOGIC;
    AXI_23_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_23_RVALID : out STD_LOGIC;
    AXI_23_WREADY : out STD_LOGIC;
    AXI_23_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_23_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_23_BVALID : out STD_LOGIC;
    AXI_24_ARREADY : out STD_LOGIC;
    AXI_24_AWREADY : out STD_LOGIC;
    AXI_24_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_24_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_24_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_24_RLAST : out STD_LOGIC;
    AXI_24_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_24_RVALID : out STD_LOGIC;
    AXI_24_WREADY : out STD_LOGIC;
    AXI_24_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_24_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_24_BVALID : out STD_LOGIC;
    AXI_25_ARREADY : out STD_LOGIC;
    AXI_25_AWREADY : out STD_LOGIC;
    AXI_25_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_25_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_25_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_25_RLAST : out STD_LOGIC;
    AXI_25_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_25_RVALID : out STD_LOGIC;
    AXI_25_WREADY : out STD_LOGIC;
    AXI_25_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_25_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_25_BVALID : out STD_LOGIC;
    AXI_26_ARREADY : out STD_LOGIC;
    AXI_26_AWREADY : out STD_LOGIC;
    AXI_26_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_26_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_26_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_26_RLAST : out STD_LOGIC;
    AXI_26_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_26_RVALID : out STD_LOGIC;
    AXI_26_WREADY : out STD_LOGIC;
    AXI_26_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_26_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_26_BVALID : out STD_LOGIC;
    AXI_27_ARREADY : out STD_LOGIC;
    AXI_27_AWREADY : out STD_LOGIC;
    AXI_27_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_27_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_27_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_27_RLAST : out STD_LOGIC;
    AXI_27_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_27_RVALID : out STD_LOGIC;
    AXI_27_WREADY : out STD_LOGIC;
    AXI_27_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_27_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_27_BVALID : out STD_LOGIC;
    AXI_28_ARREADY : out STD_LOGIC;
    AXI_28_AWREADY : out STD_LOGIC;
    AXI_28_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_28_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_28_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_28_RLAST : out STD_LOGIC;
    AXI_28_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_28_RVALID : out STD_LOGIC;
    AXI_28_WREADY : out STD_LOGIC;
    AXI_28_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_28_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_28_BVALID : out STD_LOGIC;
    AXI_29_ARREADY : out STD_LOGIC;
    AXI_29_AWREADY : out STD_LOGIC;
    AXI_29_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_29_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_29_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_29_RLAST : out STD_LOGIC;
    AXI_29_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_29_RVALID : out STD_LOGIC;
    AXI_29_WREADY : out STD_LOGIC;
    AXI_29_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_29_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_29_BVALID : out STD_LOGIC;
    AXI_30_ARREADY : out STD_LOGIC;
    AXI_30_AWREADY : out STD_LOGIC;
    AXI_30_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_30_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_30_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_30_RLAST : out STD_LOGIC;
    AXI_30_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_30_RVALID : out STD_LOGIC;
    AXI_30_WREADY : out STD_LOGIC;
    AXI_30_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_30_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_30_BVALID : out STD_LOGIC;
    APB_0_PRDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    APB_0_PREADY : out STD_LOGIC;
    APB_0_PSLVERR : out STD_LOGIC;
    APB_1_PRDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    APB_1_PREADY : out STD_LOGIC;
    APB_1_PSLVERR : out STD_LOGIC;
    apb_complete_0 : out STD_LOGIC;
    apb_complete_1 : out STD_LOGIC;
    DRAM_0_STAT_CATTRIP : out STD_LOGIC;
    DRAM_0_STAT_TEMP : out STD_LOGIC_VECTOR ( 6 downto 0 );
    DRAM_1_STAT_CATTRIP : out STD_LOGIC;
    DRAM_1_STAT_TEMP : out STD_LOGIC_VECTOR ( 6 downto 0 )
  );

end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture stub of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
attribute syn_black_box : boolean;
attribute black_box_pad_pin : string;
attribute syn_black_box of stub : architecture is true;
attribute black_box_pad_pin of stub : architecture is "HBM_REF_CLK_0,HBM_REF_CLK_1,AXI_00_ACLK,AXI_00_ARESET_N,AXI_00_ARADDR[32:0],AXI_00_ARBURST[1:0],AXI_00_ARID[5:0],AXI_00_ARLEN[3:0],AXI_00_ARSIZE[2:0],AXI_00_ARVALID,AXI_00_AWADDR[32:0],AXI_00_AWBURST[1:0],AXI_00_AWID[5:0],AXI_00_AWLEN[3:0],AXI_00_AWSIZE[2:0],AXI_00_AWVALID,AXI_00_RREADY,AXI_00_BREADY,AXI_00_WDATA[255:0],AXI_00_WLAST,AXI_00_WSTRB[31:0],AXI_00_WDATA_PARITY[31:0],AXI_00_WVALID,AXI_01_ACLK,AXI_01_ARESET_N,AXI_01_ARADDR[32:0],AXI_01_ARBURST[1:0],AXI_01_ARID[5:0],AXI_01_ARLEN[3:0],AXI_01_ARSIZE[2:0],AXI_01_ARVALID,AXI_01_AWADDR[32:0],AXI_01_AWBURST[1:0],AXI_01_AWID[5:0],AXI_01_AWLEN[3:0],AXI_01_AWSIZE[2:0],AXI_01_AWVALID,AXI_01_RREADY,AXI_01_BREADY,AXI_01_WDATA[255:0],AXI_01_WLAST,AXI_01_WSTRB[31:0],AXI_01_WDATA_PARITY[31:0],AXI_01_WVALID,AXI_02_ACLK,AXI_02_ARESET_N,AXI_02_ARADDR[32:0],AXI_02_ARBURST[1:0],AXI_02_ARID[5:0],AXI_02_ARLEN[3:0],AXI_02_ARSIZE[2:0],AXI_02_ARVALID,AXI_02_AWADDR[32:0],AXI_02_AWBURST[1:0],AXI_02_AWID[5:0],AXI_02_AWLEN[3:0],AXI_02_AWSIZE[2:0],AXI_02_AWVALID,AXI_02_RREADY,AXI_02_BREADY,AXI_02_WDATA[255:0],AXI_02_WLAST,AXI_02_WSTRB[31:0],AXI_02_WDATA_PARITY[31:0],AXI_02_WVALID,AXI_03_ACLK,AXI_03_ARESET_N,AXI_03_ARADDR[32:0],AXI_03_ARBURST[1:0],AXI_03_ARID[5:0],AXI_03_ARLEN[3:0],AXI_03_ARSIZE[2:0],AXI_03_ARVALID,AXI_03_AWADDR[32:0],AXI_03_AWBURST[1:0],AXI_03_AWID[5:0],AXI_03_AWLEN[3:0],AXI_03_AWSIZE[2:0],AXI_03_AWVALID,AXI_03_RREADY,AXI_03_BREADY,AXI_03_WDATA[255:0],AXI_03_WLAST,AXI_03_WSTRB[31:0],AXI_03_WDATA_PARITY[31:0],AXI_03_WVALID,AXI_04_ACLK,AXI_04_ARESET_N,AXI_04_ARADDR[32:0],AXI_04_ARBURST[1:0],AXI_04_ARID[5:0],AXI_04_ARLEN[3:0],AXI_04_ARSIZE[2:0],AXI_04_ARVALID,AXI_04_AWADDR[32:0],AXI_04_AWBURST[1:0],AXI_04_AWID[5:0],AXI_04_AWLEN[3:0],AXI_04_AWSIZE[2:0],AXI_04_AWVALID,AXI_04_RREADY,AXI_04_BREADY,AXI_04_WDATA[255:0],AXI_04_WLAST,AXI_04_WSTRB[31:0],AXI_04_WDATA_PARITY[31:0],AXI_04_WVALID,AXI_05_ACLK,AXI_05_ARESET_N,AXI_05_ARADDR[32:0],AXI_05_ARBURST[1:0],AXI_05_ARID[5:0],AXI_05_ARLEN[3:0],AXI_05_ARSIZE[2:0],AXI_05_ARVALID,AXI_05_AWADDR[32:0],AXI_05_AWBURST[1:0],AXI_05_AWID[5:0],AXI_05_AWLEN[3:0],AXI_05_AWSIZE[2:0],AXI_05_AWVALID,AXI_05_RREADY,AXI_05_BREADY,AXI_05_WDATA[255:0],AXI_05_WLAST,AXI_05_WSTRB[31:0],AXI_05_WDATA_PARITY[31:0],AXI_05_WVALID,AXI_06_ACLK,AXI_06_ARESET_N,AXI_06_ARADDR[32:0],AXI_06_ARBURST[1:0],AXI_06_ARID[5:0],AXI_06_ARLEN[3:0],AXI_06_ARSIZE[2:0],AXI_06_ARVALID,AXI_06_AWADDR[32:0],AXI_06_AWBURST[1:0],AXI_06_AWID[5:0],AXI_06_AWLEN[3:0],AXI_06_AWSIZE[2:0],AXI_06_AWVALID,AXI_06_RREADY,AXI_06_BREADY,AXI_06_WDATA[255:0],AXI_06_WLAST,AXI_06_WSTRB[31:0],AXI_06_WDATA_PARITY[31:0],AXI_06_WVALID,AXI_07_ACLK,AXI_07_ARESET_N,AXI_07_ARADDR[32:0],AXI_07_ARBURST[1:0],AXI_07_ARID[5:0],AXI_07_ARLEN[3:0],AXI_07_ARSIZE[2:0],AXI_07_ARVALID,AXI_07_AWADDR[32:0],AXI_07_AWBURST[1:0],AXI_07_AWID[5:0],AXI_07_AWLEN[3:0],AXI_07_AWSIZE[2:0],AXI_07_AWVALID,AXI_07_RREADY,AXI_07_BREADY,AXI_07_WDATA[255:0],AXI_07_WLAST,AXI_07_WSTRB[31:0],AXI_07_WDATA_PARITY[31:0],AXI_07_WVALID,AXI_08_ACLK,AXI_08_ARESET_N,AXI_08_ARADDR[32:0],AXI_08_ARBURST[1:0],AXI_08_ARID[5:0],AXI_08_ARLEN[3:0],AXI_08_ARSIZE[2:0],AXI_08_ARVALID,AXI_08_AWADDR[32:0],AXI_08_AWBURST[1:0],AXI_08_AWID[5:0],AXI_08_AWLEN[3:0],AXI_08_AWSIZE[2:0],AXI_08_AWVALID,AXI_08_RREADY,AXI_08_BREADY,AXI_08_WDATA[255:0],AXI_08_WLAST,AXI_08_WSTRB[31:0],AXI_08_WDATA_PARITY[31:0],AXI_08_WVALID,AXI_09_ACLK,AXI_09_ARESET_N,AXI_09_ARADDR[32:0],AXI_09_ARBURST[1:0],AXI_09_ARID[5:0],AXI_09_ARLEN[3:0],AXI_09_ARSIZE[2:0],AXI_09_ARVALID,AXI_09_AWADDR[32:0],AXI_09_AWBURST[1:0],AXI_09_AWID[5:0],AXI_09_AWLEN[3:0],AXI_09_AWSIZE[2:0],AXI_09_AWVALID,AXI_09_RREADY,AXI_09_BREADY,AXI_09_WDATA[255:0],AXI_09_WLAST,AXI_09_WSTRB[31:0],AXI_09_WDATA_PARITY[31:0],AXI_09_WVALID,AXI_10_ACLK,AXI_10_ARESET_N,AXI_10_ARADDR[32:0],AXI_10_ARBURST[1:0],AXI_10_ARID[5:0],AXI_10_ARLEN[3:0],AXI_10_ARSIZE[2:0],AXI_10_ARVALID,AXI_10_AWADDR[32:0],AXI_10_AWBURST[1:0],AXI_10_AWID[5:0],AXI_10_AWLEN[3:0],AXI_10_AWSIZE[2:0],AXI_10_AWVALID,AXI_10_RREADY,AXI_10_BREADY,AXI_10_WDATA[255:0],AXI_10_WLAST,AXI_10_WSTRB[31:0],AXI_10_WDATA_PARITY[31:0],AXI_10_WVALID,AXI_11_ACLK,AXI_11_ARESET_N,AXI_11_ARADDR[32:0],AXI_11_ARBURST[1:0],AXI_11_ARID[5:0],AXI_11_ARLEN[3:0],AXI_11_ARSIZE[2:0],AXI_11_ARVALID,AXI_11_AWADDR[32:0],AXI_11_AWBURST[1:0],AXI_11_AWID[5:0],AXI_11_AWLEN[3:0],AXI_11_AWSIZE[2:0],AXI_11_AWVALID,AXI_11_RREADY,AXI_11_BREADY,AXI_11_WDATA[255:0],AXI_11_WLAST,AXI_11_WSTRB[31:0],AXI_11_WDATA_PARITY[31:0],AXI_11_WVALID,AXI_12_ACLK,AXI_12_ARESET_N,AXI_12_ARADDR[32:0],AXI_12_ARBURST[1:0],AXI_12_ARID[5:0],AXI_12_ARLEN[3:0],AXI_12_ARSIZE[2:0],AXI_12_ARVALID,AXI_12_AWADDR[32:0],AXI_12_AWBURST[1:0],AXI_12_AWID[5:0],AXI_12_AWLEN[3:0],AXI_12_AWSIZE[2:0],AXI_12_AWVALID,AXI_12_RREADY,AXI_12_BREADY,AXI_12_WDATA[255:0],AXI_12_WLAST,AXI_12_WSTRB[31:0],AXI_12_WDATA_PARITY[31:0],AXI_12_WVALID,AXI_13_ACLK,AXI_13_ARESET_N,AXI_13_ARADDR[32:0],AXI_13_ARBURST[1:0],AXI_13_ARID[5:0],AXI_13_ARLEN[3:0],AXI_13_ARSIZE[2:0],AXI_13_ARVALID,AXI_13_AWADDR[32:0],AXI_13_AWBURST[1:0],AXI_13_AWID[5:0],AXI_13_AWLEN[3:0],AXI_13_AWSIZE[2:0],AXI_13_AWVALID,AXI_13_RREADY,AXI_13_BREADY,AXI_13_WDATA[255:0],AXI_13_WLAST,AXI_13_WSTRB[31:0],AXI_13_WDATA_PARITY[31:0],AXI_13_WVALID,AXI_14_ACLK,AXI_14_ARESET_N,AXI_14_ARADDR[32:0],AXI_14_ARBURST[1:0],AXI_14_ARID[5:0],AXI_14_ARLEN[3:0],AXI_14_ARSIZE[2:0],AXI_14_ARVALID,AXI_14_AWADDR[32:0],AXI_14_AWBURST[1:0],AXI_14_AWID[5:0],AXI_14_AWLEN[3:0],AXI_14_AWSIZE[2:0],AXI_14_AWVALID,AXI_14_RREADY,AXI_14_BREADY,AXI_14_WDATA[255:0],AXI_14_WLAST,AXI_14_WSTRB[31:0],AXI_14_WDATA_PARITY[31:0],AXI_14_WVALID,AXI_15_ACLK,AXI_15_ARESET_N,AXI_15_ARADDR[32:0],AXI_15_ARBURST[1:0],AXI_15_ARID[5:0],AXI_15_ARLEN[3:0],AXI_15_ARSIZE[2:0],AXI_15_ARVALID,AXI_15_AWADDR[32:0],AXI_15_AWBURST[1:0],AXI_15_AWID[5:0],AXI_15_AWLEN[3:0],AXI_15_AWSIZE[2:0],AXI_15_AWVALID,AXI_15_RREADY,AXI_15_BREADY,AXI_15_WDATA[255:0],AXI_15_WLAST,AXI_15_WSTRB[31:0],AXI_15_WDATA_PARITY[31:0],AXI_15_WVALID,AXI_16_ACLK,AXI_16_ARESET_N,AXI_16_ARADDR[32:0],AXI_16_ARBURST[1:0],AXI_16_ARID[5:0],AXI_16_ARLEN[3:0],AXI_16_ARSIZE[2:0],AXI_16_ARVALID,AXI_16_AWADDR[32:0],AXI_16_AWBURST[1:0],AXI_16_AWID[5:0],AXI_16_AWLEN[3:0],AXI_16_AWSIZE[2:0],AXI_16_AWVALID,AXI_16_RREADY,AXI_16_BREADY,AXI_16_WDATA[255:0],AXI_16_WLAST,AXI_16_WSTRB[31:0],AXI_16_WDATA_PARITY[31:0],AXI_16_WVALID,AXI_17_ACLK,AXI_17_ARESET_N,AXI_17_ARADDR[32:0],AXI_17_ARBURST[1:0],AXI_17_ARID[5:0],AXI_17_ARLEN[3:0],AXI_17_ARSIZE[2:0],AXI_17_ARVALID,AXI_17_AWADDR[32:0],AXI_17_AWBURST[1:0],AXI_17_AWID[5:0],AXI_17_AWLEN[3:0],AXI_17_AWSIZE[2:0],AXI_17_AWVALID,AXI_17_RREADY,AXI_17_BREADY,AXI_17_WDATA[255:0],AXI_17_WLAST,AXI_17_WSTRB[31:0],AXI_17_WDATA_PARITY[31:0],AXI_17_WVALID,AXI_18_ACLK,AXI_18_ARESET_N,AXI_18_ARADDR[32:0],AXI_18_ARBURST[1:0],AXI_18_ARID[5:0],AXI_18_ARLEN[3:0],AXI_18_ARSIZE[2:0],AXI_18_ARVALID,AXI_18_AWADDR[32:0],AXI_18_AWBURST[1:0],AXI_18_AWID[5:0],AXI_18_AWLEN[3:0],AXI_18_AWSIZE[2:0],AXI_18_AWVALID,AXI_18_RREADY,AXI_18_BREADY,AXI_18_WDATA[255:0],AXI_18_WLAST,AXI_18_WSTRB[31:0],AXI_18_WDATA_PARITY[31:0],AXI_18_WVALID,AXI_19_ACLK,AXI_19_ARESET_N,AXI_19_ARADDR[32:0],AXI_19_ARBURST[1:0],AXI_19_ARID[5:0],AXI_19_ARLEN[3:0],AXI_19_ARSIZE[2:0],AXI_19_ARVALID,AXI_19_AWADDR[32:0],AXI_19_AWBURST[1:0],AXI_19_AWID[5:0],AXI_19_AWLEN[3:0],AXI_19_AWSIZE[2:0],AXI_19_AWVALID,AXI_19_RREADY,AXI_19_BREADY,AXI_19_WDATA[255:0],AXI_19_WLAST,AXI_19_WSTRB[31:0],AXI_19_WDATA_PARITY[31:0],AXI_19_WVALID,AXI_20_ACLK,AXI_20_ARESET_N,AXI_20_ARADDR[32:0],AXI_20_ARBURST[1:0],AXI_20_ARID[5:0],AXI_20_ARLEN[3:0],AXI_20_ARSIZE[2:0],AXI_20_ARVALID,AXI_20_AWADDR[32:0],AXI_20_AWBURST[1:0],AXI_20_AWID[5:0],AXI_20_AWLEN[3:0],AXI_20_AWSIZE[2:0],AXI_20_AWVALID,AXI_20_RREADY,AXI_20_BREADY,AXI_20_WDATA[255:0],AXI_20_WLAST,AXI_20_WSTRB[31:0],AXI_20_WDATA_PARITY[31:0],AXI_20_WVALID,AXI_21_ACLK,AXI_21_ARESET_N,AXI_21_ARADDR[32:0],AXI_21_ARBURST[1:0],AXI_21_ARID[5:0],AXI_21_ARLEN[3:0],AXI_21_ARSIZE[2:0],AXI_21_ARVALID,AXI_21_AWADDR[32:0],AXI_21_AWBURST[1:0],AXI_21_AWID[5:0],AXI_21_AWLEN[3:0],AXI_21_AWSIZE[2:0],AXI_21_AWVALID,AXI_21_RREADY,AXI_21_BREADY,AXI_21_WDATA[255:0],AXI_21_WLAST,AXI_21_WSTRB[31:0],AXI_21_WDATA_PARITY[31:0],AXI_21_WVALID,AXI_22_ACLK,AXI_22_ARESET_N,AXI_22_ARADDR[32:0],AXI_22_ARBURST[1:0],AXI_22_ARID[5:0],AXI_22_ARLEN[3:0],AXI_22_ARSIZE[2:0],AXI_22_ARVALID,AXI_22_AWADDR[32:0],AXI_22_AWBURST[1:0],AXI_22_AWID[5:0],AXI_22_AWLEN[3:0],AXI_22_AWSIZE[2:0],AXI_22_AWVALID,AXI_22_RREADY,AXI_22_BREADY,AXI_22_WDATA[255:0],AXI_22_WLAST,AXI_22_WSTRB[31:0],AXI_22_WDATA_PARITY[31:0],AXI_22_WVALID,AXI_23_ACLK,AXI_23_ARESET_N,AXI_23_ARADDR[32:0],AXI_23_ARBURST[1:0],AXI_23_ARID[5:0],AXI_23_ARLEN[3:0],AXI_23_ARSIZE[2:0],AXI_23_ARVALID,AXI_23_AWADDR[32:0],AXI_23_AWBURST[1:0],AXI_23_AWID[5:0],AXI_23_AWLEN[3:0],AXI_23_AWSIZE[2:0],AXI_23_AWVALID,AXI_23_RREADY,AXI_23_BREADY,AXI_23_WDATA[255:0],AXI_23_WLAST,AXI_23_WSTRB[31:0],AXI_23_WDATA_PARITY[31:0],AXI_23_WVALID,AXI_24_ACLK,AXI_24_ARESET_N,AXI_24_ARADDR[32:0],AXI_24_ARBURST[1:0],AXI_24_ARID[5:0],AXI_24_ARLEN[3:0],AXI_24_ARSIZE[2:0],AXI_24_ARVALID,AXI_24_AWADDR[32:0],AXI_24_AWBURST[1:0],AXI_24_AWID[5:0],AXI_24_AWLEN[3:0],AXI_24_AWSIZE[2:0],AXI_24_AWVALID,AXI_24_RREADY,AXI_24_BREADY,AXI_24_WDATA[255:0],AXI_24_WLAST,AXI_24_WSTRB[31:0],AXI_24_WDATA_PARITY[31:0],AXI_24_WVALID,AXI_25_ACLK,AXI_25_ARESET_N,AXI_25_ARADDR[32:0],AXI_25_ARBURST[1:0],AXI_25_ARID[5:0],AXI_25_ARLEN[3:0],AXI_25_ARSIZE[2:0],AXI_25_ARVALID,AXI_25_AWADDR[32:0],AXI_25_AWBURST[1:0],AXI_25_AWID[5:0],AXI_25_AWLEN[3:0],AXI_25_AWSIZE[2:0],AXI_25_AWVALID,AXI_25_RREADY,AXI_25_BREADY,AXI_25_WDATA[255:0],AXI_25_WLAST,AXI_25_WSTRB[31:0],AXI_25_WDATA_PARITY[31:0],AXI_25_WVALID,AXI_26_ACLK,AXI_26_ARESET_N,AXI_26_ARADDR[32:0],AXI_26_ARBURST[1:0],AXI_26_ARID[5:0],AXI_26_ARLEN[3:0],AXI_26_ARSIZE[2:0],AXI_26_ARVALID,AXI_26_AWADDR[32:0],AXI_26_AWBURST[1:0],AXI_26_AWID[5:0],AXI_26_AWLEN[3:0],AXI_26_AWSIZE[2:0],AXI_26_AWVALID,AXI_26_RREADY,AXI_26_BREADY,AXI_26_WDATA[255:0],AXI_26_WLAST,AXI_26_WSTRB[31:0],AXI_26_WDATA_PARITY[31:0],AXI_26_WVALID,AXI_27_ACLK,AXI_27_ARESET_N,AXI_27_ARADDR[32:0],AXI_27_ARBURST[1:0],AXI_27_ARID[5:0],AXI_27_ARLEN[3:0],AXI_27_ARSIZE[2:0],AXI_27_ARVALID,AXI_27_AWADDR[32:0],AXI_27_AWBURST[1:0],AXI_27_AWID[5:0],AXI_27_AWLEN[3:0],AXI_27_AWSIZE[2:0],AXI_27_AWVALID,AXI_27_RREADY,AXI_27_BREADY,AXI_27_WDATA[255:0],AXI_27_WLAST,AXI_27_WSTRB[31:0],AXI_27_WDATA_PARITY[31:0],AXI_27_WVALID,AXI_28_ACLK,AXI_28_ARESET_N,AXI_28_ARADDR[32:0],AXI_28_ARBURST[1:0],AXI_28_ARID[5:0],AXI_28_ARLEN[3:0],AXI_28_ARSIZE[2:0],AXI_28_ARVALID,AXI_28_AWADDR[32:0],AXI_28_AWBURST[1:0],AXI_28_AWID[5:0],AXI_28_AWLEN[3:0],AXI_28_AWSIZE[2:0],AXI_28_AWVALID,AXI_28_RREADY,AXI_28_BREADY,AXI_28_WDATA[255:0],AXI_28_WLAST,AXI_28_WSTRB[31:0],AXI_28_WDATA_PARITY[31:0],AXI_28_WVALID,AXI_29_ACLK,AXI_29_ARESET_N,AXI_29_ARADDR[32:0],AXI_29_ARBURST[1:0],AXI_29_ARID[5:0],AXI_29_ARLEN[3:0],AXI_29_ARSIZE[2:0],AXI_29_ARVALID,AXI_29_AWADDR[32:0],AXI_29_AWBURST[1:0],AXI_29_AWID[5:0],AXI_29_AWLEN[3:0],AXI_29_AWSIZE[2:0],AXI_29_AWVALID,AXI_29_RREADY,AXI_29_BREADY,AXI_29_WDATA[255:0],AXI_29_WLAST,AXI_29_WSTRB[31:0],AXI_29_WDATA_PARITY[31:0],AXI_29_WVALID,AXI_30_ACLK,AXI_30_ARESET_N,AXI_30_ARADDR[32:0],AXI_30_ARBURST[1:0],AXI_30_ARID[5:0],AXI_30_ARLEN[3:0],AXI_30_ARSIZE[2:0],AXI_30_ARVALID,AXI_30_AWADDR[32:0],AXI_30_AWBURST[1:0],AXI_30_AWID[5:0],AXI_30_AWLEN[3:0],AXI_30_AWSIZE[2:0],AXI_30_AWVALID,AXI_30_RREADY,AXI_30_BREADY,AXI_30_WDATA[255:0],AXI_30_WLAST,AXI_30_WSTRB[31:0],AXI_30_WDATA_PARITY[31:0],AXI_30_WVALID,APB_0_PWDATA[31:0],APB_0_PADDR[21:0],APB_0_PCLK,APB_0_PENABLE,APB_0_PRESET_N,APB_0_PSEL,APB_0_PWRITE,APB_1_PWDATA[31:0],APB_1_PADDR[21:0],APB_1_PCLK,APB_1_PENABLE,APB_1_PRESET_N,APB_1_PSEL,APB_1_PWRITE,AXI_00_ARREADY,AXI_00_AWREADY,AXI_00_RDATA_PARITY[31:0],AXI_00_RDATA[255:0],AXI_00_RID[5:0],AXI_00_RLAST,AXI_00_RRESP[1:0],AXI_00_RVALID,AXI_00_WREADY,AXI_00_BID[5:0],AXI_00_BRESP[1:0],AXI_00_BVALID,AXI_01_ARREADY,AXI_01_AWREADY,AXI_01_RDATA_PARITY[31:0],AXI_01_RDATA[255:0],AXI_01_RID[5:0],AXI_01_RLAST,AXI_01_RRESP[1:0],AXI_01_RVALID,AXI_01_WREADY,AXI_01_BID[5:0],AXI_01_BRESP[1:0],AXI_01_BVALID,AXI_02_ARREADY,AXI_02_AWREADY,AXI_02_RDATA_PARITY[31:0],AXI_02_RDATA[255:0],AXI_02_RID[5:0],AXI_02_RLAST,AXI_02_RRESP[1:0],AXI_02_RVALID,AXI_02_WREADY,AXI_02_BID[5:0],AXI_02_BRESP[1:0],AXI_02_BVALID,AXI_03_ARREADY,AXI_03_AWREADY,AXI_03_RDATA_PARITY[31:0],AXI_03_RDATA[255:0],AXI_03_RID[5:0],AXI_03_RLAST,AXI_03_RRESP[1:0],AXI_03_RVALID,AXI_03_WREADY,AXI_03_BID[5:0],AXI_03_BRESP[1:0],AXI_03_BVALID,AXI_04_ARREADY,AXI_04_AWREADY,AXI_04_RDATA_PARITY[31:0],AXI_04_RDATA[255:0],AXI_04_RID[5:0],AXI_04_RLAST,AXI_04_RRESP[1:0],AXI_04_RVALID,AXI_04_WREADY,AXI_04_BID[5:0],AXI_04_BRESP[1:0],AXI_04_BVALID,AXI_05_ARREADY,AXI_05_AWREADY,AXI_05_RDATA_PARITY[31:0],AXI_05_RDATA[255:0],AXI_05_RID[5:0],AXI_05_RLAST,AXI_05_RRESP[1:0],AXI_05_RVALID,AXI_05_WREADY,AXI_05_BID[5:0],AXI_05_BRESP[1:0],AXI_05_BVALID,AXI_06_ARREADY,AXI_06_AWREADY,AXI_06_RDATA_PARITY[31:0],AXI_06_RDATA[255:0],AXI_06_RID[5:0],AXI_06_RLAST,AXI_06_RRESP[1:0],AXI_06_RVALID,AXI_06_WREADY,AXI_06_BID[5:0],AXI_06_BRESP[1:0],AXI_06_BVALID,AXI_07_ARREADY,AXI_07_AWREADY,AXI_07_RDATA_PARITY[31:0],AXI_07_RDATA[255:0],AXI_07_RID[5:0],AXI_07_RLAST,AXI_07_RRESP[1:0],AXI_07_RVALID,AXI_07_WREADY,AXI_07_BID[5:0],AXI_07_BRESP[1:0],AXI_07_BVALID,AXI_08_ARREADY,AXI_08_AWREADY,AXI_08_RDATA_PARITY[31:0],AXI_08_RDATA[255:0],AXI_08_RID[5:0],AXI_08_RLAST,AXI_08_RRESP[1:0],AXI_08_RVALID,AXI_08_WREADY,AXI_08_BID[5:0],AXI_08_BRESP[1:0],AXI_08_BVALID,AXI_09_ARREADY,AXI_09_AWREADY,AXI_09_RDATA_PARITY[31:0],AXI_09_RDATA[255:0],AXI_09_RID[5:0],AXI_09_RLAST,AXI_09_RRESP[1:0],AXI_09_RVALID,AXI_09_WREADY,AXI_09_BID[5:0],AXI_09_BRESP[1:0],AXI_09_BVALID,AXI_10_ARREADY,AXI_10_AWREADY,AXI_10_RDATA_PARITY[31:0],AXI_10_RDATA[255:0],AXI_10_RID[5:0],AXI_10_RLAST,AXI_10_RRESP[1:0],AXI_10_RVALID,AXI_10_WREADY,AXI_10_BID[5:0],AXI_10_BRESP[1:0],AXI_10_BVALID,AXI_11_ARREADY,AXI_11_AWREADY,AXI_11_RDATA_PARITY[31:0],AXI_11_RDATA[255:0],AXI_11_RID[5:0],AXI_11_RLAST,AXI_11_RRESP[1:0],AXI_11_RVALID,AXI_11_WREADY,AXI_11_BID[5:0],AXI_11_BRESP[1:0],AXI_11_BVALID,AXI_12_ARREADY,AXI_12_AWREADY,AXI_12_RDATA_PARITY[31:0],AXI_12_RDATA[255:0],AXI_12_RID[5:0],AXI_12_RLAST,AXI_12_RRESP[1:0],AXI_12_RVALID,AXI_12_WREADY,AXI_12_BID[5:0],AXI_12_BRESP[1:0],AXI_12_BVALID,AXI_13_ARREADY,AXI_13_AWREADY,AXI_13_RDATA_PARITY[31:0],AXI_13_RDATA[255:0],AXI_13_RID[5:0],AXI_13_RLAST,AXI_13_RRESP[1:0],AXI_13_RVALID,AXI_13_WREADY,AXI_13_BID[5:0],AXI_13_BRESP[1:0],AXI_13_BVALID,AXI_14_ARREADY,AXI_14_AWREADY,AXI_14_RDATA_PARITY[31:0],AXI_14_RDATA[255:0],AXI_14_RID[5:0],AXI_14_RLAST,AXI_14_RRESP[1:0],AXI_14_RVALID,AXI_14_WREADY,AXI_14_BID[5:0],AXI_14_BRESP[1:0],AXI_14_BVALID,AXI_15_ARREADY,AXI_15_AWREADY,AXI_15_RDATA_PARITY[31:0],AXI_15_RDATA[255:0],AXI_15_RID[5:0],AXI_15_RLAST,AXI_15_RRESP[1:0],AXI_15_RVALID,AXI_15_WREADY,AXI_15_BID[5:0],AXI_15_BRESP[1:0],AXI_15_BVALID,AXI_16_ARREADY,AXI_16_AWREADY,AXI_16_RDATA_PARITY[31:0],AXI_16_RDATA[255:0],AXI_16_RID[5:0],AXI_16_RLAST,AXI_16_RRESP[1:0],AXI_16_RVALID,AXI_16_WREADY,AXI_16_BID[5:0],AXI_16_BRESP[1:0],AXI_16_BVALID,AXI_17_ARREADY,AXI_17_AWREADY,AXI_17_RDATA_PARITY[31:0],AXI_17_RDATA[255:0],AXI_17_RID[5:0],AXI_17_RLAST,AXI_17_RRESP[1:0],AXI_17_RVALID,AXI_17_WREADY,AXI_17_BID[5:0],AXI_17_BRESP[1:0],AXI_17_BVALID,AXI_18_ARREADY,AXI_18_AWREADY,AXI_18_RDATA_PARITY[31:0],AXI_18_RDATA[255:0],AXI_18_RID[5:0],AXI_18_RLAST,AXI_18_RRESP[1:0],AXI_18_RVALID,AXI_18_WREADY,AXI_18_BID[5:0],AXI_18_BRESP[1:0],AXI_18_BVALID,AXI_19_ARREADY,AXI_19_AWREADY,AXI_19_RDATA_PARITY[31:0],AXI_19_RDATA[255:0],AXI_19_RID[5:0],AXI_19_RLAST,AXI_19_RRESP[1:0],AXI_19_RVALID,AXI_19_WREADY,AXI_19_BID[5:0],AXI_19_BRESP[1:0],AXI_19_BVALID,AXI_20_ARREADY,AXI_20_AWREADY,AXI_20_RDATA_PARITY[31:0],AXI_20_RDATA[255:0],AXI_20_RID[5:0],AXI_20_RLAST,AXI_20_RRESP[1:0],AXI_20_RVALID,AXI_20_WREADY,AXI_20_BID[5:0],AXI_20_BRESP[1:0],AXI_20_BVALID,AXI_21_ARREADY,AXI_21_AWREADY,AXI_21_RDATA_PARITY[31:0],AXI_21_RDATA[255:0],AXI_21_RID[5:0],AXI_21_RLAST,AXI_21_RRESP[1:0],AXI_21_RVALID,AXI_21_WREADY,AXI_21_BID[5:0],AXI_21_BRESP[1:0],AXI_21_BVALID,AXI_22_ARREADY,AXI_22_AWREADY,AXI_22_RDATA_PARITY[31:0],AXI_22_RDATA[255:0],AXI_22_RID[5:0],AXI_22_RLAST,AXI_22_RRESP[1:0],AXI_22_RVALID,AXI_22_WREADY,AXI_22_BID[5:0],AXI_22_BRESP[1:0],AXI_22_BVALID,AXI_23_ARREADY,AXI_23_AWREADY,AXI_23_RDATA_PARITY[31:0],AXI_23_RDATA[255:0],AXI_23_RID[5:0],AXI_23_RLAST,AXI_23_RRESP[1:0],AXI_23_RVALID,AXI_23_WREADY,AXI_23_BID[5:0],AXI_23_BRESP[1:0],AXI_23_BVALID,AXI_24_ARREADY,AXI_24_AWREADY,AXI_24_RDATA_PARITY[31:0],AXI_24_RDATA[255:0],AXI_24_RID[5:0],AXI_24_RLAST,AXI_24_RRESP[1:0],AXI_24_RVALID,AXI_24_WREADY,AXI_24_BID[5:0],AXI_24_BRESP[1:0],AXI_24_BVALID,AXI_25_ARREADY,AXI_25_AWREADY,AXI_25_RDATA_PARITY[31:0],AXI_25_RDATA[255:0],AXI_25_RID[5:0],AXI_25_RLAST,AXI_25_RRESP[1:0],AXI_25_RVALID,AXI_25_WREADY,AXI_25_BID[5:0],AXI_25_BRESP[1:0],AXI_25_BVALID,AXI_26_ARREADY,AXI_26_AWREADY,AXI_26_RDATA_PARITY[31:0],AXI_26_RDATA[255:0],AXI_26_RID[5:0],AXI_26_RLAST,AXI_26_RRESP[1:0],AXI_26_RVALID,AXI_26_WREADY,AXI_26_BID[5:0],AXI_26_BRESP[1:0],AXI_26_BVALID,AXI_27_ARREADY,AXI_27_AWREADY,AXI_27_RDATA_PARITY[31:0],AXI_27_RDATA[255:0],AXI_27_RID[5:0],AXI_27_RLAST,AXI_27_RRESP[1:0],AXI_27_RVALID,AXI_27_WREADY,AXI_27_BID[5:0],AXI_27_BRESP[1:0],AXI_27_BVALID,AXI_28_ARREADY,AXI_28_AWREADY,AXI_28_RDATA_PARITY[31:0],AXI_28_RDATA[255:0],AXI_28_RID[5:0],AXI_28_RLAST,AXI_28_RRESP[1:0],AXI_28_RVALID,AXI_28_WREADY,AXI_28_BID[5:0],AXI_28_BRESP[1:0],AXI_28_BVALID,AXI_29_ARREADY,AXI_29_AWREADY,AXI_29_RDATA_PARITY[31:0],AXI_29_RDATA[255:0],AXI_29_RID[5:0],AXI_29_RLAST,AXI_29_RRESP[1:0],AXI_29_RVALID,AXI_29_WREADY,AXI_29_BID[5:0],AXI_29_BRESP[1:0],AXI_29_BVALID,AXI_30_ARREADY,AXI_30_AWREADY,AXI_30_RDATA_PARITY[31:0],AXI_30_RDATA[255:0],AXI_30_RID[5:0],AXI_30_RLAST,AXI_30_RRESP[1:0],AXI_30_RVALID,AXI_30_WREADY,AXI_30_BID[5:0],AXI_30_BRESP[1:0],AXI_30_BVALID,APB_0_PRDATA[31:0],APB_0_PREADY,APB_0_PSLVERR,APB_1_PRDATA[31:0],APB_1_PREADY,APB_1_PSLVERR,apb_complete_0,apb_complete_1,DRAM_0_STAT_CATTRIP,DRAM_0_STAT_TEMP[6:0],DRAM_1_STAT_CATTRIP,DRAM_1_STAT_TEMP[6:0]";
attribute X_CORE_INFO : string;
attribute X_CORE_INFO of stub : architecture is "hbm_v1_0_9,Vivado 2020.2";
begin
end;
