|divide_freq
clk_60hz => counter_seg_6:div.clk
clear => counter_seg_6:div.clear
clk_1hz <= counter_seg_6:div.sig


|divide_freq|counter_seg_6:div
in_data[0] => mux_2x1_6:mux06.i1[0]
in_data[1] => mux_2x1_6:mux06.i1[1]
in_data[2] => mux_2x1_6:mux06.i1[2]
in_data[3] => mux_2x1_6:mux06.i1[3]
in_data[4] => mux_2x1_6:mux06.i1[4]
in_data[5] => mux_2x1_6:mux06.i1[5]
out_data[0] <= reg_1x6:bit_register_6.Q_reg[0]
out_data[1] <= reg_1x6:bit_register_6.Q_reg[1]
out_data[2] <= reg_1x6:bit_register_6.Q_reg[2]
out_data[3] <= reg_1x6:bit_register_6.Q_reg[3]
out_data[4] <= reg_1x6:bit_register_6.Q_reg[4]
out_data[5] <= reg_1x6:bit_register_6.Q_reg[5]
clk => reg_1x6:bit_register_6.clk_reg
load => comb.IN1
clear => reg_1x6:bit_register_6.clear
sig <= comparator_6:comp06.eq


|divide_freq|counter_seg_6:div|mux_2x1_6:mux06
i0[0] => mux_2x1:mux0.i0
i0[1] => mux_2x1:mux1.i0
i0[2] => mux_2x1:mux2.i0
i0[3] => mux_2x1:mux3.i0
i0[4] => mux_2x1:mux4.i0
i0[5] => mux_2x1:mux5.i0
i1[0] => mux_2x1:mux0.i1
i1[1] => mux_2x1:mux1.i1
i1[2] => mux_2x1:mux2.i1
i1[3] => mux_2x1:mux3.i1
i1[4] => mux_2x1:mux4.i1
i1[5] => mux_2x1:mux5.i1
sel => mux_2x1:mux0.sel
sel => mux_2x1:mux1.sel
sel => mux_2x1:mux2.sel
sel => mux_2x1:mux3.sel
sel => mux_2x1:mux4.sel
sel => mux_2x1:mux5.sel
o[0] <= mux_2x1:mux0.o
o[1] <= mux_2x1:mux1.o
o[2] <= mux_2x1:mux2.o
o[3] <= mux_2x1:mux3.o
o[4] <= mux_2x1:mux4.o
o[5] <= mux_2x1:mux5.o


|divide_freq|counter_seg_6:div|mux_2x1_6:mux06|mux_2x1:mux0
i0 => o.IN0
i1 => o.IN0
sel => o.IN1
sel => o.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE


|divide_freq|counter_seg_6:div|mux_2x1_6:mux06|mux_2x1:mux1
i0 => o.IN0
i1 => o.IN0
sel => o.IN1
sel => o.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE


|divide_freq|counter_seg_6:div|mux_2x1_6:mux06|mux_2x1:mux2
i0 => o.IN0
i1 => o.IN0
sel => o.IN1
sel => o.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE


|divide_freq|counter_seg_6:div|mux_2x1_6:mux06|mux_2x1:mux3
i0 => o.IN0
i1 => o.IN0
sel => o.IN1
sel => o.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE


|divide_freq|counter_seg_6:div|mux_2x1_6:mux06|mux_2x1:mux4
i0 => o.IN0
i1 => o.IN0
sel => o.IN1
sel => o.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE


|divide_freq|counter_seg_6:div|mux_2x1_6:mux06|mux_2x1:mux5
i0 => o.IN0
i1 => o.IN0
sel => o.IN1
sel => o.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE


|divide_freq|counter_seg_6:div|reg_1x6:bit_register_6
D_reg[0] => LatchD:inst0.d
D_reg[1] => LatchD:inst1.d
D_reg[2] => LatchD:inst2.d
D_reg[3] => LatchD:inst3.d
D_reg[4] => LatchD:inst4.d
D_reg[5] => LatchD:inst5.d
clk_reg => LatchD:inst0.clk
clk_reg => LatchD:inst1.clk
clk_reg => LatchD:inst2.clk
clk_reg => LatchD:inst3.clk
clk_reg => LatchD:inst4.clk
clk_reg => LatchD:inst5.clk
load => LatchD:inst0.load
load => LatchD:inst1.load
load => LatchD:inst2.load
load => LatchD:inst3.load
load => LatchD:inst4.load
load => LatchD:inst5.load
clear => LatchD:inst0.clear
clear => LatchD:inst1.clear
clear => LatchD:inst2.clear
clear => LatchD:inst3.clear
clear => LatchD:inst4.clear
clear => LatchD:inst5.clear
Q_reg[0] <= LatchD:inst0.q
Q_reg[1] <= LatchD:inst1.q
Q_reg[2] <= LatchD:inst2.q
Q_reg[3] <= LatchD:inst3.q
Q_reg[4] <= LatchD:inst4.q
Q_reg[5] <= LatchD:inst5.q
Q_bar_reg[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
Q_bar_reg[1] <= Q_bar_reg[1].DB_MAX_OUTPUT_PORT_TYPE
Q_bar_reg[2] <= Q_bar_reg[2].DB_MAX_OUTPUT_PORT_TYPE
Q_bar_reg[3] <= Q_bar_reg[3].DB_MAX_OUTPUT_PORT_TYPE
Q_bar_reg[4] <= Q_bar_reg[4].DB_MAX_OUTPUT_PORT_TYPE
Q_bar_reg[5] <= Q_bar_reg[5].DB_MAX_OUTPUT_PORT_TYPE


|divide_freq|counter_seg_6:div|reg_1x6:bit_register_6|LatchD:inst0
d => q~reg0.DATAIN
clk => q~reg0.CLK
load => q~reg0.ENA
clear => q~reg0.ACLR
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|divide_freq|counter_seg_6:div|reg_1x6:bit_register_6|LatchD:inst1
d => q~reg0.DATAIN
clk => q~reg0.CLK
load => q~reg0.ENA
clear => q~reg0.ACLR
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|divide_freq|counter_seg_6:div|reg_1x6:bit_register_6|LatchD:inst2
d => q~reg0.DATAIN
clk => q~reg0.CLK
load => q~reg0.ENA
clear => q~reg0.ACLR
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|divide_freq|counter_seg_6:div|reg_1x6:bit_register_6|LatchD:inst3
d => q~reg0.DATAIN
clk => q~reg0.CLK
load => q~reg0.ENA
clear => q~reg0.ACLR
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|divide_freq|counter_seg_6:div|reg_1x6:bit_register_6|LatchD:inst4
d => q~reg0.DATAIN
clk => q~reg0.CLK
load => q~reg0.ENA
clear => q~reg0.ACLR
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|divide_freq|counter_seg_6:div|reg_1x6:bit_register_6|LatchD:inst5
d => q~reg0.DATAIN
clk => q~reg0.CLK
load => q~reg0.ENA
clear => q~reg0.ACLR
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|divide_freq|counter_seg_6:div|incrementer6:adder06
in_data[0] => half_adder_6:adder0.a
in_data[1] => half_adder_6:adder1.a
in_data[2] => half_adder_6:adder2.a
in_data[3] => half_adder_6:adder3.a
in_data[4] => half_adder_6:adder4.a
in_data[5] => half_adder_6:adder5.a
cin => half_adder_6:adder0.one
out_data[0] <= half_adder_6:adder0.s
out_data[1] <= half_adder_6:adder1.s
out_data[2] <= half_adder_6:adder2.s
out_data[3] <= half_adder_6:adder3.s
out_data[4] <= half_adder_6:adder4.s
out_data[5] <= half_adder_6:adder5.s


|divide_freq|counter_seg_6:div|incrementer6:adder06|half_adder_6:adder0
a => co.IN0
a => s.IN0
one => co.IN1
one => s.IN1
co <= co.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|divide_freq|counter_seg_6:div|incrementer6:adder06|half_adder_6:adder1
a => co.IN0
a => s.IN0
one => co.IN1
one => s.IN1
co <= co.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|divide_freq|counter_seg_6:div|incrementer6:adder06|half_adder_6:adder2
a => co.IN0
a => s.IN0
one => co.IN1
one => s.IN1
co <= co.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|divide_freq|counter_seg_6:div|incrementer6:adder06|half_adder_6:adder3
a => co.IN0
a => s.IN0
one => co.IN1
one => s.IN1
co <= co.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|divide_freq|counter_seg_6:div|incrementer6:adder06|half_adder_6:adder4
a => co.IN0
a => s.IN0
one => co.IN1
one => s.IN1
co <= co.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|divide_freq|counter_seg_6:div|incrementer6:adder06|half_adder_6:adder5
a => co.IN0
a => s.IN0
one => co.IN1
one => s.IN1
co <= co.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|divide_freq|counter_seg_6:div|comparator_6:comp06
a[0] => eq.IN0
a[1] => eq.IN0
a[2] => eq.IN0
a[3] => eq.IN0
a[4] => eq.IN0
a[5] => eq.IN0
b[0] => eq.IN1
b[1] => eq.IN1
b[2] => eq.IN1
b[3] => eq.IN1
b[4] => eq.IN1
b[5] => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


