
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002816                       # Number of seconds simulated
sim_ticks                                  2816481000                       # Number of ticks simulated
final_tick                                 2816481000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 160169                       # Simulator instruction rate (inst/s)
host_op_rate                                   321764                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               36710138                       # Simulator tick rate (ticks/s)
host_mem_usage                                 448384                       # Number of bytes of host memory used
host_seconds                                    76.72                       # Real time elapsed on the host
sim_insts                                    12288481                       # Number of instructions simulated
sim_ops                                      24686447                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2816481000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          89984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         440576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             530560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        89984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         89984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       138176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          138176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6884                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8290                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2159                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2159                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          31949088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         156427826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             188376914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     31949088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         31949088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       49059802                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             49059802                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       49059802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         31949088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        156427826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            237436716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2982.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1355.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6720.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001021398500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          178                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          178                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               19002                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2795                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8291                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3053                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8291                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3053                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 516800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  189056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  530624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               195392                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    216                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    71                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              137                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2816479000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8291                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3053                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1812                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    388.662252                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   242.905932                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   344.090268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          466     25.72%     25.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          415     22.90%     48.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          198     10.93%     59.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          123      6.79%     66.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          126      6.95%     73.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           73      4.03%     77.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          126      6.95%     84.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           46      2.54%     86.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          239     13.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1812                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          178                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.292135                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.332953                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     77.594441                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            125     70.22%     70.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            27     15.17%     85.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            11      6.18%     91.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            3      1.69%     93.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            3      1.69%     94.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1      0.56%     95.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      2.25%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.56%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.56%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.56%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.56%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           178                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          178                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.595506                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.564986                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.038459                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              129     72.47%     72.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      3.37%     75.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               32     17.98%     93.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      4.49%     98.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      1.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           178                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        86720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       430080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       189056                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 30790195.282694965601                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 152701189.889084994793                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 67124898.055410280824                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1407                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6884                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3053                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     51542750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    259689500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  66681147250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36633.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37723.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  21841188.09                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    159826000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               311232250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   40375000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19792.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38542.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       183.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        67.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    188.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     69.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.13                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     6783                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2421                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.19                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     248279.18                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  9039240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4785495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                36842400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               11604060                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         135835440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            131265870                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              4834560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       509786910                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       119941920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        269962080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1233897975                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            438.099165                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           2515881250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      6013000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      57460000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1085725500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    312355250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     236978250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1117949000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3991260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2091045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                20805960                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3815820                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         93425280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             80076450                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              8108640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       253892820                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       172924320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        412991880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1052123475                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            373.559586                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           2619791500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     17064750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      39520000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1612659000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    450325000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     140104750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    556807500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2816481000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  564887                       # Number of BP lookups
system.cpu.branchPred.condPredicted            564887                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             18005                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               460151                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   92178                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                530                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          460151                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             295291                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           164860                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3772                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2816481000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     5193100                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      499674                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1080                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           142                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2816481000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2816481000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1129389                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           222                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2816481000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          5632963                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1179994                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12691375                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      564887                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             387469                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4352928                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   36338                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   89                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           604                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          221                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1129275                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2793                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            5552020                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.595634                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.650692                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1812630     32.65%     32.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    38831      0.70%     33.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   349858      6.30%     39.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    85473      1.54%     41.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   288167      5.19%     46.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    94471      1.70%     48.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    35884      0.65%     48.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    93887      1.69%     50.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2752819     49.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5552020                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.100282                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.253055                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1274472                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                565017                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3669913                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 24449                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  18169                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               25360354                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  18169                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1288397                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  169219                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5544                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3678312                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                392379                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               25323138                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2927                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  17979                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 183894                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 187730                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            27977834                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              53261440                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         19232912                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          24905804                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              27263973                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   713861                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                146                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            106                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    131987                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5164867                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              505076                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            149508                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            61397                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   25145911                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 234                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  24981786                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             52737                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          459697                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       874450                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            170                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       5552020                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         4.499585                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.607827                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              614408     11.07%     11.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              265879      4.79%     15.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              587447     10.58%     26.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              456571      8.22%     34.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              771798     13.90%     48.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              574311     10.34%     58.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              657964     11.85%     70.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              724367     13.05%     83.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              899275     16.20%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5552020                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   30149      2.24%      2.24% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.24% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 69548      5.16%      7.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      7.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      7.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      7.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      7.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      7.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      7.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      7.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%      7.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      7.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     34      0.00%      7.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      7.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     10      0.00%      7.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 11060      0.82%      8.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      8.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      8.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    3      0.00%      8.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      8.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      8.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd            607166     45.07%     53.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     53.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     53.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     53.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     53.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     53.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult           368022     27.32%     80.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1297      0.10%     80.72% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   817      0.06%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            258843     19.22%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               68      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             15127      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7558908     30.26%     30.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40070      0.16%     30.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1621      0.01%     30.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4282560     17.14%     47.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     47.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     47.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     47.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     47.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     47.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     47.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     47.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  677      0.00%     47.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     47.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                81576      0.33%     47.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     47.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1664      0.01%     47.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2960920     11.85%     59.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                725      0.00%     59.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2310007      9.25%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           30025      0.12%     69.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2080002      8.33%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               852845      3.41%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              350095      1.40%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4264123     17.07%     99.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         150777      0.60%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               24981786                       # Type of FU issued
system.cpu.iq.rate                           4.434928                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1347018                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.053920                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           17973642                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6577695                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6169538                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            38941705                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           19028256                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     18690705                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6205506                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                20108171                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           428183                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       171748                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          113                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        10502                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        10004                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1294                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  18169                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  106053                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 12887                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            25146145                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               314                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5164867                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               505076                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                147                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    918                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 11189                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            113                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          12867                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7228                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                20095                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              24924049                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               5072979                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             57737                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      5572643                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   523295                       # Number of branches executed
system.cpu.iew.exec_stores                     499664                       # Number of stores executed
system.cpu.iew.exec_rate                     4.424678                       # Inst execution rate
system.cpu.iew.wb_sent                       24864657                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      24860243                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  14522315                       # num instructions producing a value
system.cpu.iew.wb_consumers                  22422434                       # num instructions consuming a value
system.cpu.iew.wb_rate                       4.413351                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.647669                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          459706                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             18087                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      5486914                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     4.499150                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.938868                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       769963     14.03%     14.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       591585     10.78%     24.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       300013      5.47%     30.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       340175      6.20%     36.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       650850     11.86%     48.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       481312      8.77%     57.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       481106      8.77%     65.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       397565      7.25%     73.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1474345     26.87%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5486914                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12288481                       # Number of instructions committed
system.cpu.commit.committedOps               24686447                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5487693                       # Number of memory references committed
system.cpu.commit.loads                       4993119                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     510551                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   18685366                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10311137                       # Number of committed integer instructions.
system.cpu.commit.function_calls                90884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        12144      0.05%      0.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7401573     29.98%     30.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40055      0.16%     30.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.01%     30.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4280154     17.34%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           80746      0.33%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.00%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        2960724     11.99%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2310000      9.36%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        30000      0.12%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2080000      8.43%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          821881      3.33%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         344092      1.39%     82.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4171238     16.90%     99.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       150482      0.61%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          24686447                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1474345                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     29158722                       # The number of ROB reads
system.cpu.rob.rob_writes                    50357821                       # The number of ROB writes
system.cpu.timesIdled                             796                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           80943                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12288481                       # Number of Instructions Simulated
system.cpu.committedOps                      24686447                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.458394                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.458394                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.181531                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.181531                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 18693785                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5330921                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  24714052                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 18539478                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2170281                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3596319                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 6606199                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2816481000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1943.846792                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1744858                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4836                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            360.806038                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1943.846792                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.949144                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.949144                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1868                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10501412                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10501412                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2816481000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4731310                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4731310                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       492113                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         492113                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      5223423                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5223423                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5223423                       # number of overall hits
system.cpu.dcache.overall_hits::total         5223423                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21376                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21376                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2465                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2465                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        23841                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          23841                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        23841                       # number of overall misses
system.cpu.dcache.overall_misses::total         23841                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1394002000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1394002000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    156378498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    156378498                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1550380498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1550380498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1550380498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1550380498                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4752686                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4752686                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5247264                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5247264                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5247264                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5247264                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004498                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004498                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004984                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004984                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004544                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004544                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004544                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004544                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65213.416916                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65213.416916                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63439.552941                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63439.552941                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65030.011241                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65030.011241                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65030.011241                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65030.011241                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        19682                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          402                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               271                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    72.627306                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    50.250000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2159                       # number of writebacks
system.cpu.dcache.writebacks::total              2159                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        16953                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        16953                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        16957                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16957                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        16957                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16957                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4423                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4423                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2461                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2461                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         6884                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6884                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6884                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6884                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    322536000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    322536000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    153730498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    153730498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    476266498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    476266498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    476266498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    476266498                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000931                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000931                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004976                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004976                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001312                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001312                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001312                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001312                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72922.450825                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72922.450825                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62466.679399                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62466.679399                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 69184.558106                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69184.558106                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69184.558106                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69184.558106                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4836                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2816481000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           504.461754                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              188043                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               895                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            210.103911                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   504.461754                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.985277                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.985277                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          401                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2259956                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2259956                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2816481000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1127401                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1127401                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1127401                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1127401                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1127401                       # number of overall hits
system.cpu.icache.overall_hits::total         1127401                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1874                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1874                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1874                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1874                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1874                       # number of overall misses
system.cpu.icache.overall_misses::total          1874                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    121736999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    121736999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    121736999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    121736999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    121736999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    121736999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1129275                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1129275                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1129275                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1129275                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1129275                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1129275                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001659                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001659                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001659                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001659                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001659                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001659                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64961.045358                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64961.045358                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64961.045358                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64961.045358                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64961.045358                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64961.045358                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          799                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    79.900000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          895                       # number of writebacks
system.cpu.icache.writebacks::total               895                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          467                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          467                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          467                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          467                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          467                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          467                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1407                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1407                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1407                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1407                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1407                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1407                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     96543499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     96543499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     96543499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     96543499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     96543499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     96543499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001246                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001246                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001246                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001246                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001246                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001246                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68616.559346                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68616.559346                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68616.559346                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68616.559346                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68616.559346                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68616.559346                       # average overall mshr miss latency
system.cpu.icache.replacements                    895                       # number of replacements
system.membus.snoop_filter.tot_requests         14022                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         5731                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2816481000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5829                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2159                       # Transaction distribution
system.membus.trans_dist::WritebackClean          895                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2677                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2461                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2461                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1407                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4423                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        18604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        18604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  22312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       147264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       147264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       578752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       578752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  726016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8291                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000965                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.031050                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8283     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                       8      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                8291                       # Request fanout histogram
system.membus.reqLayer2.occupancy            27824000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7460248                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           36198500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
